 [dwc_ddrphy_phyinit_sequence] Start of dwc_ddrphy_phyinit_sequence
[dwc_ddrphy_phyinit_initStruct] Start of dwc_ddrphy_phyinit_initStruct
[dwc_ddrphy_phyinit_initStruct] End of dwc_ddrphy_phyinit_initStruct
[dwc_ddrphy_phyinit_setDefault] Start of dwc_ddrphy_phyinit_setDefault
[dwc_ddrphy_phyinit_setDefault] End of dwc_ddrphy_phyinit_setDefault
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Lp5xMode' (enum: 263) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DramType' (enum: 264) to 0x4
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DMEMLoadPerfEn' (enum: 131) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumPStates' (enum: 258) to 0x4
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'CfgPStates' (enum: 273) to 0xf
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'FirstPState' (enum: 269) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumRank_dfi0' (enum: 259) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DisablePhyUpdate' (enum: 251) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DisablePmuEcc' (enum: 226) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DqsOscRunTimeSel[0]' (enum: 175) to 0x3
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DqsOscRunTimeSel[1]' (enum: 176) to 0x3
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DqsOscRunTimeSel[2]' (enum: 177) to 0x3
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DqsOscRunTimeSel[3]' (enum: 178) to 0x3
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumRank_dfi1' (enum: 283) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumActiveDbyteDfi0' (enum: 290) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumActiveDbyteDfi1' (enum: 270) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DimmType' (enum: 262) to 0x4
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumCh' (enum: 261) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumRank' (enum: 271) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'NumDbytesPerCh' (enum: 284) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DramDataWidth' (enum: 272) to 0x10
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DisableFspOp' (enum: 252) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Lp3DramState[0]' (enum: 253) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Lp3DramState[1]' (enum: 254) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Lp3DramState[2]' (enum: 255) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Lp3DramState[3]' (enum: 256) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RetEn' (enum: 50) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RetrainMode[0]' (enum: 74) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RetrainMode[1]' (enum: 75) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RetrainMode[2]' (enum: 76) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RetrainMode[3]' (enum: 77) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DisableRetraining' (enum: 52) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DfiFreqRatio[0]' (enum: 265) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Frequency[0]' (enum: 275) to 0x320
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RxClkTrackEn[0]' (enum: 243) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'PllBypass[0]' (enum: 279) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DfiFreqRatio[1]' (enum: 266) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Frequency[1]' (enum: 276) to 0x320
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RxClkTrackEn[1]' (enum: 244) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'PllBypass[1]' (enum: 280) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DfiFreqRatio[2]' (enum: 267) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Frequency[2]' (enum: 277) to 0x320
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RxClkTrackEn[2]' (enum: 245) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'PllBypass[2]' (enum: 281) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'DfiFreqRatio[3]' (enum: 268) to 0x2
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'Frequency[3]' (enum: 278) to 0x320
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'RxClkTrackEn[3]' (enum: 246) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'PllBypass[3]' (enum: 282) to 0x0
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'tWCK2DQI' (enum: 293) to 0x1f4
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'tWCK2DQO' (enum: 292) to 0x3e8
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'EnWck2DqoTracking[0]' (enum: 201) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'EnWck2DqoTracking[1]' (enum: 202) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'EnWck2DqoTracking[2]' (enum: 203) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'EnWck2DqoTracking[3]' (enum: 204) to 0x1
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'initCtrl' (enum: 28) to 0xf
 [dwc_ddrphy_phyinit_setUserInput_enum] Setting PHYINIT field 'skip_train' (enum: 27) to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MsgMisc to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].HdtCtrl to 0xc8
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].DFIMRLMargin to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].EnabledDQsChA to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].CsPresentChA to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR1_A0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR2_A0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR3_A0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR10_A0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR11_A0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR12_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR13_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR14_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR15_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR16_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR17_A0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR18_A0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR19_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR20_A0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR22_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR24_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR25_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR28_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR37_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR40_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR41_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR1_A1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR2_A1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR3_A1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR10_A1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR11_A1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR12_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR13_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR14_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR15_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR16_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR17_A1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR18_A1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR19_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR20_A1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR22_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR24_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR25_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR28_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR37_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR40_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR41_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].EnabledDQsChB to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].CsPresentChB to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR1_B0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR2_B0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR3_B0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR10_B0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR11_B0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR12_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR13_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR14_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR15_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR16_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR17_B0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR18_B0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR19_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR20_B0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR22_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR24_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR25_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR28_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR37_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR40_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR41_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR1_B1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR2_B1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR3_B1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR10_B1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR11_B1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR12_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR13_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR14_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR15_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR16_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR17_B1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR18_B1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR19_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR20_B1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR22_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR24_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR25_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR28_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR37_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR40_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].MR41_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[0].SequenceCtrl to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MsgMisc to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].HdtCtrl to 0xc8
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].DFIMRLMargin to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].EnabledDQsChA to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].CsPresentChA to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR1_A0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR2_A0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR3_A0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR10_A0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR11_A0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR12_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR13_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR14_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR15_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR16_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR17_A0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR18_A0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR19_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR20_A0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR22_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR24_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR25_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR28_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR37_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR40_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR41_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR1_A1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR2_A1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR3_A1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR10_A1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR11_A1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR12_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR13_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR14_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR15_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR16_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR17_A1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR18_A1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR19_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR20_A1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR22_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR24_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR25_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR28_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR37_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR40_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR41_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].EnabledDQsChB to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].CsPresentChB to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR1_B0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR2_B0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR3_B0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR10_B0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR11_B0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR12_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR13_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR14_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR15_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR16_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR17_B0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR18_B0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR19_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR20_B0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR22_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR24_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR25_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR28_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR37_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR40_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR41_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR1_B1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR2_B1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR3_B1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR10_B1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR11_B1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR12_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR13_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR14_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR15_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR16_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR17_B1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR18_B1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR19_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR20_B1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR22_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR24_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR25_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR28_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR37_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR40_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].MR41_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[1].SequenceCtrl to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MsgMisc to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].HdtCtrl to 0xc8
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].DFIMRLMargin to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].EnabledDQsChA to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].CsPresentChA to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR1_A0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR2_A0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR3_A0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR10_A0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR11_A0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR12_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR13_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR14_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR15_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR16_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR17_A0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR18_A0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR19_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR20_A0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR22_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR24_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR25_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR28_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR37_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR40_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR41_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR1_A1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR2_A1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR3_A1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR10_A1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR11_A1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR12_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR13_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR14_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR15_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR16_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR17_A1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR18_A1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR19_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR20_A1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR22_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR24_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR25_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR28_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR37_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR40_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR41_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].EnabledDQsChB to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].CsPresentChB to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR1_B0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR2_B0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR3_B0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR10_B0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR11_B0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR12_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR13_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR14_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR15_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR16_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR17_B0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR18_B0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR19_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR20_B0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR22_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR24_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR25_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR28_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR37_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR40_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR41_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR1_B1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR2_B1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR3_B1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR10_B1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR11_B1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR12_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR13_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR14_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR15_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR16_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR17_B1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR18_B1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR19_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR20_B1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR22_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR24_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR25_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR28_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR37_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR40_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].MR41_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[2].SequenceCtrl to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MsgMisc to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].HdtCtrl to 0xc8
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].DFIMRLMargin to 0x1
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].EnabledDQsChA to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].CsPresentChA to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR1_A0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR2_A0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR3_A0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR10_A0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR11_A0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR12_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR13_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR14_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR15_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR16_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR17_A0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR18_A0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR19_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR20_A0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR22_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR24_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR25_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR28_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR37_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR40_A0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR41_A0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR1_A1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR2_A1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR3_A1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR10_A1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR11_A1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR12_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR13_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR14_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR15_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR16_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR17_A1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR18_A1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR19_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR20_A1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR22_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR24_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR25_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR28_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR37_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR40_A1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR41_A1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].EnabledDQsChB to 0x10
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].CsPresentChB to 0x3
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR1_B0 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR2_B0 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR3_B0 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR10_B0 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR11_B0 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR12_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR13_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR14_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR15_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR16_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR17_B0 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR18_B0 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR19_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR20_B0 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR22_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR24_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR25_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR28_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR37_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR40_B0 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR41_B0 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR1_B1 to 0xb0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR2_B1 to 0xbb
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR3_B1 to 0x6
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR10_B1 to 0x58
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR11_B1 to 0x11
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR12_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR13_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR14_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR15_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR16_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR17_B1 to 0x28
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR18_B1 to 0x18
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR19_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR20_B1 to 0x2
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR22_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR24_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR25_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR28_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR37_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR40_B1 to 0x40
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].MR41_B1 to 0x0
 [dwc_ddrphy_phyinit_setMb] Setting mb_LPDDR5X_1D[3].SequenceCtrl to 0x1


##############################################################

dwc_ddrphy_phyinit_userCustom_overrideUserInput is a user-editable function.

See PhyInit App Note for detailed description and function usage

##############################################################

dwc_ddrphy_phyinit_userCustom_overrideUserInput (phyctx);

 [dwc_ddrphy_phyinit_userCustom_overrideUserInput] End of dwc_ddrphy_phyinit_userCustom_overrideUserInput()
[dwc_ddrphy_phyinit_calcMb] Start of dwc_ddrphy_phyinit_calcMb()
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[0].DRAMFreq to 0x1900
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[0].PllBypassEn to 0x0
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[0].DfiFreqRatio to 0x4
 [dwc_ddrphy_phyinit_softSetMb] mb_LPDDR5X_1D[0].SequenceCtrl override to 0x1
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[1].DRAMFreq to 0x1900
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[1].PllBypassEn to 0x0
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[1].DfiFreqRatio to 0x4
 [dwc_ddrphy_phyinit_softSetMb] mb_LPDDR5X_1D[1].SequenceCtrl override to 0x1
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[2].DRAMFreq to 0x1900
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[2].PllBypassEn to 0x0
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[2].DfiFreqRatio to 0x4
 [dwc_ddrphy_phyinit_softSetMb] mb_LPDDR5X_1D[2].SequenceCtrl override to 0x1
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[3].DRAMFreq to 0x1900
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[3].PllBypassEn to 0x0
 [dwc_ddrphy_phyinit_softSetMb] Setting mb_LPDDR5X_1D[3].DfiFreqRatio to 0x4
 [dwc_ddrphy_phyinit_softSetMb] mb_LPDDR5X_1D[3].SequenceCtrl override to 0x1
[dwc_ddrphy_phyinit_calcMb] End of dwc_ddrphy_phyinit_calcMb()
[dwc_ddrphy_phyinit_chkInputs] Start of dwc_ddrphy_phyinit_chkInputs
[dwc_ddrphy_phyinit_chkAllLegalValues] Start of dwc_ddrphy_phyinit_chkAllLegalValues
[dwc_ddrphy_phyinit_chkAllLegalValues] End of dwc_ddrphy_phyinit_chkAllLegalValues
[dwc_ddrphy_phyinit_chkInputs] End of dwc_ddrphy_phyinit_chkInputs
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing Runtime input values
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->skip_training = 1
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->Train2D       = 0
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->debug         = 1
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->RetEn         = 1
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->initCtrl      = 15
 [dwc_ddrphy_phyinit_print_dat] pRuntimeConfig->pubRev        = 528
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing values in user input structure
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumPStates = 4
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumRank_dfi0 = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->HardMacroVer = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumCh = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DimmType = 4
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->Lp5xMode = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DramType = 4
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DfiFreqRatio[0] = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DfiFreqRatio[1] = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DfiFreqRatio[2] = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DfiFreqRatio[3] = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->FirstPState = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumActiveDbyteDfi1 = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumRank = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->DramDataWidth = 16
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->CfgPStates = 15
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PclkPtrInitValOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->Frequency[0] = 800
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->Frequency[1] = 800
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->Frequency[2] = 800
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->Frequency[3] = 800
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PllBypass[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PllBypass[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PllBypass[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PllBypass[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumRank_dfi1 = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumDbytesPerCh = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PclkPtrInitVal[0] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PclkPtrInitVal[1] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PclkPtrInitVal[2] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->PclkPtrInitVal[3] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->MaxNumZQ = 4
 [dwc_ddrphy_phyinit_print_dat] pUserInputBasic->NumActiveDbyteDfi0 = 2
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisableRetraining = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TrainSequenceCtrl[0] = 4639
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TrainSequenceCtrl[1] = 4639
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TrainSequenceCtrl[2] = 4639
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TrainSequenceCtrl[3] = 4639
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckAllUserInputsLegalVal = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCS[0] = 8
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCS[1] = 8
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCS[2] = 8
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCS[3] = 8
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DtoEnable = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DramStateChangeEn = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DramByteSwap = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallDq[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallDq[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallDq[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallDq[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisZCalOnDataRate = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCk[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCk[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCk[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCk[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RetrainMode[0] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RetrainMode[1] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RetrainMode[2] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RetrainMode[3] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisablePclkDca = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrTrainInterval[0] = 10
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrTrainInterval[1] = 10
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrTrainInterval[2] = 10
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrTrainInterval[3] = 10
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->SkipFlashCopy[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->SkipFlashCopy[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->SkipFlashCopy[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->SkipFlashCopy[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DfiLpPipeClkDisable = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCA[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCA[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCA[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCA[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceWCK[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceWCK[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceWCK[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceWCK[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CalImpedanceCurrentAdjustment = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PmuClockDiv[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PmuClockDiv[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PmuClockDiv[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PmuClockDiv[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->UseSnpsController = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxOutPipeEnOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckDvfsqDramOdt[0] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckDvfsqDramOdt[1] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckDvfsqDramOdt[2] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckDvfsqDramOdt[3] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CalInterval = 9
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AlertNPipeEnOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDqsTrackingThreshold[0] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDqsTrackingThreshold[1] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDqsTrackingThreshold[2] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDqsTrackingThreshold[3] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckImpTxRx[0] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckImpTxRx[1] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckImpTxRx[2] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisCheckImpTxRx[3] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->EnLpRxDqPowerDown = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsSampNegRxEnSense[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsSampNegRxEnSense[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsSampNegRxEnSense[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsSampNegRxEnSense[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDq[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDq[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDq[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDq[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCa[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCa[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCa[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceCa[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcInPipeEnOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DMEMLoadPerfEn = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDFECtrlDq[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDFECtrlDq[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDFECtrlDq[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxDFECtrlDq[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->ACDlyScaleGating = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CoreVddScalingMode[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CoreVddScalingMode[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CoreVddScalingMode[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CoreVddScalingMode[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxInPipeEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxInPipeEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxInPipeEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxInPipeEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCA[0] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCA[1] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCA[2] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCA[3] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PHYZCalPowerSaving = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxRdPipeEnOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcQuarterDataRate = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp5xFwTinit3WaitTimex1000 = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxGainCtrl = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->ZcalClkDiv[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->ZcalClkDiv[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->ZcalClkDiv[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->ZcalClkDiv[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseDq[0] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseDq[1] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseDq[2] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseDq[3] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlWck[0] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlWck[1] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlWck[2] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlWck[3] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CalOnce = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CkDisVal[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CkDisVal[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CkDisVal[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->CkDisVal[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrMaxReqToAck[0] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrMaxReqToAck[1] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrMaxReqToAck[2] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->PhyMstrMaxReqToAck[3] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsOscRunTimeSel[0] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsOscRunTimeSel[1] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsOscRunTimeSel[2] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DqsOscRunTimeSel[3] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceWCK[0] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceWCK[1] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceWCK[2] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceWCK[3] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp5xDeassertDramReset = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->IMEMLoadPerfEn = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AlertNPipeEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AlertNPipeEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AlertNPipeEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AlertNPipeEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCK[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCK[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCK[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCK[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxRdPipeEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxRdPipeEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxRdPipeEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxRdPipeEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCS[0] = 15
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCS[1] = 15
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCS[2] = 15
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewFallCS[3] = 15
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->EnWck2DqoTracking[0] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->EnWck2DqoTracking[1] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->EnWck2DqoTracking[2] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->EnWck2DqoTracking[3] = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlRxReplica[0] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlRxReplica[1] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlRxReplica[2] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxBiasCurrentControlRxReplica[3] = 5
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxInPipeEnOvr = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCK[0] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCK[1] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCK[2] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxSlewRiseCK[3] = 3
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDqs[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDqs[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDqs[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->OdtImpedanceDqs[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisRxClkCLcdl[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisRxClkCLcdl[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisRxClkCLcdl[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisRxClkCLcdl[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDq[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDq[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDq[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDq[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisablePmuEcc = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceCk[0] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceCk[1] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceCk[2] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceCk[3] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcInPipeEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcInPipeEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcInPipeEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->AcInPipeEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxOutPipeEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxOutPipeEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxOutPipeEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DxOutPipeEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceAc[0] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceAc[1] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceAc[2] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceAc[3] = 40
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxClkTrackEn[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxClkTrackEn[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxClkTrackEn[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->RxClkTrackEn[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDqs[0] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDqs[1] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDqs[2] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceDqs[3] = 60
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisablePhyUpdate = 1
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->DisableFspOp = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp3DramState[0] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp3DramState[1] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp3DramState[2] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->Lp3DramState[3] = 0
 [dwc_ddrphy_phyinit_print_dat] pUserInputAdvanced->TxImpedanceCsCke = 50
 [dwc_ddrphy_phyinit_print_dat] pUserInputSim->tWCK2DQO = 1000
 [dwc_ddrphy_phyinit_print_dat] pUserInputSim->tWCK2DQI = 500
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing values of 1D message block input/inout fields, PState=0
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Reserved00 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MsgMisc = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Pstate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].PllBypassEn = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].DRAMFreq = 0x1900
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].DfiFreqRatio = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].DcaOpts = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Train2DMisc = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].UseAltRxPath = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Misc = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].SIFriendlyDlyOffset = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].SequenceCtrl = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].HdtCtrl = 0xc8
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Reserved13 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].DFIMRLMargin = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Quickboot = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CaTrainAltUpdate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CATrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].X8Mode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDFEOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].PhyConfigOverride = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].EnabledDQsChA = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CsPresentChA = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CATerminatingRankChA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].EnabledDQsChB = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CsPresentChB = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CATerminatingRankChB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR1_A0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR1_A1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR1_B0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR1_B1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR2_A0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR2_A1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR2_B0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR2_B1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR3_A0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR3_A1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR3_B0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR3_B1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR10_A0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR10_A1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR10_B0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR10_B1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR11_A0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR11_A1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR11_B0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR11_B1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR12_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR12_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR12_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR12_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR13_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR13_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR13_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR13_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR14_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR14_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR14_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR14_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR15_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR15_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR15_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR15_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR16_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR16_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR16_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR16_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR17_A0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR17_A1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR17_B0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR17_B1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR18_A0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR18_A1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR18_B0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR18_B1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR19_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR19_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR19_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR19_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR20_A0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR20_A1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR20_B0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR20_B1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR21_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR21_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR21_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR21_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR22_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR22_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR22_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR22_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR24_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR24_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR24_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR24_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR25_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR25_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR25_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR25_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR26_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR26_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR26_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR26_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR27_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR27_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR27_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR27_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR28_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR28_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR28_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR28_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR30_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR30_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR30_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR30_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR31_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR31_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR31_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR31_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR32_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR32_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR32_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR32_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR33_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR33_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR33_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR33_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR34_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR34_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR34_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR34_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR37_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR37_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR37_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR37_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR40_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR40_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR40_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR40_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR41_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR41_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR41_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR41_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR57_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR57_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR57_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR57_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR58_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR58_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR58_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR58_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR69_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR69_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR69_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR69_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR70_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR70_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR70_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR70_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR71_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR71_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR71_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR71_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR72_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR72_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR72_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR72_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR73_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR73_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR73_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR73_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR74_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR74_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR74_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MR74_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Disable2D = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].PPT2OffsetMargin = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].forceRxReplica = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].HardwareScans = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TxDFETrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdWrPatternA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdWrPatternB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdWrInvert = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LdffMode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDMAStartMR = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDMAStartCsr = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].EnCustomSettings = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxSlewCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxSlewCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxSlewCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxImpedanceCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxImpedanceCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LSTxImpedanceCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].VrefFilterAboveVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].VrefFilterBelowVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].VrefInc = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].UpperLowerByte = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].ALT_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MAIN_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CSBACKOFF = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].WrLvlTrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].MRLCalcAdj = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].LP5XMode = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefStartPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefStartPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefEndPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefEndPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TxVrefStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TxVrefEnd = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefStepPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxVrefStepPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TxVrefStep = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank0Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank0Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank0Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank0Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank1Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank1Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank1Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDlyScanShiftRank1Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStartPS0 = 0x32
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStartPS0 = 0x78
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStartPS1 = 0xee
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStartPS1 = 0x134
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStartPS2 = 0x1aa
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStartPS2 = 0x1f0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi0AcsmStartPS3 = 0x266
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].FCDfi1AcsmStartPS3 = 0x2ac
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdDQSBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].WrDqBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].VrefOffsetBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].PhyDCABitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxDFEBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ1DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ2DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ3DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ4DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ1DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ2DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ3DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ4DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ1DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ2DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ3DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ4DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ1DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ2DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ3DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedDRAMDQ4DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].DramSupport7StepDFE = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].PhyEnhancedTxDCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedRXDRAMDCA_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedRXDRAMDCA_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedRXDRAMDCA_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TrainedRXDRAMDCA_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdDQSSiMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RdDQSPRBSMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].TxDQMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].CATrnMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].SelfTest = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].RxClk1uiMinFine = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Rx2UIThreshold = 0xc80
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Rx1UIThreshold = 0x640
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllUPllProg0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllUPllProg1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllUPllProg2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllUPllProg3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllCtrl1Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllCtrl4Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].QBCPllCtrl5Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Lp5xTinit3Op1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[0].Lp5xTinit3Op2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing values of 1D message block input/inout fields, PState=1
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Reserved00 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MsgMisc = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Pstate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].PllBypassEn = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].DRAMFreq = 0x1900
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].DfiFreqRatio = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].DcaOpts = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Train2DMisc = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].UseAltRxPath = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Misc = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].SIFriendlyDlyOffset = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].SequenceCtrl = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].HdtCtrl = 0xc8
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Reserved13 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].DFIMRLMargin = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Quickboot = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CaTrainAltUpdate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CATrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].X8Mode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDFEOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].PhyConfigOverride = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].EnabledDQsChA = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CsPresentChA = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CATerminatingRankChA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].EnabledDQsChB = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CsPresentChB = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CATerminatingRankChB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR1_A0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR1_A1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR1_B0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR1_B1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR2_A0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR2_A1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR2_B0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR2_B1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR3_A0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR3_A1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR3_B0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR3_B1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR10_A0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR10_A1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR10_B0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR10_B1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR11_A0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR11_A1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR11_B0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR11_B1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR12_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR12_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR12_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR12_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR13_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR13_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR13_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR13_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR14_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR14_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR14_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR14_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR15_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR15_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR15_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR15_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR16_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR16_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR16_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR16_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR17_A0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR17_A1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR17_B0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR17_B1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR18_A0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR18_A1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR18_B0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR18_B1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR19_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR19_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR19_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR19_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR20_A0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR20_A1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR20_B0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR20_B1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR21_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR21_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR21_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR21_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR22_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR22_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR22_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR22_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR24_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR24_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR24_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR24_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR25_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR25_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR25_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR25_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR26_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR26_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR26_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR26_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR27_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR27_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR27_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR27_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR28_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR28_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR28_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR28_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR30_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR30_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR30_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR30_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR31_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR31_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR31_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR31_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR32_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR32_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR32_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR32_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR33_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR33_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR33_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR33_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR34_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR34_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR34_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR34_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR37_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR37_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR37_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR37_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR40_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR40_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR40_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR40_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR41_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR41_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR41_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR41_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR57_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR57_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR57_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR57_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR58_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR58_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR58_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR58_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR69_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR69_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR69_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR69_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR70_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR70_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR70_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR70_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR71_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR71_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR71_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR71_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR72_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR72_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR72_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR72_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR73_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR73_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR73_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR73_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR74_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR74_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR74_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MR74_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Disable2D = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].PPT2OffsetMargin = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].forceRxReplica = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].HardwareScans = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TxDFETrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdWrPatternA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdWrPatternB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdWrInvert = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LdffMode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDMAStartMR = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDMAStartCsr = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].EnCustomSettings = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxSlewCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxSlewCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxSlewCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxImpedanceCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxImpedanceCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LSTxImpedanceCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].VrefFilterAboveVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].VrefFilterBelowVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].VrefInc = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].UpperLowerByte = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].ALT_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MAIN_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CSBACKOFF = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].WrLvlTrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].MRLCalcAdj = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].LP5XMode = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefStartPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefStartPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefEndPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefEndPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TxVrefStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TxVrefEnd = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefStepPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxVrefStepPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TxVrefStep = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank0Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank0Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank0Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank0Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank1Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank1Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank1Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDlyScanShiftRank1Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStartPS0 = 0x32
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStartPS0 = 0x78
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStartPS1 = 0xee
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStartPS1 = 0x134
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStartPS2 = 0x1aa
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStartPS2 = 0x1f0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi0AcsmStartPS3 = 0x266
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].FCDfi1AcsmStartPS3 = 0x2ac
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdDQSBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].WrDqBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].VrefOffsetBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].PhyDCABitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxDFEBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ1DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ2DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ3DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ4DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ1DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ2DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ3DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ4DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ1DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ2DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ3DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ4DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ1DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ2DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ3DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedDRAMDQ4DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].DramSupport7StepDFE = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].PhyEnhancedTxDCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedRXDRAMDCA_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedRXDRAMDCA_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedRXDRAMDCA_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TrainedRXDRAMDCA_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdDQSSiMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RdDQSPRBSMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].TxDQMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].CATrnMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].SelfTest = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].RxClk1uiMinFine = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Rx2UIThreshold = 0xc80
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Rx1UIThreshold = 0x640
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllUPllProg0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllUPllProg1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllUPllProg2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllUPllProg3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllCtrl1Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllCtrl4Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].QBCPllCtrl5Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Lp5xTinit3Op1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[1].Lp5xTinit3Op2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing values of 1D message block input/inout fields, PState=2
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Reserved00 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MsgMisc = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Pstate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].PllBypassEn = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].DRAMFreq = 0x1900
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].DfiFreqRatio = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].DcaOpts = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Train2DMisc = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].UseAltRxPath = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Misc = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].SIFriendlyDlyOffset = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].SequenceCtrl = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].HdtCtrl = 0xc8
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Reserved13 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].DFIMRLMargin = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Quickboot = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CaTrainAltUpdate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CATrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].X8Mode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDFEOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].PhyConfigOverride = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].EnabledDQsChA = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CsPresentChA = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CATerminatingRankChA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].EnabledDQsChB = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CsPresentChB = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CATerminatingRankChB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR1_A0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR1_A1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR1_B0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR1_B1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR2_A0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR2_A1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR2_B0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR2_B1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR3_A0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR3_A1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR3_B0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR3_B1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR10_A0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR10_A1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR10_B0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR10_B1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR11_A0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR11_A1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR11_B0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR11_B1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR12_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR12_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR12_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR12_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR13_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR13_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR13_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR13_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR14_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR14_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR14_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR14_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR15_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR15_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR15_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR15_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR16_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR16_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR16_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR16_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR17_A0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR17_A1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR17_B0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR17_B1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR18_A0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR18_A1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR18_B0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR18_B1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR19_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR19_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR19_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR19_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR20_A0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR20_A1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR20_B0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR20_B1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR21_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR21_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR21_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR21_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR22_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR22_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR22_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR22_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR24_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR24_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR24_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR24_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR25_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR25_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR25_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR25_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR26_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR26_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR26_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR26_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR27_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR27_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR27_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR27_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR28_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR28_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR28_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR28_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR30_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR30_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR30_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR30_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR31_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR31_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR31_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR31_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR32_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR32_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR32_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR32_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR33_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR33_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR33_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR33_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR34_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR34_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR34_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR34_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR37_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR37_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR37_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR37_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR40_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR40_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR40_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR40_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR41_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR41_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR41_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR41_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR57_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR57_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR57_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR57_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR58_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR58_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR58_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR58_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR69_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR69_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR69_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR69_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR70_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR70_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR70_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR70_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR71_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR71_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR71_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR71_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR72_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR72_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR72_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR72_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR73_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR73_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR73_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR73_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR74_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR74_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR74_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MR74_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Disable2D = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].PPT2OffsetMargin = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].forceRxReplica = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].HardwareScans = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TxDFETrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdWrPatternA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdWrPatternB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdWrInvert = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LdffMode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDMAStartMR = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDMAStartCsr = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].EnCustomSettings = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxSlewCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxSlewCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxSlewCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxImpedanceCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxImpedanceCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LSTxImpedanceCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].VrefFilterAboveVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].VrefFilterBelowVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].VrefInc = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].UpperLowerByte = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].ALT_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MAIN_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CSBACKOFF = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].WrLvlTrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].MRLCalcAdj = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].LP5XMode = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefStartPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefStartPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefEndPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefEndPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TxVrefStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TxVrefEnd = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefStepPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxVrefStepPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TxVrefStep = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank0Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank0Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank0Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank0Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank1Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank1Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank1Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDlyScanShiftRank1Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStartPS0 = 0x32
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStartPS0 = 0x78
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStartPS1 = 0xee
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStartPS1 = 0x134
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStartPS2 = 0x1aa
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStartPS2 = 0x1f0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi0AcsmStartPS3 = 0x266
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].FCDfi1AcsmStartPS3 = 0x2ac
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdDQSBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].WrDqBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].VrefOffsetBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].PhyDCABitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxDFEBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ1DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ2DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ3DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ4DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ1DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ2DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ3DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ4DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ1DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ2DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ3DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ4DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ1DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ2DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ3DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedDRAMDQ4DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].DramSupport7StepDFE = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].PhyEnhancedTxDCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedRXDRAMDCA_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedRXDRAMDCA_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedRXDRAMDCA_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TrainedRXDRAMDCA_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdDQSSiMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RdDQSPRBSMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].TxDQMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].CATrnMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].SelfTest = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].RxClk1uiMinFine = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Rx2UIThreshold = 0xc80
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Rx1UIThreshold = 0x640
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllUPllProg0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllUPllProg1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllUPllProg2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllUPllProg3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllCtrl1Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllCtrl4Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].QBCPllCtrl5Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Lp5xTinit3Op1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[2].Lp5xTinit3Op2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // Printing values of 1D message block input/inout fields, PState=3
 [dwc_ddrphy_phyinit_print_dat] //
 [dwc_ddrphy_phyinit_print_dat] // ####################################################
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Reserved00 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MsgMisc = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Pstate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].PllBypassEn = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].DRAMFreq = 0x1900
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].DfiFreqRatio = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].DcaOpts = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Train2DMisc = 0x4
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].UseAltRxPath = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Misc = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].SIFriendlyDlyOffset = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].SequenceCtrl = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].HdtCtrl = 0xc8
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Reserved13 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].DFIMRLMargin = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Quickboot = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CaTrainAltUpdate = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CATrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].X8Mode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TX2D_TrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDFEOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RX2D_Delay_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RX2D_Voltage_Weight = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].PhyConfigOverride = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].EnabledDQsChA = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CsPresentChA = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CATerminatingRankChA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].EnabledDQsChB = 0x10
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CsPresentChB = 0x3
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CATerminatingRankChB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR1_A0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR1_A1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR1_B0 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR1_B1 = 0xb0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR2_A0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR2_A1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR2_B0 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR2_B1 = 0xbb
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR3_A0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR3_A1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR3_B0 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR3_B1 = 0x6
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR10_A0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR10_A1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR10_B0 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR10_B1 = 0x58
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR11_A0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR11_A1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR11_B0 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR11_B1 = 0x11
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR12_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR12_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR12_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR12_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR13_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR13_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR13_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR13_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR14_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR14_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR14_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR14_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR15_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR15_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR15_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR15_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR16_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR16_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR16_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR16_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR17_A0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR17_A1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR17_B0 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR17_B1 = 0x28
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR18_A0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR18_A1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR18_B0 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR18_B1 = 0x18
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR19_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR19_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR19_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR19_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR20_A0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR20_A1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR20_B0 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR20_B1 = 0x2
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR21_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR21_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR21_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR21_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR22_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR22_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR22_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR22_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR24_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR24_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR24_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR24_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR25_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR25_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR25_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR25_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR26_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR26_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR26_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR26_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR27_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR27_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR27_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR27_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR28_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR28_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR28_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR28_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR30_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR30_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR30_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR30_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR31_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR31_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR31_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR31_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR32_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR32_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR32_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR32_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR33_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR33_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR33_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR33_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR34_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR34_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR34_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR34_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR37_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR37_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR37_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR37_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR40_A0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR40_A1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR40_B0 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR40_B1 = 0x40
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR41_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR41_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR41_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR41_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR57_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR57_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR57_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR57_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR58_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR58_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR58_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR58_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR69_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR69_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR69_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR69_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR70_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR70_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR70_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR70_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR71_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR71_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR71_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR71_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR72_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR72_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR72_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR72_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR73_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR73_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR73_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR73_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR74_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR74_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR74_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MR74_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Disable2D = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].PPT2OffsetMargin = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].forceRxReplica = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].HardwareScans = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TxDFETrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdWrPatternA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdWrPatternB = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdWrInvert = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LdffMode = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStartPSY = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDMAStartMR = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDMAStartCsr = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].EnCustomSettings = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxSlewCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxSlewCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxSlewCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxImpedanceCK = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxImpedanceCS = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LSTxImpedanceCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].VrefFilterAboveVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].VrefFilterBelowVal = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].VrefInc = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].UpperLowerByte = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].ALT_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MAIN_RL = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CSBACKOFF = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].WrLvlTrainOpt = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].MRLCalcAdj = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].LP5XMode = 0x1
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefStartPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefStartPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefEndPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefEndPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TxVrefStart = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TxVrefEnd = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefStepPat = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxVrefStepPrbs = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TxVrefStep = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank0Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank0Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank0Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank0Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank1Byte0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank1Byte1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank1Byte2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDlyScanShiftRank1Byte3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStartPS0 = 0x32
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStartPS0 = 0x78
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStartPS1 = 0xee
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStartPS1 = 0x134
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStartPS2 = 0x1aa
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStartPS2 = 0x1f0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi0AcsmStartPS3 = 0x266
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].FCDfi1AcsmStartPS3 = 0x2ac
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdDQSBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].WrDqBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].VrefOffsetBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].PhyDCABitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxDFEBitTimeControl = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ1DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ2DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ3DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ4DFE_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ1DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ2DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ3DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ4DFE_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ1DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ2DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ3DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ4DFE_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ1DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ2DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ3DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedDRAMDQ4DFE_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].DramSupport7StepDFE = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].PhyEnhancedTxDCA = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedRXDRAMDCA_A0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedRXDRAMDCA_A1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedRXDRAMDCA_B0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TrainedRXDRAMDCA_B1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdDQSSiMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RdDQSPRBSMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].TxDQMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].CATrnMinEyeWidth = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].SelfTest = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].RxClk1uiMinFine = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Rx2UIThreshold = 0xc80
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Rx1UIThreshold = 0x640
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllUPllProg0 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllUPllProg1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllUPllProg2 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllUPllProg3 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllCtrl1Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllCtrl4Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].QBCPllCtrl5Px = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Lp5xTinit3Op1 = 0x0
 [dwc_ddrphy_phyinit_print_dat] mb1D[3].Lp5xTinit3Op2 = 0x0
[dwc_ddrphy_phyinit_userCustom_A_bringupPower] Start of dwc_ddrphy_phyinit_userCustom_A_bringupPower()


##############################################################

Step (A) : Bring up VDD, VDDQ, and VAA

See PhyInit App Note for detailed description and function usage

##############################################################


dwc_ddrphy_phyinit_userCustom_A_bringupPower (phyctx);

[dwc_ddrphy_phyinit_userCustom_A_bringupPower] End of dwc_ddrphy_phyinit_userCustom_A_bringupPower()
[dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy] Start of dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy()


##############################################################

Step (B) Start Clocks and Reset the PHY

See PhyInit App Note for detailed description and function usage

##############################################################


dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy (phyctx);

[dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy] End of dwc_ddrphy_phyinit_userCustom_B_startClockResetPhy()


##############################################################

 Step (C) Initialize PHY Configuration

 Load the required PHY configuration registers for the appropriate mode and memory configuration

##############################################################


[dwc_ddrphy_phyinit_C_initPhyConfig] Start of dwc_ddrphy_phyinit_C_initPhyConfig()
[dwc_ddrphy_phyinit_programMemResetL] Programming MemResetL AC0 to 0x2
dwc_ddrphy_apb_wr(32'h30022,32'h2);
phyinit_io_write: 0x30022, 0x2
[dwc_ddrphy_phyinit_programMemResetL] Programming MemResetL AC1 to 0x2
dwc_ddrphy_apb_wr(32'h31022,32'h2);
phyinit_io_write: 0x31022, 0x2
[dwc_ddrphy_phyinit_PowerUp] Pstate=0, Programming HMAC 4  TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h4070,32'hff);
phyinit_io_write: 0x4070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=0, Programming HMAC 5  TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h5070,32'h77);
phyinit_io_write: 0x5070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=0, Programming HMAC 11 TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'hb070,32'hff);
phyinit_io_write: 0xb070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=0, Programming HMAC 12 TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'hc070,32'h77);
phyinit_io_write: 0xc070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=1, Programming HMAC 4  TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h104070,32'hff);
phyinit_io_write: 0x104070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=1, Programming HMAC 5  TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h105070,32'h77);
phyinit_io_write: 0x105070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=1, Programming HMAC 11 TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h10b070,32'hff);
phyinit_io_write: 0x10b070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=1, Programming HMAC 12 TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h10c070,32'h77);
phyinit_io_write: 0x10c070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=2, Programming HMAC 4  TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h204070,32'hff);
phyinit_io_write: 0x204070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=2, Programming HMAC 5  TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h205070,32'h77);
phyinit_io_write: 0x205070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=2, Programming HMAC 11 TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h20b070,32'hff);
phyinit_io_write: 0x20b070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=2, Programming HMAC 12 TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h20c070,32'h77);
phyinit_io_write: 0x20c070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=3, Programming HMAC 4  TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h304070,32'hff);
phyinit_io_write: 0x304070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=3, Programming HMAC 5  TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h305070,32'h77);
phyinit_io_write: 0x305070, 0x77
[dwc_ddrphy_phyinit_PowerUp] Pstate=3, Programming HMAC 11 TxImpedanceAC::CS to 0xff
dwc_ddrphy_apb_wr(32'h30b070,32'hff);
phyinit_io_write: 0x30b070, 0xff
[dwc_ddrphy_phyinit_PowerUp] Pstate=3, Programming HMAC 12 TxImpedanceAC::CK to 0x77
dwc_ddrphy_apb_wr(32'h30c070,32'h77);
phyinit_io_write: 0x30c070, 0x77
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC0 Instance0 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h5,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC1 Instance1 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h1005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC2 Instance2 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h2005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC3 Instance3 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h3005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC4 Instance4 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h4005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC5 Instance5 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h5005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC0 Instance7 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h7005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC1 Instance8 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h8005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC2 Instance9 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h9005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC3 Instance10 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'ha005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC4 Instance11 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'hb005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC5 Instance12 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'hc005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMZCAL TxPowerDownZCAL to 0x2
dwc_ddrphy_apb_wr(32'ha0308,32'h2);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMZCAL ZcalPowerCtl.RxPowerDown to 0x1
dwc_ddrphy_apb_wr(32'ha0002,32'h1);
phyinit_io_write: 0xa0002, 0x1
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he0046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he0047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he0048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he0049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he1046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he1047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he1048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he1049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn4 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he104a,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he004b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he104b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he2046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he2047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he2048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he2049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he3046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he3047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he3048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he3049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn4 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he304a,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he204b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he304b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he4046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he4047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he4048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he4049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he5046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he5047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he5048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he5049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn4 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he504a,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he404b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he504b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he6046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he6047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he6048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he6049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn0 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he7046,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn1 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he7047,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn2 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he7048,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn3 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he7049,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn4 TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he704a,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he604b,32'h6);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownDQS TxPowerDown to 0x6
dwc_ddrphy_apb_wr(32'he704b,32'h6);
[dwc_ddrphy_phyinit_PowerUp] Programming PorControl::PwrOkDlyCtrl to 1'b1
dwc_ddrphy_apb_wr(32'h30020,32'h1);
dwc_ddrphy_apb_wr(32'h31020,32'h1);
dwc_ddrphy_phyinit_userCustom_wait(16);
Calling  [dwc_ddrphy_phyinit_userCustom_wait] to wait 16 DfiClks;
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC0 Instance0 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h5,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC1 Instance1 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h1005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC2 Instance2 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h2005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC3 Instance3 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h3005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC4 Instance4 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h4005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX0 HMAC5 Instance5 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h5005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC0 Instance7 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h7005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC1 Instance8 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h8005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC2 Instance9 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'h9005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC3 Instance10 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'ha005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC4 Instance11 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'hb005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming ACX1 HMAC5 Instance12 RxPowerDownAC to 0x3
dwc_ddrphy_apb_wr(32'hc005,32'h3);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMZCAL TxPowerDownZCAL to 0x0
dwc_ddrphy_apb_wr(32'ha0308,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMZCAL ZcalPowerCtl.RxPowerDown to 0x1
dwc_ddrphy_apb_wr(32'ha0002,32'h1);
phyinit_io_write: 0xa0002, 0x1
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he0046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he0047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he0048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he0049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he1046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he1047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he1048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he1049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownLn4 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he104a,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX0 DxRxPowerDownDQS TxPowerDown to 0x2
dwc_ddrphy_apb_wr(32'he004b,32'h2);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE0 DX1 DxRxPowerDownDQS TxPowerDown to 0x4
dwc_ddrphy_apb_wr(32'he104b,32'h4);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he2046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he2047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he2048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he2049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he3046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he3047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he3048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he3049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownLn4 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he304a,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX0 DxRxPowerDownDQS TxPowerDown to 0x2
dwc_ddrphy_apb_wr(32'he204b,32'h2);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE1 DX1 DxRxPowerDownDQS TxPowerDown to 0x4
dwc_ddrphy_apb_wr(32'he304b,32'h4);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he4046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he4047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he4048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he4049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he5046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he5047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he5048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he5049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownLn4 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he504a,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX0 DxRxPowerDownDQS TxPowerDown to 0x2
dwc_ddrphy_apb_wr(32'he404b,32'h2);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE2 DX1 DxRxPowerDownDQS TxPowerDown to 0x4
dwc_ddrphy_apb_wr(32'he504b,32'h4);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he6046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he6047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he6048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he6049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn0 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he7046,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn1 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he7047,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn2 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he7048,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn3 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he7049,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownLn4 TxPowerDown to 0x0
dwc_ddrphy_apb_wr(32'he704a,32'h0);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX0 DxRxPowerDownDQS TxPowerDown to 0x2
dwc_ddrphy_apb_wr(32'he604b,32'h2);
[dwc_ddrphy_phyinit_setTxRxPowerDown] Programming HMDBYTE3 DX1 DxRxPowerDownDQS TxPowerDown to 0x4
dwc_ddrphy_apb_wr(32'he704b,32'h4);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming LP5Mode to 0x1
dwc_ddrphy_apb_wr(32'h200a5,32'h1);
phyinit_io_write: 0x200a5, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE0 DxOdtEn to 0x7ff
dwc_ddrphy_apb_wr(32'h10097,32'h7ff);
phyinit_io_write: 0x10097, 0x7ff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE1 DxOdtEn to 0x7ff
dwc_ddrphy_apb_wr(32'h11097,32'h7ff);
phyinit_io_write: 0x11097, 0x7ff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE2 DxOdtEn to 0x7ff
dwc_ddrphy_apb_wr(32'h12097,32'h7ff);
phyinit_io_write: 0x12097, 0x7ff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE3 DxOdtEn to 0x7ff
dwc_ddrphy_apb_wr(32'h13097,32'h7ff);
phyinit_io_write: 0x13097, 0x7ff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE0. TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1003f,32'h1);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE0. TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1003f,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE1. TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1103f,32'h1);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE1. TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1103f,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE2. TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1203f,32'h1);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE2. TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1203f,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE3. TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1303f,32'h1);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DBYTE3. TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1303f,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalRate::ZCalInterval to 0x9
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalRate::ZCalOnce to 0x0
dwc_ddrphy_apb_wr(32'hb0303,32'h9);
phyinit_io_write: 0xb0303, 0x9
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalCompVref::ZCalCompVrefDAC to 0x26
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalCompVref::ZCalDACRangeSel to 0x0
dwc_ddrphy_apb_wr(32'ha0302,32'h26);
phyinit_io_write: 0xa0302, 0x26
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalBaseCtrl::ZCalBasePU to 0x0
dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalBaseCtrl::ZCalBasePD to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalBaseCtrl::ZCalTxModeCtl to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalBaseCtrl to 0x0
dwc_ddrphy_apb_wr(32'hb0301,32'h0);
phyinit_io_write: 0xb0301, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ZCalAnaSettlingTime to 0x1d
dwc_ddrphy_apb_wr(32'hb030f,32'h1d);
phyinit_io_write: 0xb030f, 0x1d
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PPGC DFIPHYUPD0 to 0x0
dwc_ddrphy_apb_wr(32'h70067,32'h0);
phyinit_io_write: 0x70067, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PPGC DFIPHYUPD1 to 0x0
dwc_ddrphy_apb_wr(32'h700e7,32'h0);
phyinit_io_write: 0x700e7, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC0.DfiClkAcLnDis to 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC0.PClkAcLnDis to 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC0.AcLnDisable to 0x1880
dwc_ddrphy_apb_wr(32'h300ae,32'h1880);
phyinit_io_write: 0x300ae, 0x1880
dwc_ddrphy_apb_wr(32'h300ad,32'h1880);
phyinit_io_write: 0x300ad, 0x1880
dwc_ddrphy_apb_wr(32'h300ac,32'h1880);
phyinit_io_write: 0x300ac, 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC1.DfiClkAcLnDis to 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC1.PClkAcLnDis to 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC1.AcLnDisable to 0x1880
dwc_ddrphy_apb_wr(32'h310ae,32'h1880);
phyinit_io_write: 0x310ae, 0x1880
dwc_ddrphy_apb_wr(32'h310ad,32'h1880);
phyinit_io_write: 0x310ad, 0x1880
dwc_ddrphy_apb_wr(32'h310ac,32'h1880);
phyinit_io_write: 0x310ac, 0x1880
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ArcPmuEccCtl to 0x1f
dwc_ddrphy_apb_wr(32'hc0086,32'h1f);
phyinit_io_write: 0xc0086, 0x1f
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PhyInterruptEnable::PhyEccEn to 0x0
dwc_ddrphy_apb_wr(32'h7011b,32'h0);
phyinit_io_write: 0x7011b, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PptCtlStatic to 0x833
dwc_ddrphy_apb_wr(32'h100a3,32'h833);
phyinit_io_write: 0x100a3, 0x833
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PptCtlStatic to 0x83f
dwc_ddrphy_apb_wr(32'h110a3,32'h83f);
phyinit_io_write: 0x110a3, 0x83f
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PptCtlStatic to 0x833
dwc_ddrphy_apb_wr(32'h120a3,32'h833);
phyinit_io_write: 0x120a3, 0x833
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PptCtlStatic to 0x83f
dwc_ddrphy_apb_wr(32'h130a3,32'h83f);
phyinit_io_write: 0x130a3, 0x83f
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming DfiFreqXlat*
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[0]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[1]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[2]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[3]=1
dwc_ddrphy_apb_wr(32'hc00f0,32'h1111);
phyinit_io_write: 0xc00f0, 0x1111
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[0]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[1]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[2]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[3]=3
dwc_ddrphy_apb_wr(32'h90730,32'h688);
phyinit_io_write: 0x90730, 0x688
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[4]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[5]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[6]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[7]=2
dwc_ddrphy_apb_wr(32'hc00f1,32'h2222);
phyinit_io_write: 0xc00f1, 0x2222
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[4]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[5]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[6]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[7]=3
dwc_ddrphy_apb_wr(32'h90731,32'h688);
phyinit_io_write: 0x90731, 0x688
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[8]=7
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[9]=7
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[10]=7
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[11]=7
dwc_ddrphy_apb_wr(32'hc00f2,32'h7777);
phyinit_io_write: 0xc00f2, 0x7777
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[8]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[9]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[10]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[11]=3
dwc_ddrphy_apb_wr(32'h90732,32'h688);
phyinit_io_write: 0x90732, 0x688
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[12]=4
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[13]=3
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[14]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[15]=0
dwc_ddrphy_apb_wr(32'hc00f3,32'h34);
phyinit_io_write: 0xc00f3, 0x34
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[12]=5
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[13]=5
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[14]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[15]=0
dwc_ddrphy_apb_wr(32'h90733,32'h2d);
phyinit_io_write: 0x90733, 0x2d
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[16]=5
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[17]=5
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[18]=5
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[19]=5
dwc_ddrphy_apb_wr(32'hc00f4,32'h5555);
phyinit_io_write: 0xc00f4, 0x5555
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[16]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[17]=1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[18]=2
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[19]=3
dwc_ddrphy_apb_wr(32'h90734,32'h688);
phyinit_io_write: 0x90734, 0x688
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[20]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[21]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[22]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[23]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[20]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[21]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[22]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[23]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[24]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[25]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[26]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[27]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[24]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[25]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[26]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[27]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[28]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[29]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[30]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[31]=15
dwc_ddrphy_apb_wr(32'hc00f7,32'hf000);
phyinit_io_write: 0xc00f7, 0xf000
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[28]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[29]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[30]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[31]=5
dwc_ddrphy_apb_wr(32'h90737,32'ha00);
phyinit_io_write: 0x90737, 0xa00
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[32]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[33]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[34]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[35]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[32]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[33]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[34]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[35]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[36]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[37]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[38]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[39]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[36]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[37]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[38]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[39]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[40]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[41]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[42]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[43]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[40]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[41]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[42]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[43]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[44]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[45]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[46]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[47]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[44]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[45]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[46]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[47]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[48]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[49]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[50]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[51]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[48]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[49]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[50]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[51]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[52]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[53]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[54]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[55]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[52]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[53]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[54]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[55]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[56]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[57]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[58]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[59]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[56]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[57]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[58]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[59]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[60]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[61]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[62]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat[63]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[60]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[61]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[62]=0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming xlat_dp[63]=0
dwc_ddrphy_apb_wr(32'h9071f,32'h4);
phyinit_io_write: 0x9071f, 0x4
dwc_ddrphy_apb_wr(32'h90829,32'hf);
phyinit_io_write: 0x90829, 0xf
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming MASTER.PubDbyteDisable to 0x0
dwc_ddrphy_apb_wr(32'h20007,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 0 DX4 RxModeX8Sel to 0x0
dwc_ddrphy_apb_wr(32'he007a,32'h0);
phyinit_io_write: 0xe007a, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 0 DX5 RxModeX8Sel to 0x1
dwc_ddrphy_apb_wr(32'he107a,32'h1);
phyinit_io_write: 0xe107a, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 1 DX4 RxModeX8Sel to 0x0
dwc_ddrphy_apb_wr(32'he207a,32'h0);
phyinit_io_write: 0xe207a, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 1 DX5 RxModeX8Sel to 0x1
dwc_ddrphy_apb_wr(32'he307a,32'h1);
phyinit_io_write: 0xe307a, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 2 DX4 RxModeX8Sel to 0x0
dwc_ddrphy_apb_wr(32'he407a,32'h0);
phyinit_io_write: 0xe407a, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 2 DX5 RxModeX8Sel to 0x1
dwc_ddrphy_apb_wr(32'he507a,32'h1);
phyinit_io_write: 0xe507a, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 3 DX4 RxModeX8Sel to 0x0
dwc_ddrphy_apb_wr(32'he607a,32'h0);
phyinit_io_write: 0xe607a, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE 3 DX5 RxModeX8Sel to 0x1
dwc_ddrphy_apb_wr(32'he707a,32'h1);
phyinit_io_write: 0xe707a, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC0 Instance0 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h61e,32'h0);
phyinit_io_write: 0x61e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC1 Instance1 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h161e,32'h0);
phyinit_io_write: 0x161e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC2 Instance2 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h261e,32'h0);
phyinit_io_write: 0x261e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC3 Instance3 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h361e,32'h0);
phyinit_io_write: 0x361e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC4 Instance4 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h461e,32'h0);
phyinit_io_write: 0x461e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC5 Instance5 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h561e,32'h0);
phyinit_io_write: 0x561e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC0 Instance7 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h761e,32'h0);
phyinit_io_write: 0x761e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC1 Instance8 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h861e,32'h0);
phyinit_io_write: 0x861e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC2 Instance9 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'h961e,32'h0);
phyinit_io_write: 0x961e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC3 Instance10 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'ha61e,32'h0);
phyinit_io_write: 0xa61e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC4 Instance11 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'hb61e,32'h0);
phyinit_io_write: 0xb61e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC5 Instance12 PclkDCAClkGaterEnAC/DB to 0x0
dwc_ddrphy_apb_wr(32'hc61e,32'h0);
phyinit_io_write: 0xc61e, 0x0
dwc_ddrphy_apb_wr(32'h10e1f,32'h0);
phyinit_io_write: 0x10e1f, 0x0
dwc_ddrphy_apb_wr(32'h11e1f,32'h0);
phyinit_io_write: 0x11e1f, 0x0
dwc_ddrphy_apb_wr(32'h12e1f,32'h0);
phyinit_io_write: 0x12e1f, 0x0
dwc_ddrphy_apb_wr(32'h13e1f,32'h0);
phyinit_io_write: 0x13e1f, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PclkDCANextFineOnCoarseAC/DB Full Search to 0xee66
dwc_ddrphy_apb_wr(32'h30807,32'hee66);
phyinit_io_write: 0x30807, 0xee66
dwc_ddrphy_apb_wr(32'h31807,32'hee66);
phyinit_io_write: 0x31807, 0xee66
dwc_ddrphy_apb_wr(32'h10807,32'hee66);
phyinit_io_write: 0x10807, 0xee66
dwc_ddrphy_apb_wr(32'h11807,32'hee66);
phyinit_io_write: 0x11807, 0xee66
dwc_ddrphy_apb_wr(32'h12807,32'hee66);
phyinit_io_write: 0x12807, 0xee66
dwc_ddrphy_apb_wr(32'h13807,32'hee66);
phyinit_io_write: 0x13807, 0xee66
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC0.AsyncAcTxMode to 0x3fff
dwc_ddrphy_apb_wr(32'h300a0,32'h3fff);
phyinit_io_write: 0x300a0, 0x3fff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming AC1.AsyncAcTxMode to 0x3fff
dwc_ddrphy_apb_wr(32'h310a0,32'h3fff);
phyinit_io_write: 0x310a0, 0x3fff
dwc_ddrphy_apb_wr(32'h10089,32'h1fff);
phyinit_io_write: 0x10089, 0x1fff
dwc_ddrphy_apb_wr(32'h1008a,32'h7ff);
phyinit_io_write: 0x1008a, 0x7ff
dwc_ddrphy_apb_wr(32'h11089,32'h1fff);
phyinit_io_write: 0x11089, 0x1fff
dwc_ddrphy_apb_wr(32'h1108a,32'h7ff);
phyinit_io_write: 0x1108a, 0x7ff
dwc_ddrphy_apb_wr(32'h12089,32'h1fff);
phyinit_io_write: 0x12089, 0x1fff
dwc_ddrphy_apb_wr(32'h1208a,32'h7ff);
phyinit_io_write: 0x1208a, 0x7ff
dwc_ddrphy_apb_wr(32'h13089,32'h1fff);
phyinit_io_write: 0x13089, 0x1fff
dwc_ddrphy_apb_wr(32'h1308a,32'h7ff);
phyinit_io_write: 0x1308a, 0x7ff
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming LpDqPhaseDisable to 0xf
dwc_ddrphy_apb_wr(32'h20006,32'hf);
phyinit_io_write: 0x20006, 0xf
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming PipeNetDis to 0x1
dwc_ddrphy_apb_wr(32'h2000c,32'h1);
phyinit_io_write: 0x2000c, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE0 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he000d,32'h1);
phyinit_io_write: 0xe000d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE1 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he100d,32'h1);
phyinit_io_write: 0xe100d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE2 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he200d,32'h1);
phyinit_io_write: 0xe200d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE3 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he300d,32'h1);
phyinit_io_write: 0xe300d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE4 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he400d,32'h1);
phyinit_io_write: 0xe400d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE5 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he500d,32'h1);
phyinit_io_write: 0xe500d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE6 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he600d,32'h1);
phyinit_io_write: 0xe600d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming HMDBYTE7 RxGainCtrl to 0x1
dwc_ddrphy_apb_wr(32'he700d,32'h1);
phyinit_io_write: 0xe700d, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACDlyScaleGatingDisable AC0 to 0x1
dwc_ddrphy_apb_wr(32'h30027,32'h1);
phyinit_io_write: 0x30027, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC0 Instance0 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h3f,32'h1);
phyinit_io_write: 0x3f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC1 Instance1 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h103f,32'h1);
phyinit_io_write: 0x103f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC2 Instance2 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h203f,32'h1);
phyinit_io_write: 0x203f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC3 Instance3 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h303f,32'h1);
phyinit_io_write: 0x303f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC4 Instance4 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h403f,32'h1);
phyinit_io_write: 0x403f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX0 HMAC5 Instance5 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h503f,32'h1);
phyinit_io_write: 0x503f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACDlyScaleGatingDisable AC1 to 0x1
dwc_ddrphy_apb_wr(32'h31027,32'h1);
phyinit_io_write: 0x31027, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC0 Instance7 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h703f,32'h1);
phyinit_io_write: 0x703f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC1 Instance8 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h803f,32'h1);
phyinit_io_write: 0x803f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC2 Instance9 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'h903f,32'h1);
phyinit_io_write: 0x903f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC3 Instance10 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'ha03f,32'h1);
phyinit_io_write: 0xa03f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC4 Instance11 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'hb03f,32'h1);
phyinit_io_write: 0xb03f, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfig] Programming ACX1 HMAC5 Instance12 to NeverGateACDlyScaleValClk 0x1
dwc_ddrphy_apb_wr(32'hc03f,32'h1);
phyinit_io_write: 0xc03f, 0x1
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[phyinit_C_initPhyConfig] End of dwc_ddrphy_phyinit_C_initPhyConfig()


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPreTrain is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

dwc_ddrphy_phyinit_userCustom_customPreTrain (phyctx);

[dwc_ddrphy_phyinit_userCustom_customPreTrain] Start of dwc_ddrphy_phyinit_userCustom_customPreTrain()
[dwc_ddrphy_phyinit_userCustom_customPreTrain] End of dwc_ddrphy_phyinit_userCustom_customPreTrain()
[dwc_ddrphy_phyinit_sequence] initCtrl = 15
 [dwc_ddrphy_phyinit_getPsExecOrder] pUserInputBasic->NumPStates = 4
 [dwc_ddrphy_phyinit_getPsExecOrder] pUserInputBasic->CfgPStates = 0xf
 [dwc_ddrphy_phyinit_getPsExecOrder] numPs=4
 [dwc_ddrphy_phyinit_getPsExecOrder] cfgPs=0xf
 [dwc_ddrphy_phyinit_getPsExecOrder] firstPs=0
 [dwc_ddrphy_phyinit_getPsExecOrder] idxPsExec=0
 [dwc_ddrphy_phyinit_getPsExecOrder] pRuntimeConfig->psExecOrder[0] = 0x1
 [dwc_ddrphy_phyinit_getPsExecOrder] pRuntimeConfig->psExecOrder[1] = 0x2
 [dwc_ddrphy_phyinit_getPsExecOrder] pRuntimeConfig->psExecOrder[2] = 0x3
 [dwc_ddrphy_phyinit_getPsExecOrder] pRuntimeConfig->psExecOrder[3] = 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Start of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), PState=1, tck_ps=1250ps
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, programming PState = 1
dwc_ddrphy_apb_wr(32'h2008b,32'h1);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[9:9] with ZCal FSM disable to 0 for data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[10:10] to 0 for PPT2 data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[12:12] to CoreVddScalingMode= 0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[3:3] with DSM to  0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming GPR1[8:8] to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[15:15] to userInputAdvanced->DisZCalOnDataRate = 1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming Seq0BGPR1 to 0x80a2
dwc_ddrphy_apb_wr(32'h190801,32'h80a2);
phyinit_io_write: 0x190801, 0x80a2
dwc_ddrphy_apb_wr(32'h190802,32'h0);
phyinit_io_write: 0x190802, 0x0
dwc_ddrphy_apb_wr(32'h90806,32'h1);
phyinit_io_write: 0x90806, 0x1
dwc_ddrphy_apb_wr(32'h190806,32'h1);
phyinit_io_write: 0x190806, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming OdtSeg120 to 0x4101
dwc_ddrphy_apb_wr(32'h1a03ff,32'h4101);
phyinit_io_write: 0x1a03ff, 0x4101
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl::ZCalCompGainCurrAdj to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl to 0x0
dwc_ddrphy_apb_wr(32'h1a030b,32'h0);
phyinit_io_write: 0x1a030b, 0x0
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=1,  Memclk=800MHz, ClookupFreq=3200 mode=0 
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=1,  Memclk=800MHz, Programming CPllDivSel to 29a.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=1,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=1,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=1,  Memclk=800MHz, Programming CpllCtrl5 to 0x2e9a.
dwc_ddrphy_apb_wr(32'h160008,32'h2e9a);
phyinit_io_write: 0x160008, 0x2e9a
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=1
[phyinit_Step_C_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY0 to 0x64 (0.5us PIE delay)
dwc_ddrphy_apb_wr(32'h1908e0,32'h64);
phyinit_io_write: 0x1908e0, 0x64
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY1 to 0x12c (tZQCal PIE delay)
dwc_ddrphy_apb_wr(32'h1908e1,32'h12c);
phyinit_io_write: 0x1908e1, 0x12c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY2 to 0x7d0 (10.us PIE delay)
dwc_ddrphy_apb_wr(32'h1908e2,32'h7d0);
phyinit_io_write: 0x1908e2, 0x7d0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY3 to 0x58 (dllLock PIE delay)
dwc_ddrphy_apb_wr(32'h1908e3,32'h58);
phyinit_io_write: 0x1908e3, 0x58
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY4 to 0x14 (0.1us PIE delay)
dwc_ddrphy_apb_wr(32'h1908e4,32'h14);
phyinit_io_write: 0x1908e4, 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY5 to 0x0 (RxReplicaCalWait delay)
dwc_ddrphy_apb_wr(32'h1908e5,32'h0);
phyinit_io_write: 0x1908e5, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY6 to 0x43 (Oscillator PIE delay)
dwc_ddrphy_apb_wr(32'h1908e6,32'h43);
phyinit_io_write: 0x1908e6, 0x43
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY7 to 0x0 (tXDSM_XP PIE delay)
dwc_ddrphy_apb_wr(32'h1908e7,32'h0);
phyinit_io_write: 0x1908e7, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY10 to 0x4 (tPDXCSODTON 20ns PIE delay)
dwc_ddrphy_apb_wr(32'h1908ea,32'h4);
phyinit_io_write: 0x1908ea, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY11 to 0x4 (20ns PIE delay)
dwc_ddrphy_apb_wr(32'h1908eb,32'h4);
phyinit_io_write: 0x1908eb, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming Seq0BDLY12 to 0xa (50ns PIE delay)
dwc_ddrphy_apb_wr(32'h1908ec,32'ha);
phyinit_io_write: 0x1908ec, 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming PclkPtrInitVal to 0x3
dwc_ddrphy_apb_wr(32'h120002,32'h3);
phyinit_io_write: 0x120002, 0x3
dwc_ddrphy_apb_wr(32'h160040,32'h3);
phyinit_io_write: 0x160040, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DfiFreqRatio to 0x2
dwc_ddrphy_apb_wr(32'h120000,32'h2);
phyinit_io_write: 0x120000, 0x2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming RxDigStrbEn to 0x0
dwc_ddrphy_apb_wr(32'h1100fb,32'h0);
phyinit_io_write: 0x1100fb, 0x0
dwc_ddrphy_apb_wr(32'h1110fb,32'h0);
phyinit_io_write: 0x1110fb, 0x0
dwc_ddrphy_apb_wr(32'h1120fb,32'h0);
phyinit_io_write: 0x1120fb, 0x0
dwc_ddrphy_apb_wr(32'h1130fb,32'h0);
phyinit_io_write: 0x1130fb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
dwc_ddrphy_apb_wr(32'h1e000b,32'h0);
phyinit_io_write: 0x1e000b, 0x0
dwc_ddrphy_apb_wr(32'h1e100b,32'h0);
phyinit_io_write: 0x1e100b, 0x0
dwc_ddrphy_apb_wr(32'h1e200b,32'h0);
phyinit_io_write: 0x1e200b, 0x0
dwc_ddrphy_apb_wr(32'h1e300b,32'h0);
phyinit_io_write: 0x1e300b, 0x0
dwc_ddrphy_apb_wr(32'h1e400b,32'h0);
phyinit_io_write: 0x1e400b, 0x0
dwc_ddrphy_apb_wr(32'h1e500b,32'h0);
phyinit_io_write: 0x1e500b, 0x0
dwc_ddrphy_apb_wr(32'h1e600b,32'h0);
phyinit_io_write: 0x1e600b, 0x0
dwc_ddrphy_apb_wr(32'h1e700b,32'h0);
phyinit_io_write: 0x1e700b, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h110024,32'h0);
phyinit_io_write: 0x110024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h111024,32'h0);
phyinit_io_write: 0x111024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h112024,32'h0);
phyinit_io_write: 0x112024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h113024,32'h0);
phyinit_io_write: 0x113024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h110025,32'h2c);
phyinit_io_write: 0x110025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h111025,32'h2c);
phyinit_io_write: 0x111025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h112025,32'h2c);
phyinit_io_write: 0x112025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h113025,32'h2c);
phyinit_io_write: 0x113025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h110004,32'h0);
phyinit_io_write: 0x110004, 0x0
dwc_ddrphy_apb_wr(32'h110003,32'h0);
phyinit_io_write: 0x110003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h111004,32'h0);
phyinit_io_write: 0x111004, 0x0
dwc_ddrphy_apb_wr(32'h111003,32'h0);
phyinit_io_write: 0x111003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h112004,32'h0);
phyinit_io_write: 0x112004, 0x0
dwc_ddrphy_apb_wr(32'h112003,32'h0);
phyinit_io_write: 0x112003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h113004,32'h0);
phyinit_io_write: 0x113004, 0x0
dwc_ddrphy_apb_wr(32'h113003,32'h0);
phyinit_io_write: 0x113003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ZCalClkInfo::ZCalDfiClkTicksPer1uS to 0x320
dwc_ddrphy_apb_wr(32'h1b0004,32'h320);
phyinit_io_write: 0x1b0004, 0x320
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ZCalSlewRateCtrl::ZCalTxSlewPU to 0x0 ZCalSlewRateCtrl::ZCalTxSlewPD to 0x0

dwc_ddrphy_apb_wr(32'h1a030c,32'h0);
phyinit_io_write: 0x1a030c, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE RxGainCurrAdjRxReplica to 0x5
dwc_ddrphy_apb_wr(32'h11003e,32'h5);
phyinit_io_write: 0x11003e, 0x5
dwc_ddrphy_apb_wr(32'h11103e,32'h5);
phyinit_io_write: 0x11103e, 0x5
dwc_ddrphy_apb_wr(32'h11203e,32'h5);
phyinit_io_write: 0x11203e, 0x5
dwc_ddrphy_apb_wr(32'h11303e,32'h5);
phyinit_io_write: 0x11303e, 0x5
dwc_ddrphy_apb_wr(32'h120003,32'h1);
phyinit_io_write: 0x120003, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming CPclkDivRatio to 0x1111
dwc_ddrphy_apb_wr(32'h12000b,32'h1111);
phyinit_io_write: 0x12000b, 0x1111
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE0.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h110108,32'h0);
phyinit_io_write: 0x110108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE1.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h111108,32'h0);
phyinit_io_write: 0x111108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE2.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h112108,32'h0);
phyinit_io_write: 0x112108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming DBYTE3.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h113108,32'h0);
phyinit_io_write: 0x113108, 0x0
[phyinit_C_initPhyConfig] Programming EnPhyUpdZQCalUpdate to 0x3
dwc_ddrphy_apb_wr(32'h70005,32'h3);
phyinit_io_write: 0x70005, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming DisableZQupdateOnSnoop to 0x0
dwc_ddrphy_apb_wr(32'h7000f,32'h0);
phyinit_io_write: 0x7000f, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h11000e,32'h1301);
phyinit_io_write: 0x11000e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h11100e,32'h1301);
phyinit_io_write: 0x11100e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h11200e,32'h1301);
phyinit_io_write: 0x11200e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h11300e,32'h1301);
phyinit_io_write: 0x11300e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming EnRxDqsTracking::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming EnRxDqsTracking::DqsSampNegRxEnSense to 0x0
dwc_ddrphy_apb_wr(32'h120019,32'h0);
phyinit_io_write: 0x120019, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e002c,32'h33);
phyinit_io_write: 0x1e002c, 0x33
dwc_ddrphy_apb_wr(32'h1e102c,32'h33);
phyinit_io_write: 0x1e102c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h1e002d,32'h303);
phyinit_io_write: 0x1e002d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h1e102d,32'h3333);
phyinit_io_write: 0x1e102d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e202c,32'h33);
phyinit_io_write: 0x1e202c, 0x33
dwc_ddrphy_apb_wr(32'h1e302c,32'h33);
phyinit_io_write: 0x1e302c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h1e202d,32'h303);
phyinit_io_write: 0x1e202d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h1e302d,32'h3333);
phyinit_io_write: 0x1e302d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e402c,32'h33);
phyinit_io_write: 0x1e402c, 0x33
dwc_ddrphy_apb_wr(32'h1e502c,32'h33);
phyinit_io_write: 0x1e502c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h1e402d,32'h303);
phyinit_io_write: 0x1e402d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h1e502d,32'h3333);
phyinit_io_write: 0x1e502d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e602c,32'h33);
phyinit_io_write: 0x1e602c, 0x33
dwc_ddrphy_apb_wr(32'h1e702c,32'h33);
phyinit_io_write: 0x1e702c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h1e602d,32'h303);
phyinit_io_write: 0x1e602d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h1e702d,32'h3333);
phyinit_io_write: 0x1e702d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h100070,32'h77);
phyinit_io_write: 0x100070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h101070,32'h77);
phyinit_io_write: 0x101070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h102070,32'h77);
phyinit_io_write: 0x102070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h103070,32'h77);
phyinit_io_write: 0x103070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming AC0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h104070,32'hff);
phyinit_io_write: 0x104070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h105070,32'h77);
phyinit_io_write: 0x105070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h107070,32'h77);
phyinit_io_write: 0x107070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h108070,32'h77);
phyinit_io_write: 0x108070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h109070,32'h77);
phyinit_io_write: 0x109070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h10a070,32'h77);
phyinit_io_write: 0x10a070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming AC1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h10b070,32'hff);
phyinit_io_write: 0x10b070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h10c070,32'h77);
phyinit_io_write: 0x10c070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e002e,32'h30);
phyinit_io_write: 0x1e002e, 0x30
dwc_ddrphy_apb_wr(32'h1e102e,32'h30);
phyinit_io_write: 0x1e102e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h1e002f,32'h3300);
phyinit_io_write: 0x1e002f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h1e102f,32'h7700);
phyinit_io_write: 0x1e102f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e202e,32'h30);
phyinit_io_write: 0x1e202e, 0x30
dwc_ddrphy_apb_wr(32'h1e302e,32'h30);
phyinit_io_write: 0x1e302e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h1e202f,32'h3300);
phyinit_io_write: 0x1e202f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h1e302f,32'h7700);
phyinit_io_write: 0x1e302f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e402e,32'h30);
phyinit_io_write: 0x1e402e, 0x30
dwc_ddrphy_apb_wr(32'h1e502e,32'h30);
phyinit_io_write: 0x1e502e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h1e402f,32'h3300);
phyinit_io_write: 0x1e402f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h1e502f,32'h7700);
phyinit_io_write: 0x1e502f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h1e602e,32'h30);
phyinit_io_write: 0x1e602e, 0x30
dwc_ddrphy_apb_wr(32'h1e702e,32'h30);
phyinit_io_write: 0x1e702e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h1e602f,32'h3300);
phyinit_io_write: 0x1e602f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h1e702f,32'h7700);
phyinit_io_write: 0x1e702f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h100079,32'h30);
phyinit_io_write: 0x100079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h101079,32'h30);
phyinit_io_write: 0x101079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h102079,32'h30);
phyinit_io_write: 0x102079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h103079,32'h30);
phyinit_io_write: 0x103079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h104079,32'h30);
phyinit_io_write: 0x104079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h105079,32'h30);
phyinit_io_write: 0x105079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h107079,32'h30);
phyinit_io_write: 0x107079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h108079,32'h30);
phyinit_io_write: 0x108079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h109079,32'h30);
phyinit_io_write: 0x109079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h10a079,32'h30);
phyinit_io_write: 0x10a079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h10b079,32'h30);
phyinit_io_write: 0x10b079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h10c079,32'h30);
phyinit_io_write: 0x10c079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h1e001c,32'h3);
phyinit_io_write: 0x1e001c, 0x3
dwc_ddrphy_apb_wr(32'h1e101c,32'h3);
phyinit_io_write: 0x1e101c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h1e201c,32'h3);
phyinit_io_write: 0x1e201c, 0x3
dwc_ddrphy_apb_wr(32'h1e301c,32'h3);
phyinit_io_write: 0x1e301c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h1e401c,32'h3);
phyinit_io_write: 0x1e401c, 0x3
dwc_ddrphy_apb_wr(32'h1e501c,32'h3);
phyinit_io_write: 0x1e501c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h1e601c,32'h3);
phyinit_io_write: 0x1e601c, 0x3
dwc_ddrphy_apb_wr(32'h1e701c,32'h3);
phyinit_io_write: 0x1e701c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10006d,32'h3);
phyinit_io_write: 0x10006d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10106d,32'h3);
phyinit_io_write: 0x10106d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10206d,32'h3);
phyinit_io_write: 0x10206d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10306d,32'h3);
phyinit_io_write: 0x10306d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h10406d,32'hf8);
phyinit_io_write: 0x10406d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10506d,32'h3);
phyinit_io_write: 0x10506d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10706d,32'h3);
phyinit_io_write: 0x10706d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10806d,32'h3);
phyinit_io_write: 0x10806d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10906d,32'h3);
phyinit_io_write: 0x10906d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10a06d,32'h3);
phyinit_io_write: 0x10a06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h10b06d,32'hf8);
phyinit_io_write: 0x10b06d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h10c06d,32'h3);
phyinit_io_write: 0x10c06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming HMDBYTE RxDQSCtrl::RxDiffSeCtrl to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming HMDBYTE RxDQSCtrl::RxDQSDiffSeVrefDACEn to 0x0
dwc_ddrphy_apb_wr(32'h1e003e,32'h0);
phyinit_io_write: 0x1e003e, 0x0
dwc_ddrphy_apb_wr(32'h1e103e,32'h0);
phyinit_io_write: 0x1e103e, 0x0
dwc_ddrphy_apb_wr(32'h1e203e,32'h0);
phyinit_io_write: 0x1e203e, 0x0
dwc_ddrphy_apb_wr(32'h1e303e,32'h0);
phyinit_io_write: 0x1e303e, 0x0
dwc_ddrphy_apb_wr(32'h1e403e,32'h0);
phyinit_io_write: 0x1e403e, 0x0
dwc_ddrphy_apb_wr(32'h1e503e,32'h0);
phyinit_io_write: 0x1e503e, 0x0
dwc_ddrphy_apb_wr(32'h1e603e,32'h0);
phyinit_io_write: 0x1e603e, 0x0
dwc_ddrphy_apb_wr(32'h1e703e,32'h0);
phyinit_io_write: 0x1e703e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming WriteLinkEcc to 0
dwc_ddrphy_apb_wr(32'h110001,32'h0);
phyinit_io_write: 0x110001, 0x0
dwc_ddrphy_apb_wr(32'h111001,32'h0);
phyinit_io_write: 0x111001, 0x0
dwc_ddrphy_apb_wr(32'h112001,32'h0);
phyinit_io_write: 0x112001, 0x0
dwc_ddrphy_apb_wr(32'h113001,32'h0);
phyinit_io_write: 0x113001, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x5
dwc_ddrphy_apb_wr(32'h170040,32'h5a);
phyinit_io_write: 0x170040, 0x5a
dwc_ddrphy_apb_wr(32'h170041,32'hf);
phyinit_io_write: 0x170041, 0xf
dwc_ddrphy_apb_wr(32'h1100a5,32'h1);
phyinit_io_write: 0x1100a5, 0x1
dwc_ddrphy_apb_wr(32'h1110a5,32'h1);
phyinit_io_write: 0x1110a5, 0x1
dwc_ddrphy_apb_wr(32'h1120a5,32'h1);
phyinit_io_write: 0x1120a5, 0x1
dwc_ddrphy_apb_wr(32'h1130a5,32'h1);
phyinit_io_write: 0x1130a5, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming RxReplicaRangeVal 0x3232
dwc_ddrphy_apb_wr(32'h110209,32'h3232);
phyinit_io_write: 0x110209, 0x3232
dwc_ddrphy_apb_wr(32'h111209,32'h3232);
phyinit_io_write: 0x111209, 0x3232
dwc_ddrphy_apb_wr(32'h112209,32'h3232);
phyinit_io_write: 0x112209, 0x3232
dwc_ddrphy_apb_wr(32'h113209,32'h3232);
phyinit_io_write: 0x113209, 0x3232
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming RxReplicaCtl04 0x6
dwc_ddrphy_apb_wr(32'h11020f,32'h6);
phyinit_io_write: 0x11020f, 0x6
dwc_ddrphy_apb_wr(32'h11120f,32'h6);
phyinit_io_write: 0x11120f, 0x6
dwc_ddrphy_apb_wr(32'h11220f,32'h6);
phyinit_io_write: 0x11220f, 0x6
dwc_ddrphy_apb_wr(32'h11320f,32'h6);
phyinit_io_write: 0x11320f, 0x6
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxOutPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxInPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AlertNPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AcInPipeEn]=0x0 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h120005,32'h0);
phyinit_io_write: 0x120005, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE0.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h110008,32'h1);
phyinit_io_write: 0x110008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE1.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h111008,32'h1);
phyinit_io_write: 0x111008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE2.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h112008,32'h1);
phyinit_io_write: 0x112008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE3.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h113008,32'h1);
phyinit_io_write: 0x113008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, NumDxOutPipeEn=0, NumDxInPipeEn=0, NumAlertNPipeEn=0, NumAcInPipeEn=0, NumMiscPipeEn=0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpDataAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpCtrlAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[CtrlUpdAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, DfiFreq=800MHz, Programming DfiHandshakeDelays[PhyUpdReqDelay]=0x2 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h17006b,32'h222);
phyinit_io_write: 0x17006b, 0x222
dwc_ddrphy_apb_wr(32'h170066,32'h20);
phyinit_io_write: 0x170066, 0x20
dwc_ddrphy_apb_wr(32'h1700eb,32'h222);
phyinit_io_write: 0x1700eb, 0x222
dwc_ddrphy_apb_wr(32'h1700e6,32'h20);
phyinit_io_write: 0x1700e6, 0x20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Enhanced DVFSC Disabled, DVFSC Disabled, DataRateMbps = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoWidth to 0x10, ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiWidth to 0x10, ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckWriteTogglePulse::ACSMWckWriteToggleWidth to 0x4, ACSMWckWriteTogglePulse::ACSMWckWriteToggleDelay to 0x1c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleWidth to 0x1b, ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleDelay to 0x20
dwc_ddrphy_apb_wr(32'h170135,32'h100c);
phyinit_io_write: 0x170135, 0x100c
dwc_ddrphy_apb_wr(32'h170136,32'h100c);
phyinit_io_write: 0x170136, 0x100c
dwc_ddrphy_apb_wr(32'h170137,32'h41c);
phyinit_io_write: 0x170137, 0x41c
dwc_ddrphy_apb_wr(32'h170138,32'h1b20);
phyinit_io_write: 0x170138, 0x1b20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoWidth to 0x10, ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiWidth to 0x10, ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckReadTogglePulse::ACSMWckReadToggleWidth to 0x4, ACSMWckReadTogglePulse::ACSMWckReadToggleDelay to 0x28
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleWidth to 0x2f, ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleDelay to 0x2c
dwc_ddrphy_apb_wr(32'h170139,32'h1018);
phyinit_io_write: 0x170139, 0x1018
dwc_ddrphy_apb_wr(32'h17013a,32'h1018);
phyinit_io_write: 0x17013a, 0x1018
dwc_ddrphy_apb_wr(32'h17013b,32'h428);
phyinit_io_write: 0x17013b, 0x428
dwc_ddrphy_apb_wr(32'h17013c,32'h2f2c);
phyinit_io_write: 0x17013c, 0x2f2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoWidth to 0x10, ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiWidth to 0x10, ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckFreqTogglePulse::ACSMWckFreqToggleWidth to 0x4, ACSMWckFreqTogglePulse::ACSMWckFreqToggleDelay to 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleWidth to 0x13, ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleDelay to 0x18
dwc_ddrphy_apb_wr(32'h17013d,32'h1004);
phyinit_io_write: 0x17013d, 0x1004
dwc_ddrphy_apb_wr(32'h17013e,32'h1004);
phyinit_io_write: 0x17013e, 0x1004
dwc_ddrphy_apb_wr(32'h17013f,32'h414);
phyinit_io_write: 0x17013f, 0x414
dwc_ddrphy_apb_wr(32'h170140,32'h1318);
phyinit_io_write: 0x170140, 0x1318
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMRxEnPulse::ACSMRxEnDelay to 0x37, ACSMRxEnPulse::ACSMRxEnWidth to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMRxValPulse::ACSMRxValDelay to 0x37, ACSMRxValPulse::ACSMRxValWidth to 0x8
dwc_ddrphy_apb_wr(32'h17012c,32'h837);
phyinit_io_write: 0x17012c, 0x837
dwc_ddrphy_apb_wr(32'h17012d,32'h837);
phyinit_io_write: 0x17012d, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMRdcsPulse::ACSMRdcsDelay to 0x37, ACSMRdcsPulse::ACSMRdcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h170130,32'h837);
phyinit_io_write: 0x170130, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMTxEnPulse::ACSMTxEnDelay to 0x1f, ACSMTxEnPulse::ACSMTxEnWidth to 0x8
dwc_ddrphy_apb_wr(32'h17012e,32'h81f);
phyinit_io_write: 0x17012e, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming ACSMWrcsPulse::ACSMWrcsDelay to 0x1f, ACSMWrcsPulse::ACSMWrcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h17012f,32'h81f);
phyinit_io_write: 0x17012f, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming AcPipeEn AC0 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h130008,32'h0);
phyinit_io_write: 0x130008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, Programming AcPipeEn AC1 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h131008,32'h0);
phyinit_io_write: 0x131008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h1e0013,32'h0);
phyinit_io_write: 0x1e0013, 0x0
dwc_ddrphy_apb_wr(32'h1e1013,32'h0);
phyinit_io_write: 0x1e1013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h1e2013,32'h0);
phyinit_io_write: 0x1e2013, 0x0
dwc_ddrphy_apb_wr(32'h1e3013,32'h0);
phyinit_io_write: 0x1e3013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h1e4013,32'h0);
phyinit_io_write: 0x1e4013, 0x0
dwc_ddrphy_apb_wr(32'h1e5013,32'h0);
phyinit_io_write: 0x1e5013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h1e6013,32'h0);
phyinit_io_write: 0x1e6013, 0x0
dwc_ddrphy_apb_wr(32'h1e7013,32'h0);
phyinit_io_write: 0x1e7013, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC0 Instance0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1005e3,32'h4);
phyinit_io_write: 0x1005e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC1 Instance1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1015e3,32'h4);
phyinit_io_write: 0x1015e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC2 Instance2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1025e3,32'h4);
phyinit_io_write: 0x1025e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC3 Instance3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1035e3,32'h4);
phyinit_io_write: 0x1035e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC4 Instance4 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1045e3,32'h4);
phyinit_io_write: 0x1045e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC5 Instance5 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1055e3,32'h4);
phyinit_io_write: 0x1055e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC0 Instance7 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1075e3,32'h4);
phyinit_io_write: 0x1075e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC1 Instance8 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1085e3,32'h4);
phyinit_io_write: 0x1085e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC2 Instance9 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1095e3,32'h4);
phyinit_io_write: 0x1095e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC3 Instance10 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h10a5e3,32'h4);
phyinit_io_write: 0x10a5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC4 Instance11 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h10b5e3,32'h4);
phyinit_io_write: 0x10b5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC5 Instance12 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h10c5e3,32'h4);
phyinit_io_write: 0x10c5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1e05e3,32'h4);
phyinit_io_write: 0x1e05e3, 0x4
dwc_ddrphy_apb_wr(32'h1e15e3,32'h4);
phyinit_io_write: 0x1e15e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1e25e3,32'h4);
phyinit_io_write: 0x1e25e3, 0x4
dwc_ddrphy_apb_wr(32'h1e35e3,32'h4);
phyinit_io_write: 0x1e35e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1e45e3,32'h4);
phyinit_io_write: 0x1e45e3, 0x4
dwc_ddrphy_apb_wr(32'h1e55e3,32'h4);
phyinit_io_write: 0x1e55e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h1e65e3,32'h4);
phyinit_io_write: 0x1e65e3, 0x4
dwc_ddrphy_apb_wr(32'h1e75e3,32'h4);
phyinit_io_write: 0x1e75e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC0 Instance0 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10050a,32'h0);
phyinit_io_write: 0x10050a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC1 Instance1 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10150a,32'h0);
phyinit_io_write: 0x10150a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC2 Instance2 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10250a,32'h0);
phyinit_io_write: 0x10250a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC3 Instance3 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10350a,32'h0);
phyinit_io_write: 0x10350a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC4 Instance4 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10450a,32'h0);
phyinit_io_write: 0x10450a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC5 Instance5 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10550a,32'h0);
phyinit_io_write: 0x10550a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC0 Instance7 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10750a,32'h0);
phyinit_io_write: 0x10750a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC1 Instance8 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10850a,32'h0);
phyinit_io_write: 0x10850a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC2 Instance9 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10950a,32'h0);
phyinit_io_write: 0x10950a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC3 Instance10 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10a50a,32'h0);
phyinit_io_write: 0x10a50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC4 Instance11 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10b50a,32'h0);
phyinit_io_write: 0x10b50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC5 Instance12 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h10c50a,32'h0);
phyinit_io_write: 0x10c50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE0 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h11080b,32'h0);
phyinit_io_write: 0x11080b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE1 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h11180b,32'h0);
phyinit_io_write: 0x11180b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE2 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h11280b,32'h0);
phyinit_io_write: 0x11280b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE3 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h11380b,32'h0);
phyinit_io_write: 0x11380b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming PclkDCAStaticCtr0AC to 0x106a
dwc_ddrphy_apb_wr(32'h130803,32'h106a);
phyinit_io_write: 0x130803, 0x106a
dwc_ddrphy_apb_wr(32'h131803,32'h106a);
phyinit_io_write: 0x131803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming PclkDCAStaticCtr0DB to 0x106a
dwc_ddrphy_apb_wr(32'h110803,32'h106a);
phyinit_io_write: 0x110803, 0x106a
dwc_ddrphy_apb_wr(32'h111803,32'h106a);
phyinit_io_write: 0x111803, 0x106a
dwc_ddrphy_apb_wr(32'h112803,32'h106a);
phyinit_io_write: 0x112803, 0x106a
dwc_ddrphy_apb_wr(32'h113803,32'h106a);
phyinit_io_write: 0x113803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC0 Instance0 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h100503,32'h1f);
phyinit_io_write: 0x100503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC1 Instance1 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h101503,32'h1f);
phyinit_io_write: 0x101503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC2 Instance2 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h102503,32'h1f);
phyinit_io_write: 0x102503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC3 Instance3 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h103503,32'h1f);
phyinit_io_write: 0x103503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC4 Instance4 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h104503,32'h1f);
phyinit_io_write: 0x104503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC5 Instance5 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h105503,32'h1f);
phyinit_io_write: 0x105503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC0 Instance7 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h107503,32'h1f);
phyinit_io_write: 0x107503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC1 Instance8 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h108503,32'h1f);
phyinit_io_write: 0x108503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC2 Instance9 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h109503,32'h1f);
phyinit_io_write: 0x109503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC3 Instance10 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h10a503,32'h1f);
phyinit_io_write: 0x10a503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC4 Instance11 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h10b503,32'h1f);
phyinit_io_write: 0x10b503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC5 Instance12 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h10c503,32'h1f);
phyinit_io_write: 0x10c503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming PclkDCAStaticCtrl1DB to 0x1f
dwc_ddrphy_apb_wr(32'h110c03,32'h1f);
phyinit_io_write: 0x110c03, 0x1f
dwc_ddrphy_apb_wr(32'h111c03,32'h1f);
phyinit_io_write: 0x111c03, 0x1f
dwc_ddrphy_apb_wr(32'h112c03,32'h1f);
phyinit_io_write: 0x112c03, 0x1f
dwc_ddrphy_apb_wr(32'h113c03,32'h1f);
phyinit_io_write: 0x113c03, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC0 Instance0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h100110,32'h1f);
phyinit_io_write: 0x100110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC1 Instance1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h101110,32'h1f);
phyinit_io_write: 0x101110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC2 Instance2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h102110,32'h1f);
phyinit_io_write: 0x102110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC3 Instance3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h103110,32'h1f);
phyinit_io_write: 0x103110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC4 Instance4 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h104110,32'h1f);
phyinit_io_write: 0x104110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX0 HMAC5 Instance5 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h105110,32'h1f);
phyinit_io_write: 0x105110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC0 Instance7 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h107110,32'h1f);
phyinit_io_write: 0x107110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC1 Instance8 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h108110,32'h1f);
phyinit_io_write: 0x108110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC2 Instance9 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h109110,32'h1f);
phyinit_io_write: 0x109110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC3 Instance10 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h10a110,32'h1f);
phyinit_io_write: 0x10a110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC4 Instance11 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h10b110,32'h1f);
phyinit_io_write: 0x10b110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming ACX1 HMAC5 Instance12 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h10c110,32'h1f);
phyinit_io_write: 0x10c110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h1e0110,32'h1f);
phyinit_io_write: 0x1e0110, 0x1f
dwc_ddrphy_apb_wr(32'h1e1110,32'h1f);
phyinit_io_write: 0x1e1110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h1e2110,32'h1f);
phyinit_io_write: 0x1e2110, 0x1f
dwc_ddrphy_apb_wr(32'h1e3110,32'h1f);
phyinit_io_write: 0x1e3110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h1e4110,32'h1f);
phyinit_io_write: 0x1e4110, 0x1f
dwc_ddrphy_apb_wr(32'h1e5110,32'h1f);
phyinit_io_write: 0x1e5110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming HMDBYTE3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h1e6110,32'h1f);
phyinit_io_write: 0x1e6110, 0x1f
dwc_ddrphy_apb_wr(32'h1e7110,32'h1f);
phyinit_io_write: 0x1e7110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming Seq0BDLY8 to 19
[dwc_ddrphy_phyinit_programPclkDca] Pstate=1, Programming Seq0BDLY9 to 64
dwc_ddrphy_apb_wr(32'h1908e8,32'h13);
phyinit_io_write: 0x1908e8, 0x13
dwc_ddrphy_apb_wr(32'h1908e9,32'h40);
phyinit_io_write: 0x1908e9, 0x40
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Programming HMDBYTE RxDFECtrlDq to 0x0
dwc_ddrphy_apb_wr(32'h1e0002,32'h0);
phyinit_io_write: 0x1e0002, 0x0
dwc_ddrphy_apb_wr(32'h1e1002,32'h0);
phyinit_io_write: 0x1e1002, 0x0
dwc_ddrphy_apb_wr(32'h1e2002,32'h0);
phyinit_io_write: 0x1e2002, 0x0
dwc_ddrphy_apb_wr(32'h1e3002,32'h0);
phyinit_io_write: 0x1e3002, 0x0
dwc_ddrphy_apb_wr(32'h1e4002,32'h0);
phyinit_io_write: 0x1e4002, 0x0
dwc_ddrphy_apb_wr(32'h1e5002,32'h0);
phyinit_io_write: 0x1e5002, 0x0
dwc_ddrphy_apb_wr(32'h1e6002,32'h0);
phyinit_io_write: 0x1e6002, 0x0
dwc_ddrphy_apb_wr(32'h1e7002,32'h0);
phyinit_io_write: 0x1e7002, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming InhibitRxRdPtrInit*
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=1, Memclk=800MHz, freqThreshold=200MHz, NoRDQS=0 Programming InhibitTxRdPtrInit::DisableRxEnDlyLoad to 0x0, InhibitTxRdPtrInit::DisableTxDqDly to 0x0
dwc_ddrphy_apb_wr(32'h11010b,32'h0);
phyinit_io_write: 0x11010b, 0x0
dwc_ddrphy_apb_wr(32'h11110b,32'h0);
phyinit_io_write: 0x11110b, 0x0
dwc_ddrphy_apb_wr(32'h11210b,32'h0);
phyinit_io_write: 0x11210b, 0x0
dwc_ddrphy_apb_wr(32'h11310b,32'h0);
phyinit_io_write: 0x11310b, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming AC Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h100063,32'h68);
phyinit_io_write: 0x100063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h101063,32'h68);
phyinit_io_write: 0x101063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h102063,32'h68);
phyinit_io_write: 0x102063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h103063,32'h68);
phyinit_io_write: 0x103063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h104063,32'h68);
phyinit_io_write: 0x104063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h105063,32'h68);
phyinit_io_write: 0x105063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h107063,32'h68);
phyinit_io_write: 0x107063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h108063,32'h68);
phyinit_io_write: 0x108063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h109063,32'h68);
phyinit_io_write: 0x109063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10a063,32'h68);
phyinit_io_write: 0x10a063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10b063,32'h68);
phyinit_io_write: 0x10b063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10c063,32'h68);
phyinit_io_write: 0x10c063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR10 to HMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h19080a,32'h268);
phyinit_io_write: 0x19080a, 0x268
dwc_ddrphy_apb_wr(32'h19080b,32'h68);
phyinit_io_write: 0x19080b, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR21 to ACHMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h190815,32'h268);
phyinit_io_write: 0x190815, 0x268
dwc_ddrphy_apb_wr(32'h190816,32'h68);
phyinit_io_write: 0x190816, 0x68
dwc_ddrphy_apb_wr(32'h1e0063,32'h68);
phyinit_io_write: 0x1e0063, 0x68
dwc_ddrphy_apb_wr(32'h1e0064,32'h68);
phyinit_io_write: 0x1e0064, 0x68
dwc_ddrphy_apb_wr(32'h1e0087,32'h68);
phyinit_io_write: 0x1e0087, 0x68
dwc_ddrphy_apb_wr(32'h1e1063,32'h68);
phyinit_io_write: 0x1e1063, 0x68
dwc_ddrphy_apb_wr(32'h1e1064,32'h68);
phyinit_io_write: 0x1e1064, 0x68
dwc_ddrphy_apb_wr(32'h1e1087,32'h68);
phyinit_io_write: 0x1e1087, 0x68
dwc_ddrphy_apb_wr(32'h1e2063,32'h68);
phyinit_io_write: 0x1e2063, 0x68
dwc_ddrphy_apb_wr(32'h1e2064,32'h68);
phyinit_io_write: 0x1e2064, 0x68
dwc_ddrphy_apb_wr(32'h1e2087,32'h68);
phyinit_io_write: 0x1e2087, 0x68
dwc_ddrphy_apb_wr(32'h1e3063,32'h68);
phyinit_io_write: 0x1e3063, 0x68
dwc_ddrphy_apb_wr(32'h1e3064,32'h68);
phyinit_io_write: 0x1e3064, 0x68
dwc_ddrphy_apb_wr(32'h1e3087,32'h68);
phyinit_io_write: 0x1e3087, 0x68
dwc_ddrphy_apb_wr(32'h1e4063,32'h68);
phyinit_io_write: 0x1e4063, 0x68
dwc_ddrphy_apb_wr(32'h1e4064,32'h68);
phyinit_io_write: 0x1e4064, 0x68
dwc_ddrphy_apb_wr(32'h1e4087,32'h68);
phyinit_io_write: 0x1e4087, 0x68
dwc_ddrphy_apb_wr(32'h1e5063,32'h68);
phyinit_io_write: 0x1e5063, 0x68
dwc_ddrphy_apb_wr(32'h1e5064,32'h68);
phyinit_io_write: 0x1e5064, 0x68
dwc_ddrphy_apb_wr(32'h1e5087,32'h68);
phyinit_io_write: 0x1e5087, 0x68
dwc_ddrphy_apb_wr(32'h1e6063,32'h68);
phyinit_io_write: 0x1e6063, 0x68
dwc_ddrphy_apb_wr(32'h1e6064,32'h68);
phyinit_io_write: 0x1e6064, 0x68
dwc_ddrphy_apb_wr(32'h1e6087,32'h68);
phyinit_io_write: 0x1e6087, 0x68
dwc_ddrphy_apb_wr(32'h1e7063,32'h68);
phyinit_io_write: 0x1e7063, 0x68
dwc_ddrphy_apb_wr(32'h1e7064,32'h68);
phyinit_io_write: 0x1e7064, 0x68
dwc_ddrphy_apb_wr(32'h1e7087,32'h68);
phyinit_io_write: 0x1e7087, 0x68
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming UcclkHclkEnables to 0x7
dwc_ddrphy_apb_wr(32'hc0080,32'h7);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming RxDQSSeVrefDAC0 to 0x80
dwc_ddrphy_apb_wr(32'h1e003c,32'h80);
phyinit_io_write: 0x1e003c, 0x80
dwc_ddrphy_apb_wr(32'h1e103c,32'h80);
phyinit_io_write: 0x1e103c, 0x80
dwc_ddrphy_apb_wr(32'h1e203c,32'h80);
phyinit_io_write: 0x1e203c, 0x80
dwc_ddrphy_apb_wr(32'h1e303c,32'h80);
phyinit_io_write: 0x1e303c, 0x80
dwc_ddrphy_apb_wr(32'h1e403c,32'h80);
phyinit_io_write: 0x1e403c, 0x80
dwc_ddrphy_apb_wr(32'h1e503c,32'h80);
phyinit_io_write: 0x1e503c, 0x80
dwc_ddrphy_apb_wr(32'h1e603c,32'h80);
phyinit_io_write: 0x1e603c, 0x80
dwc_ddrphy_apb_wr(32'h1e703c,32'h80);
phyinit_io_write: 0x1e703c, 0x80
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 1 Seq0BGPR23 to 0x53, NumMemClk_tRFCab=328.0, NumMemClk_7p5ns=6.0, NumMemClk_tXSR=334.0
dwc_ddrphy_apb_wr(32'h190817,32'h53);
phyinit_io_write: 0x190817, 0x53
dwc_ddrphy_apb_wr(32'h190818,32'h0);
phyinit_io_write: 0x190818, 0x0
dwc_ddrphy_apb_wr(32'h190819,32'h0);
phyinit_io_write: 0x190819, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 1 AC0 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h1300eb,32'h0);
phyinit_io_write: 0x1300eb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 1 AC1 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h1310eb,32'h0);
phyinit_io_write: 0x1310eb, 0x0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] End of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), Pstate=1


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPreTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_progCsrSkipTrain] Start of dwc_ddrphy_phyinit_progCsrSkipTrain()
[dwc_ddrphy_phyinit_progCsrSkipTrain] Programming CPllCtrl3::PllForceCal to 0x1
[dwc_ddrphy_phyinit_progCsrSkipTrain] Programming CPllCtrl3::PllMaxRange to 0x1f
[dwc_ddrphy_phyinit_progCsrSkipTrain] Programming CPllCtrl3::PllEnCal to 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrain] Programming CPllCtrl3 to 0x3f0
dwc_ddrphy_apb_wr(32'h60006,32'h3f0);
phyinit_io_write: 0x60006, 0x3f0
[dwc_ddrphy_phyinit_progCsrSkipTrain] RxReplica Programming RxReplicaUICalWait to 0x9c
dwc_ddrphy_apb_wr(32'h100d9,32'h9c);
phyinit_io_write: 0x100d9, 0x9c
dwc_ddrphy_apb_wr(32'h110d9,32'h9c);
phyinit_io_write: 0x110d9, 0x9c
dwc_ddrphy_apb_wr(32'h120d9,32'h9c);
phyinit_io_write: 0x120d9, 0x9c
dwc_ddrphy_apb_wr(32'h130d9,32'h9c);
phyinit_io_write: 0x130d9, 0x9c
[dwc_ddrphy_phyinit_progCsrSkipTrain] Programming RxClkCntl1 to 0x1
dwc_ddrphy_apb_wr(32'h10027,32'h1);
phyinit_io_write: 0x10027, 0x1
dwc_ddrphy_apb_wr(32'h11027,32'h1);
phyinit_io_write: 0x11027, 0x1
dwc_ddrphy_apb_wr(32'h12027,32'h1);
phyinit_io_write: 0x12027, 0x1
dwc_ddrphy_apb_wr(32'h13027,32'h1);
phyinit_io_write: 0x13027, 0x1
 [dwc_ddrphy_phyinit_programMemResetL] Programming MemResetL AC 0to 0x3
dwc_ddrphy_apb_wr(32'h30022,32'h3);
phyinit_io_write: 0x30022, 0x3
 [dwc_ddrphy_phyinit_programMemResetL] Programming MemResetL AC 1to 0x3
dwc_ddrphy_apb_wr(32'h31022,32'h3);
phyinit_io_write: 0x31022, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrain] End of dwc_ddrphy_phyinit_progCsrSkipTrain()


/**
//
// Training firmware is *NOT* executed. This function replaces these steps
// in the PHY Initialization sequence:
//
//  (E) Set the PHY input clocks to the desired frequency
//  (F) Write the Message Block parameters for the training firmware
//  (G) Execute the Training Firmware
//  (H) Read the Message Block results
//
/**


[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Start of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] NumRank_total = 2
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] UIps = 156.250000, StepsPerUI = 64, FineStepsPs = 2.441406
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming ACXTxDly to 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming CKXTxDly to 0x40
dwc_ddrphy_apb_wr(32'h1300d9,32'h40);
phyinit_io_write: 0x1300d9, 0x40
dwc_ddrphy_apb_wr(32'h1300d8,32'h40);
phyinit_io_write: 0x1300d8, 0x40
dwc_ddrphy_apb_wr(32'h1301d8,32'h40);
phyinit_io_write: 0x1301d8, 0x40
dwc_ddrphy_apb_wr(32'h1302d8,32'h40);
phyinit_io_write: 0x1302d8, 0x40
dwc_ddrphy_apb_wr(32'h1303d8,32'h40);
phyinit_io_write: 0x1303d8, 0x40
dwc_ddrphy_apb_wr(32'h1304d8,32'h40);
phyinit_io_write: 0x1304d8, 0x40
dwc_ddrphy_apb_wr(32'h1305d8,32'h40);
phyinit_io_write: 0x1305d8, 0x40
dwc_ddrphy_apb_wr(32'h1306d8,32'h40);
phyinit_io_write: 0x1306d8, 0x40
dwc_ddrphy_apb_wr(32'h1308d8,32'h40);
phyinit_io_write: 0x1308d8, 0x40
dwc_ddrphy_apb_wr(32'h1309d8,32'h40);
phyinit_io_write: 0x1309d8, 0x40
dwc_ddrphy_apb_wr(32'h1310d9,32'h40);
phyinit_io_write: 0x1310d9, 0x40
dwc_ddrphy_apb_wr(32'h1310d8,32'h40);
phyinit_io_write: 0x1310d8, 0x40
dwc_ddrphy_apb_wr(32'h1311d8,32'h40);
phyinit_io_write: 0x1311d8, 0x40
dwc_ddrphy_apb_wr(32'h1312d8,32'h40);
phyinit_io_write: 0x1312d8, 0x40
dwc_ddrphy_apb_wr(32'h1313d8,32'h40);
phyinit_io_write: 0x1313d8, 0x40
dwc_ddrphy_apb_wr(32'h1314d8,32'h40);
phyinit_io_write: 0x1314d8, 0x40
dwc_ddrphy_apb_wr(32'h1315d8,32'h40);
phyinit_io_write: 0x1315d8, 0x40
dwc_ddrphy_apb_wr(32'h1316d8,32'h40);
phyinit_io_write: 0x1316d8, 0x40
dwc_ddrphy_apb_wr(32'h1318d8,32'h40);
phyinit_io_write: 0x1318d8, 0x40
dwc_ddrphy_apb_wr(32'h1319d8,32'h40);
phyinit_io_write: 0x1319d8, 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DRAM protocol = LPDDR5
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFI ratio = 1:4
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] CK freq (MHz) = 800
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tCK (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DQ UI (ps) = 156.250000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DfiClk period (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_Rx_Fifo_Dly (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlTxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlRxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PllBypass = 0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal = 3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal_Dly (ps) = 628
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tWCK2DQO (ps) = 1000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_tDQS2DQ (ps) = 285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Read Drift (ps) = 1285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Fixed offset (DfiClk) = 2.000000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL margin (DfiClk) = 1
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (ps) = 3339
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (DfiClk) = 6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming HwtMRL to 0x6
dwc_ddrphy_apb_wr(32'h110000,32'h6);
phyinit_io_write: 0x110000, 0x6
dwc_ddrphy_apb_wr(32'h111000,32'h6);
phyinit_io_write: 0x111000, 0x6
dwc_ddrphy_apb_wr(32'h112000,32'h6);
phyinit_io_write: 0x112000, 0x6
dwc_ddrphy_apb_wr(32'h113000,32'h6);
phyinit_io_write: 0x113000, 0x6
dwc_ddrphy_apb_wr(32'h17000d,32'h6);
phyinit_io_write: 0x17000d, 0x6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming TxWckDlyTg0/Tg1 to 0x200
dwc_ddrphy_apb_wr(32'h11002a,32'h200);
phyinit_io_write: 0x11002a, 0x200
dwc_ddrphy_apb_wr(32'h11002b,32'h200);
phyinit_io_write: 0x11002b, 0x200
dwc_ddrphy_apb_wr(32'h11102a,32'h200);
phyinit_io_write: 0x11102a, 0x200
dwc_ddrphy_apb_wr(32'h11102b,32'h200);
phyinit_io_write: 0x11102b, 0x200
dwc_ddrphy_apb_wr(32'h11202a,32'h200);
phyinit_io_write: 0x11202a, 0x200
dwc_ddrphy_apb_wr(32'h11202b,32'h200);
phyinit_io_write: 0x11202b, 0x200
dwc_ddrphy_apb_wr(32'h11302a,32'h200);
phyinit_io_write: 0x11302a, 0x200
dwc_ddrphy_apb_wr(32'h11302b,32'h200);
phyinit_io_write: 0x11302b, 0x200
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming TxDqsDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h110028,32'hed);
phyinit_io_write: 0x110028, 0xed
dwc_ddrphy_apb_wr(32'h110029,32'hed);
phyinit_io_write: 0x110029, 0xed
dwc_ddrphy_apb_wr(32'h111028,32'hed);
phyinit_io_write: 0x111028, 0xed
dwc_ddrphy_apb_wr(32'h111029,32'hed);
phyinit_io_write: 0x111029, 0xed
dwc_ddrphy_apb_wr(32'h112028,32'hed);
phyinit_io_write: 0x112028, 0xed
dwc_ddrphy_apb_wr(32'h112029,32'hed);
phyinit_io_write: 0x112029, 0xed
dwc_ddrphy_apb_wr(32'h113028,32'hed);
phyinit_io_write: 0x113028, 0xed
dwc_ddrphy_apb_wr(32'h113029,32'hed);
phyinit_io_write: 0x113029, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming TxDqDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h11007a,32'hed);
phyinit_io_write: 0x11007a, 0xed
dwc_ddrphy_apb_wr(32'h11007b,32'hed);
phyinit_io_write: 0x11007b, 0xed
dwc_ddrphy_apb_wr(32'h11017a,32'hed);
phyinit_io_write: 0x11017a, 0xed
dwc_ddrphy_apb_wr(32'h11017b,32'hed);
phyinit_io_write: 0x11017b, 0xed
dwc_ddrphy_apb_wr(32'h11027a,32'hed);
phyinit_io_write: 0x11027a, 0xed
dwc_ddrphy_apb_wr(32'h11027b,32'hed);
phyinit_io_write: 0x11027b, 0xed
dwc_ddrphy_apb_wr(32'h11037a,32'hed);
phyinit_io_write: 0x11037a, 0xed
dwc_ddrphy_apb_wr(32'h11037b,32'hed);
phyinit_io_write: 0x11037b, 0xed
dwc_ddrphy_apb_wr(32'h11047a,32'hed);
phyinit_io_write: 0x11047a, 0xed
dwc_ddrphy_apb_wr(32'h11047b,32'hed);
phyinit_io_write: 0x11047b, 0xed
dwc_ddrphy_apb_wr(32'h11057a,32'hed);
phyinit_io_write: 0x11057a, 0xed
dwc_ddrphy_apb_wr(32'h11057b,32'hed);
phyinit_io_write: 0x11057b, 0xed
dwc_ddrphy_apb_wr(32'h11067a,32'hed);
phyinit_io_write: 0x11067a, 0xed
dwc_ddrphy_apb_wr(32'h11067b,32'hed);
phyinit_io_write: 0x11067b, 0xed
dwc_ddrphy_apb_wr(32'h11077a,32'hed);
phyinit_io_write: 0x11077a, 0xed
dwc_ddrphy_apb_wr(32'h11077b,32'hed);
phyinit_io_write: 0x11077b, 0xed
dwc_ddrphy_apb_wr(32'h11087a,32'hed);
phyinit_io_write: 0x11087a, 0xed
dwc_ddrphy_apb_wr(32'h11087b,32'hed);
phyinit_io_write: 0x11087b, 0xed
dwc_ddrphy_apb_wr(32'h11107a,32'hed);
phyinit_io_write: 0x11107a, 0xed
dwc_ddrphy_apb_wr(32'h11107b,32'hed);
phyinit_io_write: 0x11107b, 0xed
dwc_ddrphy_apb_wr(32'h11117a,32'hed);
phyinit_io_write: 0x11117a, 0xed
dwc_ddrphy_apb_wr(32'h11117b,32'hed);
phyinit_io_write: 0x11117b, 0xed
dwc_ddrphy_apb_wr(32'h11127a,32'hed);
phyinit_io_write: 0x11127a, 0xed
dwc_ddrphy_apb_wr(32'h11127b,32'hed);
phyinit_io_write: 0x11127b, 0xed
dwc_ddrphy_apb_wr(32'h11137a,32'hed);
phyinit_io_write: 0x11137a, 0xed
dwc_ddrphy_apb_wr(32'h11137b,32'hed);
phyinit_io_write: 0x11137b, 0xed
dwc_ddrphy_apb_wr(32'h11147a,32'hed);
phyinit_io_write: 0x11147a, 0xed
dwc_ddrphy_apb_wr(32'h11147b,32'hed);
phyinit_io_write: 0x11147b, 0xed
dwc_ddrphy_apb_wr(32'h11157a,32'hed);
phyinit_io_write: 0x11157a, 0xed
dwc_ddrphy_apb_wr(32'h11157b,32'hed);
phyinit_io_write: 0x11157b, 0xed
dwc_ddrphy_apb_wr(32'h11167a,32'hed);
phyinit_io_write: 0x11167a, 0xed
dwc_ddrphy_apb_wr(32'h11167b,32'hed);
phyinit_io_write: 0x11167b, 0xed
dwc_ddrphy_apb_wr(32'h11177a,32'hed);
phyinit_io_write: 0x11177a, 0xed
dwc_ddrphy_apb_wr(32'h11177b,32'hed);
phyinit_io_write: 0x11177b, 0xed
dwc_ddrphy_apb_wr(32'h11187a,32'hed);
phyinit_io_write: 0x11187a, 0xed
dwc_ddrphy_apb_wr(32'h11187b,32'hed);
phyinit_io_write: 0x11187b, 0xed
dwc_ddrphy_apb_wr(32'h11207a,32'hed);
phyinit_io_write: 0x11207a, 0xed
dwc_ddrphy_apb_wr(32'h11207b,32'hed);
phyinit_io_write: 0x11207b, 0xed
dwc_ddrphy_apb_wr(32'h11217a,32'hed);
phyinit_io_write: 0x11217a, 0xed
dwc_ddrphy_apb_wr(32'h11217b,32'hed);
phyinit_io_write: 0x11217b, 0xed
dwc_ddrphy_apb_wr(32'h11227a,32'hed);
phyinit_io_write: 0x11227a, 0xed
dwc_ddrphy_apb_wr(32'h11227b,32'hed);
phyinit_io_write: 0x11227b, 0xed
dwc_ddrphy_apb_wr(32'h11237a,32'hed);
phyinit_io_write: 0x11237a, 0xed
dwc_ddrphy_apb_wr(32'h11237b,32'hed);
phyinit_io_write: 0x11237b, 0xed
dwc_ddrphy_apb_wr(32'h11247a,32'hed);
phyinit_io_write: 0x11247a, 0xed
dwc_ddrphy_apb_wr(32'h11247b,32'hed);
phyinit_io_write: 0x11247b, 0xed
dwc_ddrphy_apb_wr(32'h11257a,32'hed);
phyinit_io_write: 0x11257a, 0xed
dwc_ddrphy_apb_wr(32'h11257b,32'hed);
phyinit_io_write: 0x11257b, 0xed
dwc_ddrphy_apb_wr(32'h11267a,32'hed);
phyinit_io_write: 0x11267a, 0xed
dwc_ddrphy_apb_wr(32'h11267b,32'hed);
phyinit_io_write: 0x11267b, 0xed
dwc_ddrphy_apb_wr(32'h11277a,32'hed);
phyinit_io_write: 0x11277a, 0xed
dwc_ddrphy_apb_wr(32'h11277b,32'hed);
phyinit_io_write: 0x11277b, 0xed
dwc_ddrphy_apb_wr(32'h11287a,32'hed);
phyinit_io_write: 0x11287a, 0xed
dwc_ddrphy_apb_wr(32'h11287b,32'hed);
phyinit_io_write: 0x11287b, 0xed
dwc_ddrphy_apb_wr(32'h11307a,32'hed);
phyinit_io_write: 0x11307a, 0xed
dwc_ddrphy_apb_wr(32'h11307b,32'hed);
phyinit_io_write: 0x11307b, 0xed
dwc_ddrphy_apb_wr(32'h11317a,32'hed);
phyinit_io_write: 0x11317a, 0xed
dwc_ddrphy_apb_wr(32'h11317b,32'hed);
phyinit_io_write: 0x11317b, 0xed
dwc_ddrphy_apb_wr(32'h11327a,32'hed);
phyinit_io_write: 0x11327a, 0xed
dwc_ddrphy_apb_wr(32'h11327b,32'hed);
phyinit_io_write: 0x11327b, 0xed
dwc_ddrphy_apb_wr(32'h11337a,32'hed);
phyinit_io_write: 0x11337a, 0xed
dwc_ddrphy_apb_wr(32'h11337b,32'hed);
phyinit_io_write: 0x11337b, 0xed
dwc_ddrphy_apb_wr(32'h11347a,32'hed);
phyinit_io_write: 0x11347a, 0xed
dwc_ddrphy_apb_wr(32'h11347b,32'hed);
phyinit_io_write: 0x11347b, 0xed
dwc_ddrphy_apb_wr(32'h11357a,32'hed);
phyinit_io_write: 0x11357a, 0xed
dwc_ddrphy_apb_wr(32'h11357b,32'hed);
phyinit_io_write: 0x11357b, 0xed
dwc_ddrphy_apb_wr(32'h11367a,32'hed);
phyinit_io_write: 0x11367a, 0xed
dwc_ddrphy_apb_wr(32'h11367b,32'hed);
phyinit_io_write: 0x11367b, 0xed
dwc_ddrphy_apb_wr(32'h11377a,32'hed);
phyinit_io_write: 0x11377a, 0xed
dwc_ddrphy_apb_wr(32'h11377b,32'hed);
phyinit_io_write: 0x11377b, 0xed
dwc_ddrphy_apb_wr(32'h11387a,32'hed);
phyinit_io_write: 0x11387a, 0xed
dwc_ddrphy_apb_wr(32'h11387b,32'hed);
phyinit_io_write: 0x11387b, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming RxDigStrbDlyTg0/Tg1 to 0x3b9
dwc_ddrphy_apb_wr(32'h110078,32'h3b9);
phyinit_io_write: 0x110078, 0x3b9
dwc_ddrphy_apb_wr(32'h110079,32'h3b9);
phyinit_io_write: 0x110079, 0x3b9
dwc_ddrphy_apb_wr(32'h110178,32'h3b9);
phyinit_io_write: 0x110178, 0x3b9
dwc_ddrphy_apb_wr(32'h110179,32'h3b9);
phyinit_io_write: 0x110179, 0x3b9
dwc_ddrphy_apb_wr(32'h110278,32'h3b9);
phyinit_io_write: 0x110278, 0x3b9
dwc_ddrphy_apb_wr(32'h110279,32'h3b9);
phyinit_io_write: 0x110279, 0x3b9
dwc_ddrphy_apb_wr(32'h110378,32'h3b9);
phyinit_io_write: 0x110378, 0x3b9
dwc_ddrphy_apb_wr(32'h110379,32'h3b9);
phyinit_io_write: 0x110379, 0x3b9
dwc_ddrphy_apb_wr(32'h110478,32'h3b9);
phyinit_io_write: 0x110478, 0x3b9
dwc_ddrphy_apb_wr(32'h110479,32'h3b9);
phyinit_io_write: 0x110479, 0x3b9
dwc_ddrphy_apb_wr(32'h110578,32'h3b9);
phyinit_io_write: 0x110578, 0x3b9
dwc_ddrphy_apb_wr(32'h110579,32'h3b9);
phyinit_io_write: 0x110579, 0x3b9
dwc_ddrphy_apb_wr(32'h110678,32'h3b9);
phyinit_io_write: 0x110678, 0x3b9
dwc_ddrphy_apb_wr(32'h110679,32'h3b9);
phyinit_io_write: 0x110679, 0x3b9
dwc_ddrphy_apb_wr(32'h110778,32'h3b9);
phyinit_io_write: 0x110778, 0x3b9
dwc_ddrphy_apb_wr(32'h110779,32'h3b9);
phyinit_io_write: 0x110779, 0x3b9
dwc_ddrphy_apb_wr(32'h110878,32'h3b9);
phyinit_io_write: 0x110878, 0x3b9
dwc_ddrphy_apb_wr(32'h110879,32'h3b9);
phyinit_io_write: 0x110879, 0x3b9
dwc_ddrphy_apb_wr(32'h111078,32'h3b9);
phyinit_io_write: 0x111078, 0x3b9
dwc_ddrphy_apb_wr(32'h111079,32'h3b9);
phyinit_io_write: 0x111079, 0x3b9
dwc_ddrphy_apb_wr(32'h111178,32'h3b9);
phyinit_io_write: 0x111178, 0x3b9
dwc_ddrphy_apb_wr(32'h111179,32'h3b9);
phyinit_io_write: 0x111179, 0x3b9
dwc_ddrphy_apb_wr(32'h111278,32'h3b9);
phyinit_io_write: 0x111278, 0x3b9
dwc_ddrphy_apb_wr(32'h111279,32'h3b9);
phyinit_io_write: 0x111279, 0x3b9
dwc_ddrphy_apb_wr(32'h111378,32'h3b9);
phyinit_io_write: 0x111378, 0x3b9
dwc_ddrphy_apb_wr(32'h111379,32'h3b9);
phyinit_io_write: 0x111379, 0x3b9
dwc_ddrphy_apb_wr(32'h111478,32'h3b9);
phyinit_io_write: 0x111478, 0x3b9
dwc_ddrphy_apb_wr(32'h111479,32'h3b9);
phyinit_io_write: 0x111479, 0x3b9
dwc_ddrphy_apb_wr(32'h111578,32'h3b9);
phyinit_io_write: 0x111578, 0x3b9
dwc_ddrphy_apb_wr(32'h111579,32'h3b9);
phyinit_io_write: 0x111579, 0x3b9
dwc_ddrphy_apb_wr(32'h111678,32'h3b9);
phyinit_io_write: 0x111678, 0x3b9
dwc_ddrphy_apb_wr(32'h111679,32'h3b9);
phyinit_io_write: 0x111679, 0x3b9
dwc_ddrphy_apb_wr(32'h111778,32'h3b9);
phyinit_io_write: 0x111778, 0x3b9
dwc_ddrphy_apb_wr(32'h111779,32'h3b9);
phyinit_io_write: 0x111779, 0x3b9
dwc_ddrphy_apb_wr(32'h111878,32'h3b9);
phyinit_io_write: 0x111878, 0x3b9
dwc_ddrphy_apb_wr(32'h111879,32'h3b9);
phyinit_io_write: 0x111879, 0x3b9
dwc_ddrphy_apb_wr(32'h112078,32'h3b9);
phyinit_io_write: 0x112078, 0x3b9
dwc_ddrphy_apb_wr(32'h112079,32'h3b9);
phyinit_io_write: 0x112079, 0x3b9
dwc_ddrphy_apb_wr(32'h112178,32'h3b9);
phyinit_io_write: 0x112178, 0x3b9
dwc_ddrphy_apb_wr(32'h112179,32'h3b9);
phyinit_io_write: 0x112179, 0x3b9
dwc_ddrphy_apb_wr(32'h112278,32'h3b9);
phyinit_io_write: 0x112278, 0x3b9
dwc_ddrphy_apb_wr(32'h112279,32'h3b9);
phyinit_io_write: 0x112279, 0x3b9
dwc_ddrphy_apb_wr(32'h112378,32'h3b9);
phyinit_io_write: 0x112378, 0x3b9
dwc_ddrphy_apb_wr(32'h112379,32'h3b9);
phyinit_io_write: 0x112379, 0x3b9
dwc_ddrphy_apb_wr(32'h112478,32'h3b9);
phyinit_io_write: 0x112478, 0x3b9
dwc_ddrphy_apb_wr(32'h112479,32'h3b9);
phyinit_io_write: 0x112479, 0x3b9
dwc_ddrphy_apb_wr(32'h112578,32'h3b9);
phyinit_io_write: 0x112578, 0x3b9
dwc_ddrphy_apb_wr(32'h112579,32'h3b9);
phyinit_io_write: 0x112579, 0x3b9
dwc_ddrphy_apb_wr(32'h112678,32'h3b9);
phyinit_io_write: 0x112678, 0x3b9
dwc_ddrphy_apb_wr(32'h112679,32'h3b9);
phyinit_io_write: 0x112679, 0x3b9
dwc_ddrphy_apb_wr(32'h112778,32'h3b9);
phyinit_io_write: 0x112778, 0x3b9
dwc_ddrphy_apb_wr(32'h112779,32'h3b9);
phyinit_io_write: 0x112779, 0x3b9
dwc_ddrphy_apb_wr(32'h112878,32'h3b9);
phyinit_io_write: 0x112878, 0x3b9
dwc_ddrphy_apb_wr(32'h112879,32'h3b9);
phyinit_io_write: 0x112879, 0x3b9
dwc_ddrphy_apb_wr(32'h113078,32'h3b9);
phyinit_io_write: 0x113078, 0x3b9
dwc_ddrphy_apb_wr(32'h113079,32'h3b9);
phyinit_io_write: 0x113079, 0x3b9
dwc_ddrphy_apb_wr(32'h113178,32'h3b9);
phyinit_io_write: 0x113178, 0x3b9
dwc_ddrphy_apb_wr(32'h113179,32'h3b9);
phyinit_io_write: 0x113179, 0x3b9
dwc_ddrphy_apb_wr(32'h113278,32'h3b9);
phyinit_io_write: 0x113278, 0x3b9
dwc_ddrphy_apb_wr(32'h113279,32'h3b9);
phyinit_io_write: 0x113279, 0x3b9
dwc_ddrphy_apb_wr(32'h113378,32'h3b9);
phyinit_io_write: 0x113378, 0x3b9
dwc_ddrphy_apb_wr(32'h113379,32'h3b9);
phyinit_io_write: 0x113379, 0x3b9
dwc_ddrphy_apb_wr(32'h113478,32'h3b9);
phyinit_io_write: 0x113478, 0x3b9
dwc_ddrphy_apb_wr(32'h113479,32'h3b9);
phyinit_io_write: 0x113479, 0x3b9
dwc_ddrphy_apb_wr(32'h113578,32'h3b9);
phyinit_io_write: 0x113578, 0x3b9
dwc_ddrphy_apb_wr(32'h113579,32'h3b9);
phyinit_io_write: 0x113579, 0x3b9
dwc_ddrphy_apb_wr(32'h113678,32'h3b9);
phyinit_io_write: 0x113678, 0x3b9
dwc_ddrphy_apb_wr(32'h113679,32'h3b9);
phyinit_io_write: 0x113679, 0x3b9
dwc_ddrphy_apb_wr(32'h113778,32'h3b9);
phyinit_io_write: 0x113778, 0x3b9
dwc_ddrphy_apb_wr(32'h113779,32'h3b9);
phyinit_io_write: 0x113779, 0x3b9
dwc_ddrphy_apb_wr(32'h113878,32'h3b9);
phyinit_io_write: 0x113878, 0x3b9
dwc_ddrphy_apb_wr(32'h113879,32'h3b9);
phyinit_io_write: 0x113879, 0x3b9
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, pUserInputSim->tWCK2DQO=1000, tSTAOFF=0, tCASL_add=0, tPDM=0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming RxEnDlyTg0/Tg1 to 0x319
dwc_ddrphy_apb_wr(32'h110020,32'h319);
phyinit_io_write: 0x110020, 0x319
dwc_ddrphy_apb_wr(32'h110021,32'h319);
phyinit_io_write: 0x110021, 0x319
dwc_ddrphy_apb_wr(32'h111020,32'h319);
phyinit_io_write: 0x111020, 0x319
dwc_ddrphy_apb_wr(32'h111021,32'h319);
phyinit_io_write: 0x111021, 0x319
dwc_ddrphy_apb_wr(32'h112020,32'h319);
phyinit_io_write: 0x112020, 0x319
dwc_ddrphy_apb_wr(32'h112021,32'h319);
phyinit_io_write: 0x112021, 0x319
dwc_ddrphy_apb_wr(32'h113020,32'h319);
phyinit_io_write: 0x113020, 0x319
dwc_ddrphy_apb_wr(32'h113021,32'h319);
phyinit_io_write: 0x113021, 0x319
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming RxClkT2UIDlyTg0/Tg1 and RxClkC2UIDlyTg0/Tg1 to 0x12b
dwc_ddrphy_apb_wr(32'h110010,32'h12b);
phyinit_io_write: 0x110010, 0x12b
dwc_ddrphy_apb_wr(32'h110011,32'h12b);
phyinit_io_write: 0x110011, 0x12b
dwc_ddrphy_apb_wr(32'h110012,32'h12b);
phyinit_io_write: 0x110012, 0x12b
dwc_ddrphy_apb_wr(32'h110013,32'h12b);
phyinit_io_write: 0x110013, 0x12b
dwc_ddrphy_apb_wr(32'h110110,32'h12b);
phyinit_io_write: 0x110110, 0x12b
dwc_ddrphy_apb_wr(32'h110111,32'h12b);
phyinit_io_write: 0x110111, 0x12b
dwc_ddrphy_apb_wr(32'h110112,32'h12b);
phyinit_io_write: 0x110112, 0x12b
dwc_ddrphy_apb_wr(32'h110113,32'h12b);
phyinit_io_write: 0x110113, 0x12b
dwc_ddrphy_apb_wr(32'h110210,32'h12b);
phyinit_io_write: 0x110210, 0x12b
dwc_ddrphy_apb_wr(32'h110211,32'h12b);
phyinit_io_write: 0x110211, 0x12b
dwc_ddrphy_apb_wr(32'h110212,32'h12b);
phyinit_io_write: 0x110212, 0x12b
dwc_ddrphy_apb_wr(32'h110213,32'h12b);
phyinit_io_write: 0x110213, 0x12b
dwc_ddrphy_apb_wr(32'h110310,32'h12b);
phyinit_io_write: 0x110310, 0x12b
dwc_ddrphy_apb_wr(32'h110311,32'h12b);
phyinit_io_write: 0x110311, 0x12b
dwc_ddrphy_apb_wr(32'h110312,32'h12b);
phyinit_io_write: 0x110312, 0x12b
dwc_ddrphy_apb_wr(32'h110313,32'h12b);
phyinit_io_write: 0x110313, 0x12b
dwc_ddrphy_apb_wr(32'h110410,32'h12b);
phyinit_io_write: 0x110410, 0x12b
dwc_ddrphy_apb_wr(32'h110411,32'h12b);
phyinit_io_write: 0x110411, 0x12b
dwc_ddrphy_apb_wr(32'h110412,32'h12b);
phyinit_io_write: 0x110412, 0x12b
dwc_ddrphy_apb_wr(32'h110413,32'h12b);
phyinit_io_write: 0x110413, 0x12b
dwc_ddrphy_apb_wr(32'h110510,32'h12b);
phyinit_io_write: 0x110510, 0x12b
dwc_ddrphy_apb_wr(32'h110511,32'h12b);
phyinit_io_write: 0x110511, 0x12b
dwc_ddrphy_apb_wr(32'h110512,32'h12b);
phyinit_io_write: 0x110512, 0x12b
dwc_ddrphy_apb_wr(32'h110513,32'h12b);
phyinit_io_write: 0x110513, 0x12b
dwc_ddrphy_apb_wr(32'h110610,32'h12b);
phyinit_io_write: 0x110610, 0x12b
dwc_ddrphy_apb_wr(32'h110611,32'h12b);
phyinit_io_write: 0x110611, 0x12b
dwc_ddrphy_apb_wr(32'h110612,32'h12b);
phyinit_io_write: 0x110612, 0x12b
dwc_ddrphy_apb_wr(32'h110613,32'h12b);
phyinit_io_write: 0x110613, 0x12b
dwc_ddrphy_apb_wr(32'h110710,32'h12b);
phyinit_io_write: 0x110710, 0x12b
dwc_ddrphy_apb_wr(32'h110711,32'h12b);
phyinit_io_write: 0x110711, 0x12b
dwc_ddrphy_apb_wr(32'h110712,32'h12b);
phyinit_io_write: 0x110712, 0x12b
dwc_ddrphy_apb_wr(32'h110713,32'h12b);
phyinit_io_write: 0x110713, 0x12b
dwc_ddrphy_apb_wr(32'h110810,32'h12b);
phyinit_io_write: 0x110810, 0x12b
dwc_ddrphy_apb_wr(32'h110811,32'h12b);
phyinit_io_write: 0x110811, 0x12b
dwc_ddrphy_apb_wr(32'h110812,32'h12b);
phyinit_io_write: 0x110812, 0x12b
dwc_ddrphy_apb_wr(32'h110813,32'h12b);
phyinit_io_write: 0x110813, 0x12b
dwc_ddrphy_apb_wr(32'h111010,32'h12b);
phyinit_io_write: 0x111010, 0x12b
dwc_ddrphy_apb_wr(32'h111011,32'h12b);
phyinit_io_write: 0x111011, 0x12b
dwc_ddrphy_apb_wr(32'h111012,32'h12b);
phyinit_io_write: 0x111012, 0x12b
dwc_ddrphy_apb_wr(32'h111013,32'h12b);
phyinit_io_write: 0x111013, 0x12b
dwc_ddrphy_apb_wr(32'h111110,32'h12b);
phyinit_io_write: 0x111110, 0x12b
dwc_ddrphy_apb_wr(32'h111111,32'h12b);
phyinit_io_write: 0x111111, 0x12b
dwc_ddrphy_apb_wr(32'h111112,32'h12b);
phyinit_io_write: 0x111112, 0x12b
dwc_ddrphy_apb_wr(32'h111113,32'h12b);
phyinit_io_write: 0x111113, 0x12b
dwc_ddrphy_apb_wr(32'h111210,32'h12b);
phyinit_io_write: 0x111210, 0x12b
dwc_ddrphy_apb_wr(32'h111211,32'h12b);
phyinit_io_write: 0x111211, 0x12b
dwc_ddrphy_apb_wr(32'h111212,32'h12b);
phyinit_io_write: 0x111212, 0x12b
dwc_ddrphy_apb_wr(32'h111213,32'h12b);
phyinit_io_write: 0x111213, 0x12b
dwc_ddrphy_apb_wr(32'h111310,32'h12b);
phyinit_io_write: 0x111310, 0x12b
dwc_ddrphy_apb_wr(32'h111311,32'h12b);
phyinit_io_write: 0x111311, 0x12b
dwc_ddrphy_apb_wr(32'h111312,32'h12b);
phyinit_io_write: 0x111312, 0x12b
dwc_ddrphy_apb_wr(32'h111313,32'h12b);
phyinit_io_write: 0x111313, 0x12b
dwc_ddrphy_apb_wr(32'h111410,32'h12b);
phyinit_io_write: 0x111410, 0x12b
dwc_ddrphy_apb_wr(32'h111411,32'h12b);
phyinit_io_write: 0x111411, 0x12b
dwc_ddrphy_apb_wr(32'h111412,32'h12b);
phyinit_io_write: 0x111412, 0x12b
dwc_ddrphy_apb_wr(32'h111413,32'h12b);
phyinit_io_write: 0x111413, 0x12b
dwc_ddrphy_apb_wr(32'h111510,32'h12b);
phyinit_io_write: 0x111510, 0x12b
dwc_ddrphy_apb_wr(32'h111511,32'h12b);
phyinit_io_write: 0x111511, 0x12b
dwc_ddrphy_apb_wr(32'h111512,32'h12b);
phyinit_io_write: 0x111512, 0x12b
dwc_ddrphy_apb_wr(32'h111513,32'h12b);
phyinit_io_write: 0x111513, 0x12b
dwc_ddrphy_apb_wr(32'h111610,32'h12b);
phyinit_io_write: 0x111610, 0x12b
dwc_ddrphy_apb_wr(32'h111611,32'h12b);
phyinit_io_write: 0x111611, 0x12b
dwc_ddrphy_apb_wr(32'h111612,32'h12b);
phyinit_io_write: 0x111612, 0x12b
dwc_ddrphy_apb_wr(32'h111613,32'h12b);
phyinit_io_write: 0x111613, 0x12b
dwc_ddrphy_apb_wr(32'h111710,32'h12b);
phyinit_io_write: 0x111710, 0x12b
dwc_ddrphy_apb_wr(32'h111711,32'h12b);
phyinit_io_write: 0x111711, 0x12b
dwc_ddrphy_apb_wr(32'h111712,32'h12b);
phyinit_io_write: 0x111712, 0x12b
dwc_ddrphy_apb_wr(32'h111713,32'h12b);
phyinit_io_write: 0x111713, 0x12b
dwc_ddrphy_apb_wr(32'h111810,32'h12b);
phyinit_io_write: 0x111810, 0x12b
dwc_ddrphy_apb_wr(32'h111811,32'h12b);
phyinit_io_write: 0x111811, 0x12b
dwc_ddrphy_apb_wr(32'h111812,32'h12b);
phyinit_io_write: 0x111812, 0x12b
dwc_ddrphy_apb_wr(32'h111813,32'h12b);
phyinit_io_write: 0x111813, 0x12b
dwc_ddrphy_apb_wr(32'h112010,32'h12b);
phyinit_io_write: 0x112010, 0x12b
dwc_ddrphy_apb_wr(32'h112011,32'h12b);
phyinit_io_write: 0x112011, 0x12b
dwc_ddrphy_apb_wr(32'h112012,32'h12b);
phyinit_io_write: 0x112012, 0x12b
dwc_ddrphy_apb_wr(32'h112013,32'h12b);
phyinit_io_write: 0x112013, 0x12b
dwc_ddrphy_apb_wr(32'h112110,32'h12b);
phyinit_io_write: 0x112110, 0x12b
dwc_ddrphy_apb_wr(32'h112111,32'h12b);
phyinit_io_write: 0x112111, 0x12b
dwc_ddrphy_apb_wr(32'h112112,32'h12b);
phyinit_io_write: 0x112112, 0x12b
dwc_ddrphy_apb_wr(32'h112113,32'h12b);
phyinit_io_write: 0x112113, 0x12b
dwc_ddrphy_apb_wr(32'h112210,32'h12b);
phyinit_io_write: 0x112210, 0x12b
dwc_ddrphy_apb_wr(32'h112211,32'h12b);
phyinit_io_write: 0x112211, 0x12b
dwc_ddrphy_apb_wr(32'h112212,32'h12b);
phyinit_io_write: 0x112212, 0x12b
dwc_ddrphy_apb_wr(32'h112213,32'h12b);
phyinit_io_write: 0x112213, 0x12b
dwc_ddrphy_apb_wr(32'h112310,32'h12b);
phyinit_io_write: 0x112310, 0x12b
dwc_ddrphy_apb_wr(32'h112311,32'h12b);
phyinit_io_write: 0x112311, 0x12b
dwc_ddrphy_apb_wr(32'h112312,32'h12b);
phyinit_io_write: 0x112312, 0x12b
dwc_ddrphy_apb_wr(32'h112313,32'h12b);
phyinit_io_write: 0x112313, 0x12b
dwc_ddrphy_apb_wr(32'h112410,32'h12b);
phyinit_io_write: 0x112410, 0x12b
dwc_ddrphy_apb_wr(32'h112411,32'h12b);
phyinit_io_write: 0x112411, 0x12b
dwc_ddrphy_apb_wr(32'h112412,32'h12b);
phyinit_io_write: 0x112412, 0x12b
dwc_ddrphy_apb_wr(32'h112413,32'h12b);
phyinit_io_write: 0x112413, 0x12b
dwc_ddrphy_apb_wr(32'h112510,32'h12b);
phyinit_io_write: 0x112510, 0x12b
dwc_ddrphy_apb_wr(32'h112511,32'h12b);
phyinit_io_write: 0x112511, 0x12b
dwc_ddrphy_apb_wr(32'h112512,32'h12b);
phyinit_io_write: 0x112512, 0x12b
dwc_ddrphy_apb_wr(32'h112513,32'h12b);
phyinit_io_write: 0x112513, 0x12b
dwc_ddrphy_apb_wr(32'h112610,32'h12b);
phyinit_io_write: 0x112610, 0x12b
dwc_ddrphy_apb_wr(32'h112611,32'h12b);
phyinit_io_write: 0x112611, 0x12b
dwc_ddrphy_apb_wr(32'h112612,32'h12b);
phyinit_io_write: 0x112612, 0x12b
dwc_ddrphy_apb_wr(32'h112613,32'h12b);
phyinit_io_write: 0x112613, 0x12b
dwc_ddrphy_apb_wr(32'h112710,32'h12b);
phyinit_io_write: 0x112710, 0x12b
dwc_ddrphy_apb_wr(32'h112711,32'h12b);
phyinit_io_write: 0x112711, 0x12b
dwc_ddrphy_apb_wr(32'h112712,32'h12b);
phyinit_io_write: 0x112712, 0x12b
dwc_ddrphy_apb_wr(32'h112713,32'h12b);
phyinit_io_write: 0x112713, 0x12b
dwc_ddrphy_apb_wr(32'h112810,32'h12b);
phyinit_io_write: 0x112810, 0x12b
dwc_ddrphy_apb_wr(32'h112811,32'h12b);
phyinit_io_write: 0x112811, 0x12b
dwc_ddrphy_apb_wr(32'h112812,32'h12b);
phyinit_io_write: 0x112812, 0x12b
dwc_ddrphy_apb_wr(32'h112813,32'h12b);
phyinit_io_write: 0x112813, 0x12b
dwc_ddrphy_apb_wr(32'h113010,32'h12b);
phyinit_io_write: 0x113010, 0x12b
dwc_ddrphy_apb_wr(32'h113011,32'h12b);
phyinit_io_write: 0x113011, 0x12b
dwc_ddrphy_apb_wr(32'h113012,32'h12b);
phyinit_io_write: 0x113012, 0x12b
dwc_ddrphy_apb_wr(32'h113013,32'h12b);
phyinit_io_write: 0x113013, 0x12b
dwc_ddrphy_apb_wr(32'h113110,32'h12b);
phyinit_io_write: 0x113110, 0x12b
dwc_ddrphy_apb_wr(32'h113111,32'h12b);
phyinit_io_write: 0x113111, 0x12b
dwc_ddrphy_apb_wr(32'h113112,32'h12b);
phyinit_io_write: 0x113112, 0x12b
dwc_ddrphy_apb_wr(32'h113113,32'h12b);
phyinit_io_write: 0x113113, 0x12b
dwc_ddrphy_apb_wr(32'h113210,32'h12b);
phyinit_io_write: 0x113210, 0x12b
dwc_ddrphy_apb_wr(32'h113211,32'h12b);
phyinit_io_write: 0x113211, 0x12b
dwc_ddrphy_apb_wr(32'h113212,32'h12b);
phyinit_io_write: 0x113212, 0x12b
dwc_ddrphy_apb_wr(32'h113213,32'h12b);
phyinit_io_write: 0x113213, 0x12b
dwc_ddrphy_apb_wr(32'h113310,32'h12b);
phyinit_io_write: 0x113310, 0x12b
dwc_ddrphy_apb_wr(32'h113311,32'h12b);
phyinit_io_write: 0x113311, 0x12b
dwc_ddrphy_apb_wr(32'h113312,32'h12b);
phyinit_io_write: 0x113312, 0x12b
dwc_ddrphy_apb_wr(32'h113313,32'h12b);
phyinit_io_write: 0x113313, 0x12b
dwc_ddrphy_apb_wr(32'h113410,32'h12b);
phyinit_io_write: 0x113410, 0x12b
dwc_ddrphy_apb_wr(32'h113411,32'h12b);
phyinit_io_write: 0x113411, 0x12b
dwc_ddrphy_apb_wr(32'h113412,32'h12b);
phyinit_io_write: 0x113412, 0x12b
dwc_ddrphy_apb_wr(32'h113413,32'h12b);
phyinit_io_write: 0x113413, 0x12b
dwc_ddrphy_apb_wr(32'h113510,32'h12b);
phyinit_io_write: 0x113510, 0x12b
dwc_ddrphy_apb_wr(32'h113511,32'h12b);
phyinit_io_write: 0x113511, 0x12b
dwc_ddrphy_apb_wr(32'h113512,32'h12b);
phyinit_io_write: 0x113512, 0x12b
dwc_ddrphy_apb_wr(32'h113513,32'h12b);
phyinit_io_write: 0x113513, 0x12b
dwc_ddrphy_apb_wr(32'h113610,32'h12b);
phyinit_io_write: 0x113610, 0x12b
dwc_ddrphy_apb_wr(32'h113611,32'h12b);
phyinit_io_write: 0x113611, 0x12b
dwc_ddrphy_apb_wr(32'h113612,32'h12b);
phyinit_io_write: 0x113612, 0x12b
dwc_ddrphy_apb_wr(32'h113613,32'h12b);
phyinit_io_write: 0x113613, 0x12b
dwc_ddrphy_apb_wr(32'h113710,32'h12b);
phyinit_io_write: 0x113710, 0x12b
dwc_ddrphy_apb_wr(32'h113711,32'h12b);
phyinit_io_write: 0x113711, 0x12b
dwc_ddrphy_apb_wr(32'h113712,32'h12b);
phyinit_io_write: 0x113712, 0x12b
dwc_ddrphy_apb_wr(32'h113713,32'h12b);
phyinit_io_write: 0x113713, 0x12b
dwc_ddrphy_apb_wr(32'h113810,32'h12b);
phyinit_io_write: 0x113810, 0x12b
dwc_ddrphy_apb_wr(32'h113811,32'h12b);
phyinit_io_write: 0x113811, 0x12b
dwc_ddrphy_apb_wr(32'h113812,32'h12b);
phyinit_io_write: 0x113812, 0x12b
dwc_ddrphy_apb_wr(32'h113813,32'h12b);
phyinit_io_write: 0x113813, 0x12b
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming PptDqsCntInvTrnTg0 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming PptWck2DqoCntInvTrn0 to 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming PptDqsCntInvTrnTg1 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming PptWck2DqoCntInvTrn1 to 0x198
dwc_ddrphy_apb_wr(32'h11000c,32'hcc);
phyinit_io_write: 0x11000c, 0xcc
dwc_ddrphy_apb_wr(32'h11000d,32'hcc);
phyinit_io_write: 0x11000d, 0xcc
dwc_ddrphy_apb_wr(32'h110014,32'h198);
phyinit_io_write: 0x110014, 0x198
dwc_ddrphy_apb_wr(32'h110015,32'h198);
phyinit_io_write: 0x110015, 0x198
dwc_ddrphy_apb_wr(32'h11100c,32'hcc);
phyinit_io_write: 0x11100c, 0xcc
dwc_ddrphy_apb_wr(32'h11100d,32'hcc);
phyinit_io_write: 0x11100d, 0xcc
dwc_ddrphy_apb_wr(32'h111014,32'h198);
phyinit_io_write: 0x111014, 0x198
dwc_ddrphy_apb_wr(32'h111015,32'h198);
phyinit_io_write: 0x111015, 0x198
dwc_ddrphy_apb_wr(32'h11200c,32'hcc);
phyinit_io_write: 0x11200c, 0xcc
dwc_ddrphy_apb_wr(32'h11200d,32'hcc);
phyinit_io_write: 0x11200d, 0xcc
dwc_ddrphy_apb_wr(32'h112014,32'h198);
phyinit_io_write: 0x112014, 0x198
dwc_ddrphy_apb_wr(32'h112015,32'h198);
phyinit_io_write: 0x112015, 0x198
dwc_ddrphy_apb_wr(32'h11300c,32'hcc);
phyinit_io_write: 0x11300c, 0xcc
dwc_ddrphy_apb_wr(32'h11300d,32'hcc);
phyinit_io_write: 0x11300d, 0xcc
dwc_ddrphy_apb_wr(32'h113014,32'h198);
phyinit_io_write: 0x113014, 0x198
dwc_ddrphy_apb_wr(32'h113015,32'h198);
phyinit_io_write: 0x113015, 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming HwtCtrl to 0x0
dwc_ddrphy_apb_wr(32'h70077,32'h0);
phyinit_io_write: 0x70077, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming DxSeed to 0x34
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming AcSeed to 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h120071,32'h66);
phyinit_io_write: 0x120071, 0x66
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h100063,32'h62);
phyinit_io_write: 0x100063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h101063,32'h62);
phyinit_io_write: 0x101063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h102063,32'h62);
phyinit_io_write: 0x102063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h103063,32'h62);
phyinit_io_write: 0x103063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h104063,32'h62);
phyinit_io_write: 0x104063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h105063,32'h62);
phyinit_io_write: 0x105063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h107063,32'h62);
phyinit_io_write: 0x107063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h108063,32'h62);
phyinit_io_write: 0x108063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h109063,32'h62);
phyinit_io_write: 0x109063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10a063,32'h62);
phyinit_io_write: 0x10a063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10b063,32'h62);
phyinit_io_write: 0x10b063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=1, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h10c063,32'h62);
phyinit_io_write: 0x10c063, 0x62
dwc_ddrphy_apb_wr(32'h1e0063,32'h62);
phyinit_io_write: 0x1e0063, 0x62
dwc_ddrphy_apb_wr(32'h1e0064,32'h62);
phyinit_io_write: 0x1e0064, 0x62
dwc_ddrphy_apb_wr(32'h1e0087,32'h62);
phyinit_io_write: 0x1e0087, 0x62
dwc_ddrphy_apb_wr(32'h1e1063,32'h62);
phyinit_io_write: 0x1e1063, 0x62
dwc_ddrphy_apb_wr(32'h1e1064,32'h62);
phyinit_io_write: 0x1e1064, 0x62
dwc_ddrphy_apb_wr(32'h1e1087,32'h62);
phyinit_io_write: 0x1e1087, 0x62
dwc_ddrphy_apb_wr(32'h1e2063,32'h62);
phyinit_io_write: 0x1e2063, 0x62
dwc_ddrphy_apb_wr(32'h1e2064,32'h62);
phyinit_io_write: 0x1e2064, 0x62
dwc_ddrphy_apb_wr(32'h1e2087,32'h62);
phyinit_io_write: 0x1e2087, 0x62
dwc_ddrphy_apb_wr(32'h1e3063,32'h62);
phyinit_io_write: 0x1e3063, 0x62
dwc_ddrphy_apb_wr(32'h1e3064,32'h62);
phyinit_io_write: 0x1e3064, 0x62
dwc_ddrphy_apb_wr(32'h1e3087,32'h62);
phyinit_io_write: 0x1e3087, 0x62
dwc_ddrphy_apb_wr(32'h1e4063,32'h62);
phyinit_io_write: 0x1e4063, 0x62
dwc_ddrphy_apb_wr(32'h1e4064,32'h62);
phyinit_io_write: 0x1e4064, 0x62
dwc_ddrphy_apb_wr(32'h1e4087,32'h62);
phyinit_io_write: 0x1e4087, 0x62
dwc_ddrphy_apb_wr(32'h1e5063,32'h62);
phyinit_io_write: 0x1e5063, 0x62
dwc_ddrphy_apb_wr(32'h1e5064,32'h62);
phyinit_io_write: 0x1e5064, 0x62
dwc_ddrphy_apb_wr(32'h1e5087,32'h62);
phyinit_io_write: 0x1e5087, 0x62
dwc_ddrphy_apb_wr(32'h1e6063,32'h62);
phyinit_io_write: 0x1e6063, 0x62
dwc_ddrphy_apb_wr(32'h1e6064,32'h62);
phyinit_io_write: 0x1e6064, 0x62
dwc_ddrphy_apb_wr(32'h1e6087,32'h62);
phyinit_io_write: 0x1e6087, 0x62
dwc_ddrphy_apb_wr(32'h1e7063,32'h62);
phyinit_io_write: 0x1e7063, 0x62
dwc_ddrphy_apb_wr(32'h1e7064,32'h62);
phyinit_io_write: 0x1e7064, 0x62
dwc_ddrphy_apb_wr(32'h1e7087,32'h62);
phyinit_io_write: 0x1e7087, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=1 Programming Seq0bGPR10 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h19080a,32'h262);
phyinit_io_write: 0x19080a, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=1 Programming Seq0bGPR11 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h19080b,32'h62);
phyinit_io_write: 0x19080b, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=1 Programming Seq0bGPR21 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h190815,32'h262);
phyinit_io_write: 0x190815, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=1 Programming Seq0bGPR22 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h190816,32'h62);
phyinit_io_write: 0x190816, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=1, Memclk=800MHz, Programming RDqRDqsCntrl to 0x62
dwc_ddrphy_apb_wr(32'h11015f,32'h62);
phyinit_io_write: 0x11015f, 0x62
dwc_ddrphy_apb_wr(32'h11115f,32'h62);
phyinit_io_write: 0x11115f, 0x62
dwc_ddrphy_apb_wr(32'h11215f,32'h62);
phyinit_io_write: 0x11215f, 0x62
dwc_ddrphy_apb_wr(32'h11315f,32'h62);
phyinit_io_write: 0x11315f, 0x62
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Memclk=800MHz, Programming CPllDacValIn to 0x10
dwc_ddrphy_apb_wr(32'h160009,32'h10);
phyinit_io_write: 0x160009, 0x10
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h1102a0,32'h0);
phyinit_io_write: 0x1102a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h1102a1,32'h0);
phyinit_io_write: 0x1102a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h1102a2,32'ha);
phyinit_io_write: 0x1102a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h1102a3,32'h3e);
phyinit_io_write: 0x1102a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h1102a4,32'h72);
phyinit_io_write: 0x1102a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h1112a0,32'h0);
phyinit_io_write: 0x1112a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h1112a1,32'h0);
phyinit_io_write: 0x1112a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h1112a2,32'ha);
phyinit_io_write: 0x1112a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h1112a3,32'h3e);
phyinit_io_write: 0x1112a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h1112a4,32'h72);
phyinit_io_write: 0x1112a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h1122a0,32'h0);
phyinit_io_write: 0x1122a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h1122a1,32'h0);
phyinit_io_write: 0x1122a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h1122a2,32'ha);
phyinit_io_write: 0x1122a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h1122a3,32'h3e);
phyinit_io_write: 0x1122a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h1122a4,32'h72);
phyinit_io_write: 0x1122a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h1132a0,32'h0);
phyinit_io_write: 0x1132a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h1132a1,32'h0);
phyinit_io_write: 0x1132a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h1132a2,32'ha);
phyinit_io_write: 0x1132a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h1132a3,32'h3e);
phyinit_io_write: 0x1132a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h1132a4,32'h72);
phyinit_io_write: 0x1132a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h1102ad,32'h3);
phyinit_io_write: 0x1102ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h1112ad,32'h3);
phyinit_io_write: 0x1112ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h1122ad,32'h3);
phyinit_io_write: 0x1122ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h1132ad,32'h3);
phyinit_io_write: 0x1132ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE0.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h1102af,32'h4c);
phyinit_io_write: 0x1102af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE1.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h1112af,32'h4c);
phyinit_io_write: 0x1112af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE2.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h1122af,32'h4c);
phyinit_io_write: 0x1122af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming DBYTE3.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h1132af,32'h4c);
phyinit_io_write: 0x1132af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming Seq0BGPR7 to save ZQCalCodeOvrValPU=0x12e and ZQCalCodeOvrEnPU=1
dwc_ddrphy_apb_wr(32'h190807,32'h9701);
phyinit_io_write: 0x190807, 0x9701
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=1, Programming Seq0BGPR8 to save ZQCalCodeOvrValPD=0x16d and ZQCalCodeOvrEnPD=1
dwc_ddrphy_apb_wr(32'h190808,32'hb681);
phyinit_io_write: 0x190808, 0xb681
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1003f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1003f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1103f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1103f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1203f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1203f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1303f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1303f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] End of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Start of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=1
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=1,  Memclk=800MHz, ClookupFreq=3200 mode=1 
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=1,  Memclk=800MHz, Programming CPllDivSel to 156.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=1,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=1,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=1,  Memclk=800MHz, Programming CpllCtrl5 to 0x2d56.
dwc_ddrphy_apb_wr(32'h160008,32'h2d56);
phyinit_io_write: 0x160008, 0x2d56
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=1
[phyinit_Step_I_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=1
dwc_ddrphy_apb_wr(32'h60006,32'h3f0);
phyinit_io_write: 0x60006, 0x3f0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h130015,32'h0);
phyinit_io_write: 0x130015, 0x0
dwc_ddrphy_apb_wr(32'h131015,32'h0);
phyinit_io_write: 0x131015, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h11007c,32'h0);
phyinit_io_write: 0x11007c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h11107c,32'h0);
phyinit_io_write: 0x11107c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h11207c,32'h0);
phyinit_io_write: 0x11207c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h11307c,32'h0);
phyinit_io_write: 0x11307c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming ACSMWckFreeRunMode to 0x1
dwc_ddrphy_apb_wr(32'h170141,32'h1);
phyinit_io_write: 0x170141, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming GPR12 with Zcalkclkdiv to 0x0
dwc_ddrphy_apb_wr(32'h19080c,32'h0);
phyinit_io_write: 0x19080c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming RxClkCntl1 to 0x0
dwc_ddrphy_apb_wr(32'h110027,32'h0);
phyinit_io_write: 0x110027, 0x0
dwc_ddrphy_apb_wr(32'h111027,32'h0);
phyinit_io_write: 0x111027, 0x0
dwc_ddrphy_apb_wr(32'h112027,32'h0);
phyinit_io_write: 0x112027, 0x0
dwc_ddrphy_apb_wr(32'h113027,32'h0);
phyinit_io_write: 0x113027, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=1, Programming RxReplicaCtl04 to 0x8
dwc_ddrphy_apb_wr(32'h11020f,32'h8);
phyinit_io_write: 0x11020f, 0x8
dwc_ddrphy_apb_wr(32'h11120f,32'h8);
phyinit_io_write: 0x11120f, 0x8
dwc_ddrphy_apb_wr(32'h11220f,32'h8);
phyinit_io_write: 0x11220f, 0x8
dwc_ddrphy_apb_wr(32'h11320f,32'h8);
phyinit_io_write: 0x11320f, 0x8
dwc_ddrphy_apb_wr(32'h1e003f,32'h1);
phyinit_io_write: 0x1e003f, 0x1
dwc_ddrphy_apb_wr(32'h1e008d,32'h1);
phyinit_io_write: 0x1e008d, 0x1
dwc_ddrphy_apb_wr(32'h1e103f,32'h1);
phyinit_io_write: 0x1e103f, 0x1
dwc_ddrphy_apb_wr(32'h1e108d,32'h1);
phyinit_io_write: 0x1e108d, 0x1
dwc_ddrphy_apb_wr(32'h1e203f,32'h1);
phyinit_io_write: 0x1e203f, 0x1
dwc_ddrphy_apb_wr(32'h1e208d,32'h1);
phyinit_io_write: 0x1e208d, 0x1
dwc_ddrphy_apb_wr(32'h1e303f,32'h1);
phyinit_io_write: 0x1e303f, 0x1
dwc_ddrphy_apb_wr(32'h1e308d,32'h1);
phyinit_io_write: 0x1e308d, 0x1
dwc_ddrphy_apb_wr(32'h1e403f,32'h1);
phyinit_io_write: 0x1e403f, 0x1
dwc_ddrphy_apb_wr(32'h1e408d,32'h1);
phyinit_io_write: 0x1e408d, 0x1
dwc_ddrphy_apb_wr(32'h1e503f,32'h1);
phyinit_io_write: 0x1e503f, 0x1
dwc_ddrphy_apb_wr(32'h1e508d,32'h1);
phyinit_io_write: 0x1e508d, 0x1
dwc_ddrphy_apb_wr(32'h1e603f,32'h1);
phyinit_io_write: 0x1e603f, 0x1
dwc_ddrphy_apb_wr(32'h1e608d,32'h1);
phyinit_io_write: 0x1e608d, 0x1
dwc_ddrphy_apb_wr(32'h1e703f,32'h1);
phyinit_io_write: 0x1e703f, 0x1
dwc_ddrphy_apb_wr(32'h1e708d,32'h1);
phyinit_io_write: 0x1e708d, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] PState=1, Programming RtrnMode to 0x0
dwc_ddrphy_apb_wr(32'h190903,32'h0);
phyinit_io_write: 0x190903, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnA to 0x3
dwc_ddrphy_apb_wr(32'h70072,32'h3);
phyinit_io_write: 0x70072, 0x3
dwc_ddrphy_apb_wr(32'h19080e,32'h3);
phyinit_io_write: 0x19080e, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnB to 0x3
dwc_ddrphy_apb_wr(32'h70073,32'h3);
phyinit_io_write: 0x70073, 0x3
dwc_ddrphy_apb_wr(32'h19080f,32'h3);
phyinit_io_write: 0x19080f, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] End of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=1


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPostTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Start of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), PState=2, tck_ps=1250ps
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, programming PState = 2
dwc_ddrphy_apb_wr(32'h2008b,32'h2);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[9:9] with ZCal FSM disable to 0 for data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[10:10] to 0 for PPT2 data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[12:12] to CoreVddScalingMode= 0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[3:3] with DSM to  0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming GPR1[8:8] to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[15:15] to userInputAdvanced->DisZCalOnDataRate = 1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming Seq0BGPR1 to 0x80a2
dwc_ddrphy_apb_wr(32'h290801,32'h80a2);
phyinit_io_write: 0x290801, 0x80a2
dwc_ddrphy_apb_wr(32'h290802,32'h0);
phyinit_io_write: 0x290802, 0x0
dwc_ddrphy_apb_wr(32'h90806,32'h1);
phyinit_io_write: 0x90806, 0x1
dwc_ddrphy_apb_wr(32'h290806,32'h1);
phyinit_io_write: 0x290806, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming OdtSeg120 to 0x4101
dwc_ddrphy_apb_wr(32'h2a03ff,32'h4101);
phyinit_io_write: 0x2a03ff, 0x4101
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl::ZCalCompGainCurrAdj to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl to 0x0
dwc_ddrphy_apb_wr(32'h2a030b,32'h0);
phyinit_io_write: 0x2a030b, 0x0
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=2,  Memclk=800MHz, ClookupFreq=3200 mode=0 
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=2,  Memclk=800MHz, Programming CPllDivSel to 29a.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=2,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=2,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=2,  Memclk=800MHz, Programming CpllCtrl5 to 0x2e9a.
dwc_ddrphy_apb_wr(32'h260008,32'h2e9a);
phyinit_io_write: 0x260008, 0x2e9a
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=2
[phyinit_Step_C_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY0 to 0x64 (0.5us PIE delay)
dwc_ddrphy_apb_wr(32'h2908e0,32'h64);
phyinit_io_write: 0x2908e0, 0x64
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY1 to 0x12c (tZQCal PIE delay)
dwc_ddrphy_apb_wr(32'h2908e1,32'h12c);
phyinit_io_write: 0x2908e1, 0x12c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY2 to 0x7d0 (10.us PIE delay)
dwc_ddrphy_apb_wr(32'h2908e2,32'h7d0);
phyinit_io_write: 0x2908e2, 0x7d0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY3 to 0x58 (dllLock PIE delay)
dwc_ddrphy_apb_wr(32'h2908e3,32'h58);
phyinit_io_write: 0x2908e3, 0x58
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY4 to 0x14 (0.1us PIE delay)
dwc_ddrphy_apb_wr(32'h2908e4,32'h14);
phyinit_io_write: 0x2908e4, 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY5 to 0x0 (RxReplicaCalWait delay)
dwc_ddrphy_apb_wr(32'h2908e5,32'h0);
phyinit_io_write: 0x2908e5, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY6 to 0x43 (Oscillator PIE delay)
dwc_ddrphy_apb_wr(32'h2908e6,32'h43);
phyinit_io_write: 0x2908e6, 0x43
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY7 to 0x0 (tXDSM_XP PIE delay)
dwc_ddrphy_apb_wr(32'h2908e7,32'h0);
phyinit_io_write: 0x2908e7, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY10 to 0x4 (tPDXCSODTON 20ns PIE delay)
dwc_ddrphy_apb_wr(32'h2908ea,32'h4);
phyinit_io_write: 0x2908ea, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY11 to 0x4 (20ns PIE delay)
dwc_ddrphy_apb_wr(32'h2908eb,32'h4);
phyinit_io_write: 0x2908eb, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming Seq0BDLY12 to 0xa (50ns PIE delay)
dwc_ddrphy_apb_wr(32'h2908ec,32'ha);
phyinit_io_write: 0x2908ec, 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming PclkPtrInitVal to 0x3
dwc_ddrphy_apb_wr(32'h220002,32'h3);
phyinit_io_write: 0x220002, 0x3
dwc_ddrphy_apb_wr(32'h260040,32'h3);
phyinit_io_write: 0x260040, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DfiFreqRatio to 0x2
dwc_ddrphy_apb_wr(32'h220000,32'h2);
phyinit_io_write: 0x220000, 0x2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming RxDigStrbEn to 0x0
dwc_ddrphy_apb_wr(32'h2100fb,32'h0);
phyinit_io_write: 0x2100fb, 0x0
dwc_ddrphy_apb_wr(32'h2110fb,32'h0);
phyinit_io_write: 0x2110fb, 0x0
dwc_ddrphy_apb_wr(32'h2120fb,32'h0);
phyinit_io_write: 0x2120fb, 0x0
dwc_ddrphy_apb_wr(32'h2130fb,32'h0);
phyinit_io_write: 0x2130fb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
dwc_ddrphy_apb_wr(32'h2e000b,32'h0);
phyinit_io_write: 0x2e000b, 0x0
dwc_ddrphy_apb_wr(32'h2e100b,32'h0);
phyinit_io_write: 0x2e100b, 0x0
dwc_ddrphy_apb_wr(32'h2e200b,32'h0);
phyinit_io_write: 0x2e200b, 0x0
dwc_ddrphy_apb_wr(32'h2e300b,32'h0);
phyinit_io_write: 0x2e300b, 0x0
dwc_ddrphy_apb_wr(32'h2e400b,32'h0);
phyinit_io_write: 0x2e400b, 0x0
dwc_ddrphy_apb_wr(32'h2e500b,32'h0);
phyinit_io_write: 0x2e500b, 0x0
dwc_ddrphy_apb_wr(32'h2e600b,32'h0);
phyinit_io_write: 0x2e600b, 0x0
dwc_ddrphy_apb_wr(32'h2e700b,32'h0);
phyinit_io_write: 0x2e700b, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h210024,32'h0);
phyinit_io_write: 0x210024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h211024,32'h0);
phyinit_io_write: 0x211024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h212024,32'h0);
phyinit_io_write: 0x212024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h213024,32'h0);
phyinit_io_write: 0x213024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h210025,32'h2c);
phyinit_io_write: 0x210025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h211025,32'h2c);
phyinit_io_write: 0x211025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h212025,32'h2c);
phyinit_io_write: 0x212025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h213025,32'h2c);
phyinit_io_write: 0x213025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h210004,32'h0);
phyinit_io_write: 0x210004, 0x0
dwc_ddrphy_apb_wr(32'h210003,32'h0);
phyinit_io_write: 0x210003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h211004,32'h0);
phyinit_io_write: 0x211004, 0x0
dwc_ddrphy_apb_wr(32'h211003,32'h0);
phyinit_io_write: 0x211003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h212004,32'h0);
phyinit_io_write: 0x212004, 0x0
dwc_ddrphy_apb_wr(32'h212003,32'h0);
phyinit_io_write: 0x212003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h213004,32'h0);
phyinit_io_write: 0x213004, 0x0
dwc_ddrphy_apb_wr(32'h213003,32'h0);
phyinit_io_write: 0x213003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ZCalClkInfo::ZCalDfiClkTicksPer1uS to 0x320
dwc_ddrphy_apb_wr(32'h2b0004,32'h320);
phyinit_io_write: 0x2b0004, 0x320
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ZCalSlewRateCtrl::ZCalTxSlewPU to 0x0 ZCalSlewRateCtrl::ZCalTxSlewPD to 0x0

dwc_ddrphy_apb_wr(32'h2a030c,32'h0);
phyinit_io_write: 0x2a030c, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE RxGainCurrAdjRxReplica to 0x5
dwc_ddrphy_apb_wr(32'h21003e,32'h5);
phyinit_io_write: 0x21003e, 0x5
dwc_ddrphy_apb_wr(32'h21103e,32'h5);
phyinit_io_write: 0x21103e, 0x5
dwc_ddrphy_apb_wr(32'h21203e,32'h5);
phyinit_io_write: 0x21203e, 0x5
dwc_ddrphy_apb_wr(32'h21303e,32'h5);
phyinit_io_write: 0x21303e, 0x5
dwc_ddrphy_apb_wr(32'h220003,32'h1);
phyinit_io_write: 0x220003, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming CPclkDivRatio to 0x1111
dwc_ddrphy_apb_wr(32'h22000b,32'h1111);
phyinit_io_write: 0x22000b, 0x1111
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE0.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h210108,32'h0);
phyinit_io_write: 0x210108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE1.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h211108,32'h0);
phyinit_io_write: 0x211108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE2.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h212108,32'h0);
phyinit_io_write: 0x212108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming DBYTE3.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h213108,32'h0);
phyinit_io_write: 0x213108, 0x0
[phyinit_C_initPhyConfig] Programming EnPhyUpdZQCalUpdate to 0x3
dwc_ddrphy_apb_wr(32'h70005,32'h3);
phyinit_io_write: 0x70005, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming DisableZQupdateOnSnoop to 0x0
dwc_ddrphy_apb_wr(32'h7000f,32'h0);
phyinit_io_write: 0x7000f, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h21000e,32'h1301);
phyinit_io_write: 0x21000e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h21100e,32'h1301);
phyinit_io_write: 0x21100e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h21200e,32'h1301);
phyinit_io_write: 0x21200e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h21300e,32'h1301);
phyinit_io_write: 0x21300e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming EnRxDqsTracking::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming EnRxDqsTracking::DqsSampNegRxEnSense to 0x0
dwc_ddrphy_apb_wr(32'h220019,32'h0);
phyinit_io_write: 0x220019, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e002c,32'h33);
phyinit_io_write: 0x2e002c, 0x33
dwc_ddrphy_apb_wr(32'h2e102c,32'h33);
phyinit_io_write: 0x2e102c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h2e002d,32'h303);
phyinit_io_write: 0x2e002d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h2e102d,32'h3333);
phyinit_io_write: 0x2e102d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e202c,32'h33);
phyinit_io_write: 0x2e202c, 0x33
dwc_ddrphy_apb_wr(32'h2e302c,32'h33);
phyinit_io_write: 0x2e302c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h2e202d,32'h303);
phyinit_io_write: 0x2e202d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h2e302d,32'h3333);
phyinit_io_write: 0x2e302d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e402c,32'h33);
phyinit_io_write: 0x2e402c, 0x33
dwc_ddrphy_apb_wr(32'h2e502c,32'h33);
phyinit_io_write: 0x2e502c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h2e402d,32'h303);
phyinit_io_write: 0x2e402d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h2e502d,32'h3333);
phyinit_io_write: 0x2e502d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e602c,32'h33);
phyinit_io_write: 0x2e602c, 0x33
dwc_ddrphy_apb_wr(32'h2e702c,32'h33);
phyinit_io_write: 0x2e702c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h2e602d,32'h303);
phyinit_io_write: 0x2e602d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h2e702d,32'h3333);
phyinit_io_write: 0x2e702d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h200070,32'h77);
phyinit_io_write: 0x200070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h201070,32'h77);
phyinit_io_write: 0x201070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h202070,32'h77);
phyinit_io_write: 0x202070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h203070,32'h77);
phyinit_io_write: 0x203070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming AC0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h204070,32'hff);
phyinit_io_write: 0x204070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h205070,32'h77);
phyinit_io_write: 0x205070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h207070,32'h77);
phyinit_io_write: 0x207070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h208070,32'h77);
phyinit_io_write: 0x208070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h209070,32'h77);
phyinit_io_write: 0x209070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h20a070,32'h77);
phyinit_io_write: 0x20a070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming AC1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h20b070,32'hff);
phyinit_io_write: 0x20b070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h20c070,32'h77);
phyinit_io_write: 0x20c070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e002e,32'h30);
phyinit_io_write: 0x2e002e, 0x30
dwc_ddrphy_apb_wr(32'h2e102e,32'h30);
phyinit_io_write: 0x2e102e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h2e002f,32'h3300);
phyinit_io_write: 0x2e002f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h2e102f,32'h7700);
phyinit_io_write: 0x2e102f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e202e,32'h30);
phyinit_io_write: 0x2e202e, 0x30
dwc_ddrphy_apb_wr(32'h2e302e,32'h30);
phyinit_io_write: 0x2e302e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h2e202f,32'h3300);
phyinit_io_write: 0x2e202f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h2e302f,32'h7700);
phyinit_io_write: 0x2e302f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e402e,32'h30);
phyinit_io_write: 0x2e402e, 0x30
dwc_ddrphy_apb_wr(32'h2e502e,32'h30);
phyinit_io_write: 0x2e502e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h2e402f,32'h3300);
phyinit_io_write: 0x2e402f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h2e502f,32'h7700);
phyinit_io_write: 0x2e502f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h2e602e,32'h30);
phyinit_io_write: 0x2e602e, 0x30
dwc_ddrphy_apb_wr(32'h2e702e,32'h30);
phyinit_io_write: 0x2e702e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h2e602f,32'h3300);
phyinit_io_write: 0x2e602f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h2e702f,32'h7700);
phyinit_io_write: 0x2e702f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h200079,32'h30);
phyinit_io_write: 0x200079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h201079,32'h30);
phyinit_io_write: 0x201079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h202079,32'h30);
phyinit_io_write: 0x202079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h203079,32'h30);
phyinit_io_write: 0x203079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h204079,32'h30);
phyinit_io_write: 0x204079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h205079,32'h30);
phyinit_io_write: 0x205079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h207079,32'h30);
phyinit_io_write: 0x207079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h208079,32'h30);
phyinit_io_write: 0x208079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h209079,32'h30);
phyinit_io_write: 0x209079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h20a079,32'h30);
phyinit_io_write: 0x20a079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h20b079,32'h30);
phyinit_io_write: 0x20b079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h20c079,32'h30);
phyinit_io_write: 0x20c079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h2e001c,32'h3);
phyinit_io_write: 0x2e001c, 0x3
dwc_ddrphy_apb_wr(32'h2e101c,32'h3);
phyinit_io_write: 0x2e101c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h2e201c,32'h3);
phyinit_io_write: 0x2e201c, 0x3
dwc_ddrphy_apb_wr(32'h2e301c,32'h3);
phyinit_io_write: 0x2e301c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h2e401c,32'h3);
phyinit_io_write: 0x2e401c, 0x3
dwc_ddrphy_apb_wr(32'h2e501c,32'h3);
phyinit_io_write: 0x2e501c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h2e601c,32'h3);
phyinit_io_write: 0x2e601c, 0x3
dwc_ddrphy_apb_wr(32'h2e701c,32'h3);
phyinit_io_write: 0x2e701c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20006d,32'h3);
phyinit_io_write: 0x20006d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20106d,32'h3);
phyinit_io_write: 0x20106d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20206d,32'h3);
phyinit_io_write: 0x20206d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20306d,32'h3);
phyinit_io_write: 0x20306d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h20406d,32'hf8);
phyinit_io_write: 0x20406d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20506d,32'h3);
phyinit_io_write: 0x20506d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20706d,32'h3);
phyinit_io_write: 0x20706d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20806d,32'h3);
phyinit_io_write: 0x20806d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20906d,32'h3);
phyinit_io_write: 0x20906d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20a06d,32'h3);
phyinit_io_write: 0x20a06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h20b06d,32'hf8);
phyinit_io_write: 0x20b06d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h20c06d,32'h3);
phyinit_io_write: 0x20c06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming HMDBYTE RxDQSCtrl::RxDiffSeCtrl to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming HMDBYTE RxDQSCtrl::RxDQSDiffSeVrefDACEn to 0x0
dwc_ddrphy_apb_wr(32'h2e003e,32'h0);
phyinit_io_write: 0x2e003e, 0x0
dwc_ddrphy_apb_wr(32'h2e103e,32'h0);
phyinit_io_write: 0x2e103e, 0x0
dwc_ddrphy_apb_wr(32'h2e203e,32'h0);
phyinit_io_write: 0x2e203e, 0x0
dwc_ddrphy_apb_wr(32'h2e303e,32'h0);
phyinit_io_write: 0x2e303e, 0x0
dwc_ddrphy_apb_wr(32'h2e403e,32'h0);
phyinit_io_write: 0x2e403e, 0x0
dwc_ddrphy_apb_wr(32'h2e503e,32'h0);
phyinit_io_write: 0x2e503e, 0x0
dwc_ddrphy_apb_wr(32'h2e603e,32'h0);
phyinit_io_write: 0x2e603e, 0x0
dwc_ddrphy_apb_wr(32'h2e703e,32'h0);
phyinit_io_write: 0x2e703e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming WriteLinkEcc to 0
dwc_ddrphy_apb_wr(32'h210001,32'h0);
phyinit_io_write: 0x210001, 0x0
dwc_ddrphy_apb_wr(32'h211001,32'h0);
phyinit_io_write: 0x211001, 0x0
dwc_ddrphy_apb_wr(32'h212001,32'h0);
phyinit_io_write: 0x212001, 0x0
dwc_ddrphy_apb_wr(32'h213001,32'h0);
phyinit_io_write: 0x213001, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x5
dwc_ddrphy_apb_wr(32'h270040,32'h5a);
phyinit_io_write: 0x270040, 0x5a
dwc_ddrphy_apb_wr(32'h270041,32'hf);
phyinit_io_write: 0x270041, 0xf
dwc_ddrphy_apb_wr(32'h2100a5,32'h1);
phyinit_io_write: 0x2100a5, 0x1
dwc_ddrphy_apb_wr(32'h2110a5,32'h1);
phyinit_io_write: 0x2110a5, 0x1
dwc_ddrphy_apb_wr(32'h2120a5,32'h1);
phyinit_io_write: 0x2120a5, 0x1
dwc_ddrphy_apb_wr(32'h2130a5,32'h1);
phyinit_io_write: 0x2130a5, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming RxReplicaRangeVal 0x3232
dwc_ddrphy_apb_wr(32'h210209,32'h3232);
phyinit_io_write: 0x210209, 0x3232
dwc_ddrphy_apb_wr(32'h211209,32'h3232);
phyinit_io_write: 0x211209, 0x3232
dwc_ddrphy_apb_wr(32'h212209,32'h3232);
phyinit_io_write: 0x212209, 0x3232
dwc_ddrphy_apb_wr(32'h213209,32'h3232);
phyinit_io_write: 0x213209, 0x3232
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming RxReplicaCtl04 0x6
dwc_ddrphy_apb_wr(32'h21020f,32'h6);
phyinit_io_write: 0x21020f, 0x6
dwc_ddrphy_apb_wr(32'h21120f,32'h6);
phyinit_io_write: 0x21120f, 0x6
dwc_ddrphy_apb_wr(32'h21220f,32'h6);
phyinit_io_write: 0x21220f, 0x6
dwc_ddrphy_apb_wr(32'h21320f,32'h6);
phyinit_io_write: 0x21320f, 0x6
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxOutPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxInPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AlertNPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AcInPipeEn]=0x0 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h220005,32'h0);
phyinit_io_write: 0x220005, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE0.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h210008,32'h1);
phyinit_io_write: 0x210008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE1.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h211008,32'h1);
phyinit_io_write: 0x211008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE2.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h212008,32'h1);
phyinit_io_write: 0x212008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE3.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h213008,32'h1);
phyinit_io_write: 0x213008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, NumDxOutPipeEn=0, NumDxInPipeEn=0, NumAlertNPipeEn=0, NumAcInPipeEn=0, NumMiscPipeEn=0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpDataAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpCtrlAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[CtrlUpdAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, DfiFreq=800MHz, Programming DfiHandshakeDelays[PhyUpdReqDelay]=0x2 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h27006b,32'h222);
phyinit_io_write: 0x27006b, 0x222
dwc_ddrphy_apb_wr(32'h270066,32'h20);
phyinit_io_write: 0x270066, 0x20
dwc_ddrphy_apb_wr(32'h2700eb,32'h222);
phyinit_io_write: 0x2700eb, 0x222
dwc_ddrphy_apb_wr(32'h2700e6,32'h20);
phyinit_io_write: 0x2700e6, 0x20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Enhanced DVFSC Disabled, DVFSC Disabled, DataRateMbps = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoWidth to 0x10, ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiWidth to 0x10, ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckWriteTogglePulse::ACSMWckWriteToggleWidth to 0x4, ACSMWckWriteTogglePulse::ACSMWckWriteToggleDelay to 0x1c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleWidth to 0x1b, ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleDelay to 0x20
dwc_ddrphy_apb_wr(32'h270135,32'h100c);
phyinit_io_write: 0x270135, 0x100c
dwc_ddrphy_apb_wr(32'h270136,32'h100c);
phyinit_io_write: 0x270136, 0x100c
dwc_ddrphy_apb_wr(32'h270137,32'h41c);
phyinit_io_write: 0x270137, 0x41c
dwc_ddrphy_apb_wr(32'h270138,32'h1b20);
phyinit_io_write: 0x270138, 0x1b20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoWidth to 0x10, ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiWidth to 0x10, ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckReadTogglePulse::ACSMWckReadToggleWidth to 0x4, ACSMWckReadTogglePulse::ACSMWckReadToggleDelay to 0x28
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleWidth to 0x2f, ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleDelay to 0x2c
dwc_ddrphy_apb_wr(32'h270139,32'h1018);
phyinit_io_write: 0x270139, 0x1018
dwc_ddrphy_apb_wr(32'h27013a,32'h1018);
phyinit_io_write: 0x27013a, 0x1018
dwc_ddrphy_apb_wr(32'h27013b,32'h428);
phyinit_io_write: 0x27013b, 0x428
dwc_ddrphy_apb_wr(32'h27013c,32'h2f2c);
phyinit_io_write: 0x27013c, 0x2f2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoWidth to 0x10, ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiWidth to 0x10, ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckFreqTogglePulse::ACSMWckFreqToggleWidth to 0x4, ACSMWckFreqTogglePulse::ACSMWckFreqToggleDelay to 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleWidth to 0x13, ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleDelay to 0x18
dwc_ddrphy_apb_wr(32'h27013d,32'h1004);
phyinit_io_write: 0x27013d, 0x1004
dwc_ddrphy_apb_wr(32'h27013e,32'h1004);
phyinit_io_write: 0x27013e, 0x1004
dwc_ddrphy_apb_wr(32'h27013f,32'h414);
phyinit_io_write: 0x27013f, 0x414
dwc_ddrphy_apb_wr(32'h270140,32'h1318);
phyinit_io_write: 0x270140, 0x1318
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMRxEnPulse::ACSMRxEnDelay to 0x37, ACSMRxEnPulse::ACSMRxEnWidth to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMRxValPulse::ACSMRxValDelay to 0x37, ACSMRxValPulse::ACSMRxValWidth to 0x8
dwc_ddrphy_apb_wr(32'h27012c,32'h837);
phyinit_io_write: 0x27012c, 0x837
dwc_ddrphy_apb_wr(32'h27012d,32'h837);
phyinit_io_write: 0x27012d, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMRdcsPulse::ACSMRdcsDelay to 0x37, ACSMRdcsPulse::ACSMRdcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h270130,32'h837);
phyinit_io_write: 0x270130, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMTxEnPulse::ACSMTxEnDelay to 0x1f, ACSMTxEnPulse::ACSMTxEnWidth to 0x8
dwc_ddrphy_apb_wr(32'h27012e,32'h81f);
phyinit_io_write: 0x27012e, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming ACSMWrcsPulse::ACSMWrcsDelay to 0x1f, ACSMWrcsPulse::ACSMWrcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h27012f,32'h81f);
phyinit_io_write: 0x27012f, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming AcPipeEn AC0 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h230008,32'h0);
phyinit_io_write: 0x230008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, Programming AcPipeEn AC1 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h231008,32'h0);
phyinit_io_write: 0x231008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h2e0013,32'h0);
phyinit_io_write: 0x2e0013, 0x0
dwc_ddrphy_apb_wr(32'h2e1013,32'h0);
phyinit_io_write: 0x2e1013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h2e2013,32'h0);
phyinit_io_write: 0x2e2013, 0x0
dwc_ddrphy_apb_wr(32'h2e3013,32'h0);
phyinit_io_write: 0x2e3013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h2e4013,32'h0);
phyinit_io_write: 0x2e4013, 0x0
dwc_ddrphy_apb_wr(32'h2e5013,32'h0);
phyinit_io_write: 0x2e5013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h2e6013,32'h0);
phyinit_io_write: 0x2e6013, 0x0
dwc_ddrphy_apb_wr(32'h2e7013,32'h0);
phyinit_io_write: 0x2e7013, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC0 Instance0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2005e3,32'h4);
phyinit_io_write: 0x2005e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC1 Instance1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2015e3,32'h4);
phyinit_io_write: 0x2015e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC2 Instance2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2025e3,32'h4);
phyinit_io_write: 0x2025e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC3 Instance3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2035e3,32'h4);
phyinit_io_write: 0x2035e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC4 Instance4 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2045e3,32'h4);
phyinit_io_write: 0x2045e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC5 Instance5 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2055e3,32'h4);
phyinit_io_write: 0x2055e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC0 Instance7 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2075e3,32'h4);
phyinit_io_write: 0x2075e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC1 Instance8 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2085e3,32'h4);
phyinit_io_write: 0x2085e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC2 Instance9 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2095e3,32'h4);
phyinit_io_write: 0x2095e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC3 Instance10 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h20a5e3,32'h4);
phyinit_io_write: 0x20a5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC4 Instance11 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h20b5e3,32'h4);
phyinit_io_write: 0x20b5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC5 Instance12 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h20c5e3,32'h4);
phyinit_io_write: 0x20c5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2e05e3,32'h4);
phyinit_io_write: 0x2e05e3, 0x4
dwc_ddrphy_apb_wr(32'h2e15e3,32'h4);
phyinit_io_write: 0x2e15e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2e25e3,32'h4);
phyinit_io_write: 0x2e25e3, 0x4
dwc_ddrphy_apb_wr(32'h2e35e3,32'h4);
phyinit_io_write: 0x2e35e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2e45e3,32'h4);
phyinit_io_write: 0x2e45e3, 0x4
dwc_ddrphy_apb_wr(32'h2e55e3,32'h4);
phyinit_io_write: 0x2e55e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h2e65e3,32'h4);
phyinit_io_write: 0x2e65e3, 0x4
dwc_ddrphy_apb_wr(32'h2e75e3,32'h4);
phyinit_io_write: 0x2e75e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC0 Instance0 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20050a,32'h0);
phyinit_io_write: 0x20050a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC1 Instance1 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20150a,32'h0);
phyinit_io_write: 0x20150a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC2 Instance2 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20250a,32'h0);
phyinit_io_write: 0x20250a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC3 Instance3 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20350a,32'h0);
phyinit_io_write: 0x20350a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC4 Instance4 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20450a,32'h0);
phyinit_io_write: 0x20450a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC5 Instance5 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20550a,32'h0);
phyinit_io_write: 0x20550a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC0 Instance7 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20750a,32'h0);
phyinit_io_write: 0x20750a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC1 Instance8 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20850a,32'h0);
phyinit_io_write: 0x20850a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC2 Instance9 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20950a,32'h0);
phyinit_io_write: 0x20950a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC3 Instance10 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20a50a,32'h0);
phyinit_io_write: 0x20a50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC4 Instance11 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20b50a,32'h0);
phyinit_io_write: 0x20b50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC5 Instance12 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h20c50a,32'h0);
phyinit_io_write: 0x20c50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE0 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h21080b,32'h0);
phyinit_io_write: 0x21080b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE1 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h21180b,32'h0);
phyinit_io_write: 0x21180b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE2 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h21280b,32'h0);
phyinit_io_write: 0x21280b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE3 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h21380b,32'h0);
phyinit_io_write: 0x21380b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming PclkDCAStaticCtr0AC to 0x106a
dwc_ddrphy_apb_wr(32'h230803,32'h106a);
phyinit_io_write: 0x230803, 0x106a
dwc_ddrphy_apb_wr(32'h231803,32'h106a);
phyinit_io_write: 0x231803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming PclkDCAStaticCtr0DB to 0x106a
dwc_ddrphy_apb_wr(32'h210803,32'h106a);
phyinit_io_write: 0x210803, 0x106a
dwc_ddrphy_apb_wr(32'h211803,32'h106a);
phyinit_io_write: 0x211803, 0x106a
dwc_ddrphy_apb_wr(32'h212803,32'h106a);
phyinit_io_write: 0x212803, 0x106a
dwc_ddrphy_apb_wr(32'h213803,32'h106a);
phyinit_io_write: 0x213803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC0 Instance0 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h200503,32'h1f);
phyinit_io_write: 0x200503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC1 Instance1 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h201503,32'h1f);
phyinit_io_write: 0x201503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC2 Instance2 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h202503,32'h1f);
phyinit_io_write: 0x202503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC3 Instance3 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h203503,32'h1f);
phyinit_io_write: 0x203503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC4 Instance4 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h204503,32'h1f);
phyinit_io_write: 0x204503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC5 Instance5 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h205503,32'h1f);
phyinit_io_write: 0x205503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC0 Instance7 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h207503,32'h1f);
phyinit_io_write: 0x207503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC1 Instance8 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h208503,32'h1f);
phyinit_io_write: 0x208503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC2 Instance9 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h209503,32'h1f);
phyinit_io_write: 0x209503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC3 Instance10 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h20a503,32'h1f);
phyinit_io_write: 0x20a503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC4 Instance11 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h20b503,32'h1f);
phyinit_io_write: 0x20b503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC5 Instance12 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h20c503,32'h1f);
phyinit_io_write: 0x20c503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming PclkDCAStaticCtrl1DB to 0x1f
dwc_ddrphy_apb_wr(32'h210c03,32'h1f);
phyinit_io_write: 0x210c03, 0x1f
dwc_ddrphy_apb_wr(32'h211c03,32'h1f);
phyinit_io_write: 0x211c03, 0x1f
dwc_ddrphy_apb_wr(32'h212c03,32'h1f);
phyinit_io_write: 0x212c03, 0x1f
dwc_ddrphy_apb_wr(32'h213c03,32'h1f);
phyinit_io_write: 0x213c03, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC0 Instance0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h200110,32'h1f);
phyinit_io_write: 0x200110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC1 Instance1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h201110,32'h1f);
phyinit_io_write: 0x201110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC2 Instance2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h202110,32'h1f);
phyinit_io_write: 0x202110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC3 Instance3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h203110,32'h1f);
phyinit_io_write: 0x203110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC4 Instance4 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h204110,32'h1f);
phyinit_io_write: 0x204110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX0 HMAC5 Instance5 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h205110,32'h1f);
phyinit_io_write: 0x205110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC0 Instance7 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h207110,32'h1f);
phyinit_io_write: 0x207110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC1 Instance8 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h208110,32'h1f);
phyinit_io_write: 0x208110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC2 Instance9 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h209110,32'h1f);
phyinit_io_write: 0x209110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC3 Instance10 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h20a110,32'h1f);
phyinit_io_write: 0x20a110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC4 Instance11 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h20b110,32'h1f);
phyinit_io_write: 0x20b110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming ACX1 HMAC5 Instance12 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h20c110,32'h1f);
phyinit_io_write: 0x20c110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h2e0110,32'h1f);
phyinit_io_write: 0x2e0110, 0x1f
dwc_ddrphy_apb_wr(32'h2e1110,32'h1f);
phyinit_io_write: 0x2e1110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h2e2110,32'h1f);
phyinit_io_write: 0x2e2110, 0x1f
dwc_ddrphy_apb_wr(32'h2e3110,32'h1f);
phyinit_io_write: 0x2e3110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h2e4110,32'h1f);
phyinit_io_write: 0x2e4110, 0x1f
dwc_ddrphy_apb_wr(32'h2e5110,32'h1f);
phyinit_io_write: 0x2e5110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming HMDBYTE3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h2e6110,32'h1f);
phyinit_io_write: 0x2e6110, 0x1f
dwc_ddrphy_apb_wr(32'h2e7110,32'h1f);
phyinit_io_write: 0x2e7110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming Seq0BDLY8 to 19
[dwc_ddrphy_phyinit_programPclkDca] Pstate=2, Programming Seq0BDLY9 to 64
dwc_ddrphy_apb_wr(32'h2908e8,32'h13);
phyinit_io_write: 0x2908e8, 0x13
dwc_ddrphy_apb_wr(32'h2908e9,32'h40);
phyinit_io_write: 0x2908e9, 0x40
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Programming HMDBYTE RxDFECtrlDq to 0x0
dwc_ddrphy_apb_wr(32'h2e0002,32'h0);
phyinit_io_write: 0x2e0002, 0x0
dwc_ddrphy_apb_wr(32'h2e1002,32'h0);
phyinit_io_write: 0x2e1002, 0x0
dwc_ddrphy_apb_wr(32'h2e2002,32'h0);
phyinit_io_write: 0x2e2002, 0x0
dwc_ddrphy_apb_wr(32'h2e3002,32'h0);
phyinit_io_write: 0x2e3002, 0x0
dwc_ddrphy_apb_wr(32'h2e4002,32'h0);
phyinit_io_write: 0x2e4002, 0x0
dwc_ddrphy_apb_wr(32'h2e5002,32'h0);
phyinit_io_write: 0x2e5002, 0x0
dwc_ddrphy_apb_wr(32'h2e6002,32'h0);
phyinit_io_write: 0x2e6002, 0x0
dwc_ddrphy_apb_wr(32'h2e7002,32'h0);
phyinit_io_write: 0x2e7002, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming InhibitRxRdPtrInit*
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=2, Memclk=800MHz, freqThreshold=200MHz, NoRDQS=0 Programming InhibitTxRdPtrInit::DisableRxEnDlyLoad to 0x0, InhibitTxRdPtrInit::DisableTxDqDly to 0x0
dwc_ddrphy_apb_wr(32'h21010b,32'h0);
phyinit_io_write: 0x21010b, 0x0
dwc_ddrphy_apb_wr(32'h21110b,32'h0);
phyinit_io_write: 0x21110b, 0x0
dwc_ddrphy_apb_wr(32'h21210b,32'h0);
phyinit_io_write: 0x21210b, 0x0
dwc_ddrphy_apb_wr(32'h21310b,32'h0);
phyinit_io_write: 0x21310b, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming AC Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h200063,32'h68);
phyinit_io_write: 0x200063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h201063,32'h68);
phyinit_io_write: 0x201063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h202063,32'h68);
phyinit_io_write: 0x202063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h203063,32'h68);
phyinit_io_write: 0x203063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h204063,32'h68);
phyinit_io_write: 0x204063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h205063,32'h68);
phyinit_io_write: 0x205063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h207063,32'h68);
phyinit_io_write: 0x207063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h208063,32'h68);
phyinit_io_write: 0x208063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h209063,32'h68);
phyinit_io_write: 0x209063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20a063,32'h68);
phyinit_io_write: 0x20a063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20b063,32'h68);
phyinit_io_write: 0x20b063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20c063,32'h68);
phyinit_io_write: 0x20c063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR10 to HMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h29080a,32'h268);
phyinit_io_write: 0x29080a, 0x268
dwc_ddrphy_apb_wr(32'h29080b,32'h68);
phyinit_io_write: 0x29080b, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR21 to ACHMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h290815,32'h268);
phyinit_io_write: 0x290815, 0x268
dwc_ddrphy_apb_wr(32'h290816,32'h68);
phyinit_io_write: 0x290816, 0x68
dwc_ddrphy_apb_wr(32'h2e0063,32'h68);
phyinit_io_write: 0x2e0063, 0x68
dwc_ddrphy_apb_wr(32'h2e0064,32'h68);
phyinit_io_write: 0x2e0064, 0x68
dwc_ddrphy_apb_wr(32'h2e0087,32'h68);
phyinit_io_write: 0x2e0087, 0x68
dwc_ddrphy_apb_wr(32'h2e1063,32'h68);
phyinit_io_write: 0x2e1063, 0x68
dwc_ddrphy_apb_wr(32'h2e1064,32'h68);
phyinit_io_write: 0x2e1064, 0x68
dwc_ddrphy_apb_wr(32'h2e1087,32'h68);
phyinit_io_write: 0x2e1087, 0x68
dwc_ddrphy_apb_wr(32'h2e2063,32'h68);
phyinit_io_write: 0x2e2063, 0x68
dwc_ddrphy_apb_wr(32'h2e2064,32'h68);
phyinit_io_write: 0x2e2064, 0x68
dwc_ddrphy_apb_wr(32'h2e2087,32'h68);
phyinit_io_write: 0x2e2087, 0x68
dwc_ddrphy_apb_wr(32'h2e3063,32'h68);
phyinit_io_write: 0x2e3063, 0x68
dwc_ddrphy_apb_wr(32'h2e3064,32'h68);
phyinit_io_write: 0x2e3064, 0x68
dwc_ddrphy_apb_wr(32'h2e3087,32'h68);
phyinit_io_write: 0x2e3087, 0x68
dwc_ddrphy_apb_wr(32'h2e4063,32'h68);
phyinit_io_write: 0x2e4063, 0x68
dwc_ddrphy_apb_wr(32'h2e4064,32'h68);
phyinit_io_write: 0x2e4064, 0x68
dwc_ddrphy_apb_wr(32'h2e4087,32'h68);
phyinit_io_write: 0x2e4087, 0x68
dwc_ddrphy_apb_wr(32'h2e5063,32'h68);
phyinit_io_write: 0x2e5063, 0x68
dwc_ddrphy_apb_wr(32'h2e5064,32'h68);
phyinit_io_write: 0x2e5064, 0x68
dwc_ddrphy_apb_wr(32'h2e5087,32'h68);
phyinit_io_write: 0x2e5087, 0x68
dwc_ddrphy_apb_wr(32'h2e6063,32'h68);
phyinit_io_write: 0x2e6063, 0x68
dwc_ddrphy_apb_wr(32'h2e6064,32'h68);
phyinit_io_write: 0x2e6064, 0x68
dwc_ddrphy_apb_wr(32'h2e6087,32'h68);
phyinit_io_write: 0x2e6087, 0x68
dwc_ddrphy_apb_wr(32'h2e7063,32'h68);
phyinit_io_write: 0x2e7063, 0x68
dwc_ddrphy_apb_wr(32'h2e7064,32'h68);
phyinit_io_write: 0x2e7064, 0x68
dwc_ddrphy_apb_wr(32'h2e7087,32'h68);
phyinit_io_write: 0x2e7087, 0x68
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming UcclkHclkEnables to 0x7
dwc_ddrphy_apb_wr(32'hc0080,32'h7);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming RxDQSSeVrefDAC0 to 0x80
dwc_ddrphy_apb_wr(32'h2e003c,32'h80);
phyinit_io_write: 0x2e003c, 0x80
dwc_ddrphy_apb_wr(32'h2e103c,32'h80);
phyinit_io_write: 0x2e103c, 0x80
dwc_ddrphy_apb_wr(32'h2e203c,32'h80);
phyinit_io_write: 0x2e203c, 0x80
dwc_ddrphy_apb_wr(32'h2e303c,32'h80);
phyinit_io_write: 0x2e303c, 0x80
dwc_ddrphy_apb_wr(32'h2e403c,32'h80);
phyinit_io_write: 0x2e403c, 0x80
dwc_ddrphy_apb_wr(32'h2e503c,32'h80);
phyinit_io_write: 0x2e503c, 0x80
dwc_ddrphy_apb_wr(32'h2e603c,32'h80);
phyinit_io_write: 0x2e603c, 0x80
dwc_ddrphy_apb_wr(32'h2e703c,32'h80);
phyinit_io_write: 0x2e703c, 0x80
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 2 Seq0BGPR23 to 0x53, NumMemClk_tRFCab=328.0, NumMemClk_7p5ns=6.0, NumMemClk_tXSR=334.0
dwc_ddrphy_apb_wr(32'h290817,32'h53);
phyinit_io_write: 0x290817, 0x53
dwc_ddrphy_apb_wr(32'h290818,32'h0);
phyinit_io_write: 0x290818, 0x0
dwc_ddrphy_apb_wr(32'h290819,32'h0);
phyinit_io_write: 0x290819, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 2 AC0 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h2300eb,32'h0);
phyinit_io_write: 0x2300eb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 2 AC1 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h2310eb,32'h0);
phyinit_io_write: 0x2310eb, 0x0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] End of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), Pstate=2


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPreTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=2
[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=2


/**
//
// Training firmware is *NOT* executed. This function replaces these steps
// in the PHY Initialization sequence:
//
//  (E) Set the PHY input clocks to the desired frequency
//  (F) Write the Message Block parameters for the training firmware
//  (G) Execute the Training Firmware
//  (H) Read the Message Block results
//
/**


[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Start of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=2
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] NumRank_total = 2
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] UIps = 156.250000, StepsPerUI = 64, FineStepsPs = 2.441406
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming ACXTxDly to 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming CKXTxDly to 0x40
dwc_ddrphy_apb_wr(32'h2300d9,32'h40);
phyinit_io_write: 0x2300d9, 0x40
dwc_ddrphy_apb_wr(32'h2300d8,32'h40);
phyinit_io_write: 0x2300d8, 0x40
dwc_ddrphy_apb_wr(32'h2301d8,32'h40);
phyinit_io_write: 0x2301d8, 0x40
dwc_ddrphy_apb_wr(32'h2302d8,32'h40);
phyinit_io_write: 0x2302d8, 0x40
dwc_ddrphy_apb_wr(32'h2303d8,32'h40);
phyinit_io_write: 0x2303d8, 0x40
dwc_ddrphy_apb_wr(32'h2304d8,32'h40);
phyinit_io_write: 0x2304d8, 0x40
dwc_ddrphy_apb_wr(32'h2305d8,32'h40);
phyinit_io_write: 0x2305d8, 0x40
dwc_ddrphy_apb_wr(32'h2306d8,32'h40);
phyinit_io_write: 0x2306d8, 0x40
dwc_ddrphy_apb_wr(32'h2308d8,32'h40);
phyinit_io_write: 0x2308d8, 0x40
dwc_ddrphy_apb_wr(32'h2309d8,32'h40);
phyinit_io_write: 0x2309d8, 0x40
dwc_ddrphy_apb_wr(32'h2310d9,32'h40);
phyinit_io_write: 0x2310d9, 0x40
dwc_ddrphy_apb_wr(32'h2310d8,32'h40);
phyinit_io_write: 0x2310d8, 0x40
dwc_ddrphy_apb_wr(32'h2311d8,32'h40);
phyinit_io_write: 0x2311d8, 0x40
dwc_ddrphy_apb_wr(32'h2312d8,32'h40);
phyinit_io_write: 0x2312d8, 0x40
dwc_ddrphy_apb_wr(32'h2313d8,32'h40);
phyinit_io_write: 0x2313d8, 0x40
dwc_ddrphy_apb_wr(32'h2314d8,32'h40);
phyinit_io_write: 0x2314d8, 0x40
dwc_ddrphy_apb_wr(32'h2315d8,32'h40);
phyinit_io_write: 0x2315d8, 0x40
dwc_ddrphy_apb_wr(32'h2316d8,32'h40);
phyinit_io_write: 0x2316d8, 0x40
dwc_ddrphy_apb_wr(32'h2318d8,32'h40);
phyinit_io_write: 0x2318d8, 0x40
dwc_ddrphy_apb_wr(32'h2319d8,32'h40);
phyinit_io_write: 0x2319d8, 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DRAM protocol = LPDDR5
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFI ratio = 1:4
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] CK freq (MHz) = 800
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tCK (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DQ UI (ps) = 156.250000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DfiClk period (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_Rx_Fifo_Dly (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlTxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlRxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PllBypass = 0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal = 3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal_Dly (ps) = 628
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tWCK2DQO (ps) = 1000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_tDQS2DQ (ps) = 285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Read Drift (ps) = 1285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Fixed offset (DfiClk) = 2.000000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL margin (DfiClk) = 1
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (ps) = 3339
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (DfiClk) = 6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming HwtMRL to 0x6
dwc_ddrphy_apb_wr(32'h210000,32'h6);
phyinit_io_write: 0x210000, 0x6
dwc_ddrphy_apb_wr(32'h211000,32'h6);
phyinit_io_write: 0x211000, 0x6
dwc_ddrphy_apb_wr(32'h212000,32'h6);
phyinit_io_write: 0x212000, 0x6
dwc_ddrphy_apb_wr(32'h213000,32'h6);
phyinit_io_write: 0x213000, 0x6
dwc_ddrphy_apb_wr(32'h27000d,32'h6);
phyinit_io_write: 0x27000d, 0x6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming TxWckDlyTg0/Tg1 to 0x200
dwc_ddrphy_apb_wr(32'h21002a,32'h200);
phyinit_io_write: 0x21002a, 0x200
dwc_ddrphy_apb_wr(32'h21002b,32'h200);
phyinit_io_write: 0x21002b, 0x200
dwc_ddrphy_apb_wr(32'h21102a,32'h200);
phyinit_io_write: 0x21102a, 0x200
dwc_ddrphy_apb_wr(32'h21102b,32'h200);
phyinit_io_write: 0x21102b, 0x200
dwc_ddrphy_apb_wr(32'h21202a,32'h200);
phyinit_io_write: 0x21202a, 0x200
dwc_ddrphy_apb_wr(32'h21202b,32'h200);
phyinit_io_write: 0x21202b, 0x200
dwc_ddrphy_apb_wr(32'h21302a,32'h200);
phyinit_io_write: 0x21302a, 0x200
dwc_ddrphy_apb_wr(32'h21302b,32'h200);
phyinit_io_write: 0x21302b, 0x200
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming TxDqsDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h210028,32'hed);
phyinit_io_write: 0x210028, 0xed
dwc_ddrphy_apb_wr(32'h210029,32'hed);
phyinit_io_write: 0x210029, 0xed
dwc_ddrphy_apb_wr(32'h211028,32'hed);
phyinit_io_write: 0x211028, 0xed
dwc_ddrphy_apb_wr(32'h211029,32'hed);
phyinit_io_write: 0x211029, 0xed
dwc_ddrphy_apb_wr(32'h212028,32'hed);
phyinit_io_write: 0x212028, 0xed
dwc_ddrphy_apb_wr(32'h212029,32'hed);
phyinit_io_write: 0x212029, 0xed
dwc_ddrphy_apb_wr(32'h213028,32'hed);
phyinit_io_write: 0x213028, 0xed
dwc_ddrphy_apb_wr(32'h213029,32'hed);
phyinit_io_write: 0x213029, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming TxDqDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h21007a,32'hed);
phyinit_io_write: 0x21007a, 0xed
dwc_ddrphy_apb_wr(32'h21007b,32'hed);
phyinit_io_write: 0x21007b, 0xed
dwc_ddrphy_apb_wr(32'h21017a,32'hed);
phyinit_io_write: 0x21017a, 0xed
dwc_ddrphy_apb_wr(32'h21017b,32'hed);
phyinit_io_write: 0x21017b, 0xed
dwc_ddrphy_apb_wr(32'h21027a,32'hed);
phyinit_io_write: 0x21027a, 0xed
dwc_ddrphy_apb_wr(32'h21027b,32'hed);
phyinit_io_write: 0x21027b, 0xed
dwc_ddrphy_apb_wr(32'h21037a,32'hed);
phyinit_io_write: 0x21037a, 0xed
dwc_ddrphy_apb_wr(32'h21037b,32'hed);
phyinit_io_write: 0x21037b, 0xed
dwc_ddrphy_apb_wr(32'h21047a,32'hed);
phyinit_io_write: 0x21047a, 0xed
dwc_ddrphy_apb_wr(32'h21047b,32'hed);
phyinit_io_write: 0x21047b, 0xed
dwc_ddrphy_apb_wr(32'h21057a,32'hed);
phyinit_io_write: 0x21057a, 0xed
dwc_ddrphy_apb_wr(32'h21057b,32'hed);
phyinit_io_write: 0x21057b, 0xed
dwc_ddrphy_apb_wr(32'h21067a,32'hed);
phyinit_io_write: 0x21067a, 0xed
dwc_ddrphy_apb_wr(32'h21067b,32'hed);
phyinit_io_write: 0x21067b, 0xed
dwc_ddrphy_apb_wr(32'h21077a,32'hed);
phyinit_io_write: 0x21077a, 0xed
dwc_ddrphy_apb_wr(32'h21077b,32'hed);
phyinit_io_write: 0x21077b, 0xed
dwc_ddrphy_apb_wr(32'h21087a,32'hed);
phyinit_io_write: 0x21087a, 0xed
dwc_ddrphy_apb_wr(32'h21087b,32'hed);
phyinit_io_write: 0x21087b, 0xed
dwc_ddrphy_apb_wr(32'h21107a,32'hed);
phyinit_io_write: 0x21107a, 0xed
dwc_ddrphy_apb_wr(32'h21107b,32'hed);
phyinit_io_write: 0x21107b, 0xed
dwc_ddrphy_apb_wr(32'h21117a,32'hed);
phyinit_io_write: 0x21117a, 0xed
dwc_ddrphy_apb_wr(32'h21117b,32'hed);
phyinit_io_write: 0x21117b, 0xed
dwc_ddrphy_apb_wr(32'h21127a,32'hed);
phyinit_io_write: 0x21127a, 0xed
dwc_ddrphy_apb_wr(32'h21127b,32'hed);
phyinit_io_write: 0x21127b, 0xed
dwc_ddrphy_apb_wr(32'h21137a,32'hed);
phyinit_io_write: 0x21137a, 0xed
dwc_ddrphy_apb_wr(32'h21137b,32'hed);
phyinit_io_write: 0x21137b, 0xed
dwc_ddrphy_apb_wr(32'h21147a,32'hed);
phyinit_io_write: 0x21147a, 0xed
dwc_ddrphy_apb_wr(32'h21147b,32'hed);
phyinit_io_write: 0x21147b, 0xed
dwc_ddrphy_apb_wr(32'h21157a,32'hed);
phyinit_io_write: 0x21157a, 0xed
dwc_ddrphy_apb_wr(32'h21157b,32'hed);
phyinit_io_write: 0x21157b, 0xed
dwc_ddrphy_apb_wr(32'h21167a,32'hed);
phyinit_io_write: 0x21167a, 0xed
dwc_ddrphy_apb_wr(32'h21167b,32'hed);
phyinit_io_write: 0x21167b, 0xed
dwc_ddrphy_apb_wr(32'h21177a,32'hed);
phyinit_io_write: 0x21177a, 0xed
dwc_ddrphy_apb_wr(32'h21177b,32'hed);
phyinit_io_write: 0x21177b, 0xed
dwc_ddrphy_apb_wr(32'h21187a,32'hed);
phyinit_io_write: 0x21187a, 0xed
dwc_ddrphy_apb_wr(32'h21187b,32'hed);
phyinit_io_write: 0x21187b, 0xed
dwc_ddrphy_apb_wr(32'h21207a,32'hed);
phyinit_io_write: 0x21207a, 0xed
dwc_ddrphy_apb_wr(32'h21207b,32'hed);
phyinit_io_write: 0x21207b, 0xed
dwc_ddrphy_apb_wr(32'h21217a,32'hed);
phyinit_io_write: 0x21217a, 0xed
dwc_ddrphy_apb_wr(32'h21217b,32'hed);
phyinit_io_write: 0x21217b, 0xed
dwc_ddrphy_apb_wr(32'h21227a,32'hed);
phyinit_io_write: 0x21227a, 0xed
dwc_ddrphy_apb_wr(32'h21227b,32'hed);
phyinit_io_write: 0x21227b, 0xed
dwc_ddrphy_apb_wr(32'h21237a,32'hed);
phyinit_io_write: 0x21237a, 0xed
dwc_ddrphy_apb_wr(32'h21237b,32'hed);
phyinit_io_write: 0x21237b, 0xed
dwc_ddrphy_apb_wr(32'h21247a,32'hed);
phyinit_io_write: 0x21247a, 0xed
dwc_ddrphy_apb_wr(32'h21247b,32'hed);
phyinit_io_write: 0x21247b, 0xed
dwc_ddrphy_apb_wr(32'h21257a,32'hed);
phyinit_io_write: 0x21257a, 0xed
dwc_ddrphy_apb_wr(32'h21257b,32'hed);
phyinit_io_write: 0x21257b, 0xed
dwc_ddrphy_apb_wr(32'h21267a,32'hed);
phyinit_io_write: 0x21267a, 0xed
dwc_ddrphy_apb_wr(32'h21267b,32'hed);
phyinit_io_write: 0x21267b, 0xed
dwc_ddrphy_apb_wr(32'h21277a,32'hed);
phyinit_io_write: 0x21277a, 0xed
dwc_ddrphy_apb_wr(32'h21277b,32'hed);
phyinit_io_write: 0x21277b, 0xed
dwc_ddrphy_apb_wr(32'h21287a,32'hed);
phyinit_io_write: 0x21287a, 0xed
dwc_ddrphy_apb_wr(32'h21287b,32'hed);
phyinit_io_write: 0x21287b, 0xed
dwc_ddrphy_apb_wr(32'h21307a,32'hed);
phyinit_io_write: 0x21307a, 0xed
dwc_ddrphy_apb_wr(32'h21307b,32'hed);
phyinit_io_write: 0x21307b, 0xed
dwc_ddrphy_apb_wr(32'h21317a,32'hed);
phyinit_io_write: 0x21317a, 0xed
dwc_ddrphy_apb_wr(32'h21317b,32'hed);
phyinit_io_write: 0x21317b, 0xed
dwc_ddrphy_apb_wr(32'h21327a,32'hed);
phyinit_io_write: 0x21327a, 0xed
dwc_ddrphy_apb_wr(32'h21327b,32'hed);
phyinit_io_write: 0x21327b, 0xed
dwc_ddrphy_apb_wr(32'h21337a,32'hed);
phyinit_io_write: 0x21337a, 0xed
dwc_ddrphy_apb_wr(32'h21337b,32'hed);
phyinit_io_write: 0x21337b, 0xed
dwc_ddrphy_apb_wr(32'h21347a,32'hed);
phyinit_io_write: 0x21347a, 0xed
dwc_ddrphy_apb_wr(32'h21347b,32'hed);
phyinit_io_write: 0x21347b, 0xed
dwc_ddrphy_apb_wr(32'h21357a,32'hed);
phyinit_io_write: 0x21357a, 0xed
dwc_ddrphy_apb_wr(32'h21357b,32'hed);
phyinit_io_write: 0x21357b, 0xed
dwc_ddrphy_apb_wr(32'h21367a,32'hed);
phyinit_io_write: 0x21367a, 0xed
dwc_ddrphy_apb_wr(32'h21367b,32'hed);
phyinit_io_write: 0x21367b, 0xed
dwc_ddrphy_apb_wr(32'h21377a,32'hed);
phyinit_io_write: 0x21377a, 0xed
dwc_ddrphy_apb_wr(32'h21377b,32'hed);
phyinit_io_write: 0x21377b, 0xed
dwc_ddrphy_apb_wr(32'h21387a,32'hed);
phyinit_io_write: 0x21387a, 0xed
dwc_ddrphy_apb_wr(32'h21387b,32'hed);
phyinit_io_write: 0x21387b, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming RxDigStrbDlyTg0/Tg1 to 0x3b9
dwc_ddrphy_apb_wr(32'h210078,32'h3b9);
phyinit_io_write: 0x210078, 0x3b9
dwc_ddrphy_apb_wr(32'h210079,32'h3b9);
phyinit_io_write: 0x210079, 0x3b9
dwc_ddrphy_apb_wr(32'h210178,32'h3b9);
phyinit_io_write: 0x210178, 0x3b9
dwc_ddrphy_apb_wr(32'h210179,32'h3b9);
phyinit_io_write: 0x210179, 0x3b9
dwc_ddrphy_apb_wr(32'h210278,32'h3b9);
phyinit_io_write: 0x210278, 0x3b9
dwc_ddrphy_apb_wr(32'h210279,32'h3b9);
phyinit_io_write: 0x210279, 0x3b9
dwc_ddrphy_apb_wr(32'h210378,32'h3b9);
phyinit_io_write: 0x210378, 0x3b9
dwc_ddrphy_apb_wr(32'h210379,32'h3b9);
phyinit_io_write: 0x210379, 0x3b9
dwc_ddrphy_apb_wr(32'h210478,32'h3b9);
phyinit_io_write: 0x210478, 0x3b9
dwc_ddrphy_apb_wr(32'h210479,32'h3b9);
phyinit_io_write: 0x210479, 0x3b9
dwc_ddrphy_apb_wr(32'h210578,32'h3b9);
phyinit_io_write: 0x210578, 0x3b9
dwc_ddrphy_apb_wr(32'h210579,32'h3b9);
phyinit_io_write: 0x210579, 0x3b9
dwc_ddrphy_apb_wr(32'h210678,32'h3b9);
phyinit_io_write: 0x210678, 0x3b9
dwc_ddrphy_apb_wr(32'h210679,32'h3b9);
phyinit_io_write: 0x210679, 0x3b9
dwc_ddrphy_apb_wr(32'h210778,32'h3b9);
phyinit_io_write: 0x210778, 0x3b9
dwc_ddrphy_apb_wr(32'h210779,32'h3b9);
phyinit_io_write: 0x210779, 0x3b9
dwc_ddrphy_apb_wr(32'h210878,32'h3b9);
phyinit_io_write: 0x210878, 0x3b9
dwc_ddrphy_apb_wr(32'h210879,32'h3b9);
phyinit_io_write: 0x210879, 0x3b9
dwc_ddrphy_apb_wr(32'h211078,32'h3b9);
phyinit_io_write: 0x211078, 0x3b9
dwc_ddrphy_apb_wr(32'h211079,32'h3b9);
phyinit_io_write: 0x211079, 0x3b9
dwc_ddrphy_apb_wr(32'h211178,32'h3b9);
phyinit_io_write: 0x211178, 0x3b9
dwc_ddrphy_apb_wr(32'h211179,32'h3b9);
phyinit_io_write: 0x211179, 0x3b9
dwc_ddrphy_apb_wr(32'h211278,32'h3b9);
phyinit_io_write: 0x211278, 0x3b9
dwc_ddrphy_apb_wr(32'h211279,32'h3b9);
phyinit_io_write: 0x211279, 0x3b9
dwc_ddrphy_apb_wr(32'h211378,32'h3b9);
phyinit_io_write: 0x211378, 0x3b9
dwc_ddrphy_apb_wr(32'h211379,32'h3b9);
phyinit_io_write: 0x211379, 0x3b9
dwc_ddrphy_apb_wr(32'h211478,32'h3b9);
phyinit_io_write: 0x211478, 0x3b9
dwc_ddrphy_apb_wr(32'h211479,32'h3b9);
phyinit_io_write: 0x211479, 0x3b9
dwc_ddrphy_apb_wr(32'h211578,32'h3b9);
phyinit_io_write: 0x211578, 0x3b9
dwc_ddrphy_apb_wr(32'h211579,32'h3b9);
phyinit_io_write: 0x211579, 0x3b9
dwc_ddrphy_apb_wr(32'h211678,32'h3b9);
phyinit_io_write: 0x211678, 0x3b9
dwc_ddrphy_apb_wr(32'h211679,32'h3b9);
phyinit_io_write: 0x211679, 0x3b9
dwc_ddrphy_apb_wr(32'h211778,32'h3b9);
phyinit_io_write: 0x211778, 0x3b9
dwc_ddrphy_apb_wr(32'h211779,32'h3b9);
phyinit_io_write: 0x211779, 0x3b9
dwc_ddrphy_apb_wr(32'h211878,32'h3b9);
phyinit_io_write: 0x211878, 0x3b9
dwc_ddrphy_apb_wr(32'h211879,32'h3b9);
phyinit_io_write: 0x211879, 0x3b9
dwc_ddrphy_apb_wr(32'h212078,32'h3b9);
phyinit_io_write: 0x212078, 0x3b9
dwc_ddrphy_apb_wr(32'h212079,32'h3b9);
phyinit_io_write: 0x212079, 0x3b9
dwc_ddrphy_apb_wr(32'h212178,32'h3b9);
phyinit_io_write: 0x212178, 0x3b9
dwc_ddrphy_apb_wr(32'h212179,32'h3b9);
phyinit_io_write: 0x212179, 0x3b9
dwc_ddrphy_apb_wr(32'h212278,32'h3b9);
phyinit_io_write: 0x212278, 0x3b9
dwc_ddrphy_apb_wr(32'h212279,32'h3b9);
phyinit_io_write: 0x212279, 0x3b9
dwc_ddrphy_apb_wr(32'h212378,32'h3b9);
phyinit_io_write: 0x212378, 0x3b9
dwc_ddrphy_apb_wr(32'h212379,32'h3b9);
phyinit_io_write: 0x212379, 0x3b9
dwc_ddrphy_apb_wr(32'h212478,32'h3b9);
phyinit_io_write: 0x212478, 0x3b9
dwc_ddrphy_apb_wr(32'h212479,32'h3b9);
phyinit_io_write: 0x212479, 0x3b9
dwc_ddrphy_apb_wr(32'h212578,32'h3b9);
phyinit_io_write: 0x212578, 0x3b9
dwc_ddrphy_apb_wr(32'h212579,32'h3b9);
phyinit_io_write: 0x212579, 0x3b9
dwc_ddrphy_apb_wr(32'h212678,32'h3b9);
phyinit_io_write: 0x212678, 0x3b9
dwc_ddrphy_apb_wr(32'h212679,32'h3b9);
phyinit_io_write: 0x212679, 0x3b9
dwc_ddrphy_apb_wr(32'h212778,32'h3b9);
phyinit_io_write: 0x212778, 0x3b9
dwc_ddrphy_apb_wr(32'h212779,32'h3b9);
phyinit_io_write: 0x212779, 0x3b9
dwc_ddrphy_apb_wr(32'h212878,32'h3b9);
phyinit_io_write: 0x212878, 0x3b9
dwc_ddrphy_apb_wr(32'h212879,32'h3b9);
phyinit_io_write: 0x212879, 0x3b9
dwc_ddrphy_apb_wr(32'h213078,32'h3b9);
phyinit_io_write: 0x213078, 0x3b9
dwc_ddrphy_apb_wr(32'h213079,32'h3b9);
phyinit_io_write: 0x213079, 0x3b9
dwc_ddrphy_apb_wr(32'h213178,32'h3b9);
phyinit_io_write: 0x213178, 0x3b9
dwc_ddrphy_apb_wr(32'h213179,32'h3b9);
phyinit_io_write: 0x213179, 0x3b9
dwc_ddrphy_apb_wr(32'h213278,32'h3b9);
phyinit_io_write: 0x213278, 0x3b9
dwc_ddrphy_apb_wr(32'h213279,32'h3b9);
phyinit_io_write: 0x213279, 0x3b9
dwc_ddrphy_apb_wr(32'h213378,32'h3b9);
phyinit_io_write: 0x213378, 0x3b9
dwc_ddrphy_apb_wr(32'h213379,32'h3b9);
phyinit_io_write: 0x213379, 0x3b9
dwc_ddrphy_apb_wr(32'h213478,32'h3b9);
phyinit_io_write: 0x213478, 0x3b9
dwc_ddrphy_apb_wr(32'h213479,32'h3b9);
phyinit_io_write: 0x213479, 0x3b9
dwc_ddrphy_apb_wr(32'h213578,32'h3b9);
phyinit_io_write: 0x213578, 0x3b9
dwc_ddrphy_apb_wr(32'h213579,32'h3b9);
phyinit_io_write: 0x213579, 0x3b9
dwc_ddrphy_apb_wr(32'h213678,32'h3b9);
phyinit_io_write: 0x213678, 0x3b9
dwc_ddrphy_apb_wr(32'h213679,32'h3b9);
phyinit_io_write: 0x213679, 0x3b9
dwc_ddrphy_apb_wr(32'h213778,32'h3b9);
phyinit_io_write: 0x213778, 0x3b9
dwc_ddrphy_apb_wr(32'h213779,32'h3b9);
phyinit_io_write: 0x213779, 0x3b9
dwc_ddrphy_apb_wr(32'h213878,32'h3b9);
phyinit_io_write: 0x213878, 0x3b9
dwc_ddrphy_apb_wr(32'h213879,32'h3b9);
phyinit_io_write: 0x213879, 0x3b9
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, pUserInputSim->tWCK2DQO=1000, tSTAOFF=0, tCASL_add=0, tPDM=0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming RxEnDlyTg0/Tg1 to 0x319
dwc_ddrphy_apb_wr(32'h210020,32'h319);
phyinit_io_write: 0x210020, 0x319
dwc_ddrphy_apb_wr(32'h210021,32'h319);
phyinit_io_write: 0x210021, 0x319
dwc_ddrphy_apb_wr(32'h211020,32'h319);
phyinit_io_write: 0x211020, 0x319
dwc_ddrphy_apb_wr(32'h211021,32'h319);
phyinit_io_write: 0x211021, 0x319
dwc_ddrphy_apb_wr(32'h212020,32'h319);
phyinit_io_write: 0x212020, 0x319
dwc_ddrphy_apb_wr(32'h212021,32'h319);
phyinit_io_write: 0x212021, 0x319
dwc_ddrphy_apb_wr(32'h213020,32'h319);
phyinit_io_write: 0x213020, 0x319
dwc_ddrphy_apb_wr(32'h213021,32'h319);
phyinit_io_write: 0x213021, 0x319
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming RxClkT2UIDlyTg0/Tg1 and RxClkC2UIDlyTg0/Tg1 to 0x12b
dwc_ddrphy_apb_wr(32'h210010,32'h12b);
phyinit_io_write: 0x210010, 0x12b
dwc_ddrphy_apb_wr(32'h210011,32'h12b);
phyinit_io_write: 0x210011, 0x12b
dwc_ddrphy_apb_wr(32'h210012,32'h12b);
phyinit_io_write: 0x210012, 0x12b
dwc_ddrphy_apb_wr(32'h210013,32'h12b);
phyinit_io_write: 0x210013, 0x12b
dwc_ddrphy_apb_wr(32'h210110,32'h12b);
phyinit_io_write: 0x210110, 0x12b
dwc_ddrphy_apb_wr(32'h210111,32'h12b);
phyinit_io_write: 0x210111, 0x12b
dwc_ddrphy_apb_wr(32'h210112,32'h12b);
phyinit_io_write: 0x210112, 0x12b
dwc_ddrphy_apb_wr(32'h210113,32'h12b);
phyinit_io_write: 0x210113, 0x12b
dwc_ddrphy_apb_wr(32'h210210,32'h12b);
phyinit_io_write: 0x210210, 0x12b
dwc_ddrphy_apb_wr(32'h210211,32'h12b);
phyinit_io_write: 0x210211, 0x12b
dwc_ddrphy_apb_wr(32'h210212,32'h12b);
phyinit_io_write: 0x210212, 0x12b
dwc_ddrphy_apb_wr(32'h210213,32'h12b);
phyinit_io_write: 0x210213, 0x12b
dwc_ddrphy_apb_wr(32'h210310,32'h12b);
phyinit_io_write: 0x210310, 0x12b
dwc_ddrphy_apb_wr(32'h210311,32'h12b);
phyinit_io_write: 0x210311, 0x12b
dwc_ddrphy_apb_wr(32'h210312,32'h12b);
phyinit_io_write: 0x210312, 0x12b
dwc_ddrphy_apb_wr(32'h210313,32'h12b);
phyinit_io_write: 0x210313, 0x12b
dwc_ddrphy_apb_wr(32'h210410,32'h12b);
phyinit_io_write: 0x210410, 0x12b
dwc_ddrphy_apb_wr(32'h210411,32'h12b);
phyinit_io_write: 0x210411, 0x12b
dwc_ddrphy_apb_wr(32'h210412,32'h12b);
phyinit_io_write: 0x210412, 0x12b
dwc_ddrphy_apb_wr(32'h210413,32'h12b);
phyinit_io_write: 0x210413, 0x12b
dwc_ddrphy_apb_wr(32'h210510,32'h12b);
phyinit_io_write: 0x210510, 0x12b
dwc_ddrphy_apb_wr(32'h210511,32'h12b);
phyinit_io_write: 0x210511, 0x12b
dwc_ddrphy_apb_wr(32'h210512,32'h12b);
phyinit_io_write: 0x210512, 0x12b
dwc_ddrphy_apb_wr(32'h210513,32'h12b);
phyinit_io_write: 0x210513, 0x12b
dwc_ddrphy_apb_wr(32'h210610,32'h12b);
phyinit_io_write: 0x210610, 0x12b
dwc_ddrphy_apb_wr(32'h210611,32'h12b);
phyinit_io_write: 0x210611, 0x12b
dwc_ddrphy_apb_wr(32'h210612,32'h12b);
phyinit_io_write: 0x210612, 0x12b
dwc_ddrphy_apb_wr(32'h210613,32'h12b);
phyinit_io_write: 0x210613, 0x12b
dwc_ddrphy_apb_wr(32'h210710,32'h12b);
phyinit_io_write: 0x210710, 0x12b
dwc_ddrphy_apb_wr(32'h210711,32'h12b);
phyinit_io_write: 0x210711, 0x12b
dwc_ddrphy_apb_wr(32'h210712,32'h12b);
phyinit_io_write: 0x210712, 0x12b
dwc_ddrphy_apb_wr(32'h210713,32'h12b);
phyinit_io_write: 0x210713, 0x12b
dwc_ddrphy_apb_wr(32'h210810,32'h12b);
phyinit_io_write: 0x210810, 0x12b
dwc_ddrphy_apb_wr(32'h210811,32'h12b);
phyinit_io_write: 0x210811, 0x12b
dwc_ddrphy_apb_wr(32'h210812,32'h12b);
phyinit_io_write: 0x210812, 0x12b
dwc_ddrphy_apb_wr(32'h210813,32'h12b);
phyinit_io_write: 0x210813, 0x12b
dwc_ddrphy_apb_wr(32'h211010,32'h12b);
phyinit_io_write: 0x211010, 0x12b
dwc_ddrphy_apb_wr(32'h211011,32'h12b);
phyinit_io_write: 0x211011, 0x12b
dwc_ddrphy_apb_wr(32'h211012,32'h12b);
phyinit_io_write: 0x211012, 0x12b
dwc_ddrphy_apb_wr(32'h211013,32'h12b);
phyinit_io_write: 0x211013, 0x12b
dwc_ddrphy_apb_wr(32'h211110,32'h12b);
phyinit_io_write: 0x211110, 0x12b
dwc_ddrphy_apb_wr(32'h211111,32'h12b);
phyinit_io_write: 0x211111, 0x12b
dwc_ddrphy_apb_wr(32'h211112,32'h12b);
phyinit_io_write: 0x211112, 0x12b
dwc_ddrphy_apb_wr(32'h211113,32'h12b);
phyinit_io_write: 0x211113, 0x12b
dwc_ddrphy_apb_wr(32'h211210,32'h12b);
phyinit_io_write: 0x211210, 0x12b
dwc_ddrphy_apb_wr(32'h211211,32'h12b);
phyinit_io_write: 0x211211, 0x12b
dwc_ddrphy_apb_wr(32'h211212,32'h12b);
phyinit_io_write: 0x211212, 0x12b
dwc_ddrphy_apb_wr(32'h211213,32'h12b);
phyinit_io_write: 0x211213, 0x12b
dwc_ddrphy_apb_wr(32'h211310,32'h12b);
phyinit_io_write: 0x211310, 0x12b
dwc_ddrphy_apb_wr(32'h211311,32'h12b);
phyinit_io_write: 0x211311, 0x12b
dwc_ddrphy_apb_wr(32'h211312,32'h12b);
phyinit_io_write: 0x211312, 0x12b
dwc_ddrphy_apb_wr(32'h211313,32'h12b);
phyinit_io_write: 0x211313, 0x12b
dwc_ddrphy_apb_wr(32'h211410,32'h12b);
phyinit_io_write: 0x211410, 0x12b
dwc_ddrphy_apb_wr(32'h211411,32'h12b);
phyinit_io_write: 0x211411, 0x12b
dwc_ddrphy_apb_wr(32'h211412,32'h12b);
phyinit_io_write: 0x211412, 0x12b
dwc_ddrphy_apb_wr(32'h211413,32'h12b);
phyinit_io_write: 0x211413, 0x12b
dwc_ddrphy_apb_wr(32'h211510,32'h12b);
phyinit_io_write: 0x211510, 0x12b
dwc_ddrphy_apb_wr(32'h211511,32'h12b);
phyinit_io_write: 0x211511, 0x12b
dwc_ddrphy_apb_wr(32'h211512,32'h12b);
phyinit_io_write: 0x211512, 0x12b
dwc_ddrphy_apb_wr(32'h211513,32'h12b);
phyinit_io_write: 0x211513, 0x12b
dwc_ddrphy_apb_wr(32'h211610,32'h12b);
phyinit_io_write: 0x211610, 0x12b
dwc_ddrphy_apb_wr(32'h211611,32'h12b);
phyinit_io_write: 0x211611, 0x12b
dwc_ddrphy_apb_wr(32'h211612,32'h12b);
phyinit_io_write: 0x211612, 0x12b
dwc_ddrphy_apb_wr(32'h211613,32'h12b);
phyinit_io_write: 0x211613, 0x12b
dwc_ddrphy_apb_wr(32'h211710,32'h12b);
phyinit_io_write: 0x211710, 0x12b
dwc_ddrphy_apb_wr(32'h211711,32'h12b);
phyinit_io_write: 0x211711, 0x12b
dwc_ddrphy_apb_wr(32'h211712,32'h12b);
phyinit_io_write: 0x211712, 0x12b
dwc_ddrphy_apb_wr(32'h211713,32'h12b);
phyinit_io_write: 0x211713, 0x12b
dwc_ddrphy_apb_wr(32'h211810,32'h12b);
phyinit_io_write: 0x211810, 0x12b
dwc_ddrphy_apb_wr(32'h211811,32'h12b);
phyinit_io_write: 0x211811, 0x12b
dwc_ddrphy_apb_wr(32'h211812,32'h12b);
phyinit_io_write: 0x211812, 0x12b
dwc_ddrphy_apb_wr(32'h211813,32'h12b);
phyinit_io_write: 0x211813, 0x12b
dwc_ddrphy_apb_wr(32'h212010,32'h12b);
phyinit_io_write: 0x212010, 0x12b
dwc_ddrphy_apb_wr(32'h212011,32'h12b);
phyinit_io_write: 0x212011, 0x12b
dwc_ddrphy_apb_wr(32'h212012,32'h12b);
phyinit_io_write: 0x212012, 0x12b
dwc_ddrphy_apb_wr(32'h212013,32'h12b);
phyinit_io_write: 0x212013, 0x12b
dwc_ddrphy_apb_wr(32'h212110,32'h12b);
phyinit_io_write: 0x212110, 0x12b
dwc_ddrphy_apb_wr(32'h212111,32'h12b);
phyinit_io_write: 0x212111, 0x12b
dwc_ddrphy_apb_wr(32'h212112,32'h12b);
phyinit_io_write: 0x212112, 0x12b
dwc_ddrphy_apb_wr(32'h212113,32'h12b);
phyinit_io_write: 0x212113, 0x12b
dwc_ddrphy_apb_wr(32'h212210,32'h12b);
phyinit_io_write: 0x212210, 0x12b
dwc_ddrphy_apb_wr(32'h212211,32'h12b);
phyinit_io_write: 0x212211, 0x12b
dwc_ddrphy_apb_wr(32'h212212,32'h12b);
phyinit_io_write: 0x212212, 0x12b
dwc_ddrphy_apb_wr(32'h212213,32'h12b);
phyinit_io_write: 0x212213, 0x12b
dwc_ddrphy_apb_wr(32'h212310,32'h12b);
phyinit_io_write: 0x212310, 0x12b
dwc_ddrphy_apb_wr(32'h212311,32'h12b);
phyinit_io_write: 0x212311, 0x12b
dwc_ddrphy_apb_wr(32'h212312,32'h12b);
phyinit_io_write: 0x212312, 0x12b
dwc_ddrphy_apb_wr(32'h212313,32'h12b);
phyinit_io_write: 0x212313, 0x12b
dwc_ddrphy_apb_wr(32'h212410,32'h12b);
phyinit_io_write: 0x212410, 0x12b
dwc_ddrphy_apb_wr(32'h212411,32'h12b);
phyinit_io_write: 0x212411, 0x12b
dwc_ddrphy_apb_wr(32'h212412,32'h12b);
phyinit_io_write: 0x212412, 0x12b
dwc_ddrphy_apb_wr(32'h212413,32'h12b);
phyinit_io_write: 0x212413, 0x12b
dwc_ddrphy_apb_wr(32'h212510,32'h12b);
phyinit_io_write: 0x212510, 0x12b
dwc_ddrphy_apb_wr(32'h212511,32'h12b);
phyinit_io_write: 0x212511, 0x12b
dwc_ddrphy_apb_wr(32'h212512,32'h12b);
phyinit_io_write: 0x212512, 0x12b
dwc_ddrphy_apb_wr(32'h212513,32'h12b);
phyinit_io_write: 0x212513, 0x12b
dwc_ddrphy_apb_wr(32'h212610,32'h12b);
phyinit_io_write: 0x212610, 0x12b
dwc_ddrphy_apb_wr(32'h212611,32'h12b);
phyinit_io_write: 0x212611, 0x12b
dwc_ddrphy_apb_wr(32'h212612,32'h12b);
phyinit_io_write: 0x212612, 0x12b
dwc_ddrphy_apb_wr(32'h212613,32'h12b);
phyinit_io_write: 0x212613, 0x12b
dwc_ddrphy_apb_wr(32'h212710,32'h12b);
phyinit_io_write: 0x212710, 0x12b
dwc_ddrphy_apb_wr(32'h212711,32'h12b);
phyinit_io_write: 0x212711, 0x12b
dwc_ddrphy_apb_wr(32'h212712,32'h12b);
phyinit_io_write: 0x212712, 0x12b
dwc_ddrphy_apb_wr(32'h212713,32'h12b);
phyinit_io_write: 0x212713, 0x12b
dwc_ddrphy_apb_wr(32'h212810,32'h12b);
phyinit_io_write: 0x212810, 0x12b
dwc_ddrphy_apb_wr(32'h212811,32'h12b);
phyinit_io_write: 0x212811, 0x12b
dwc_ddrphy_apb_wr(32'h212812,32'h12b);
phyinit_io_write: 0x212812, 0x12b
dwc_ddrphy_apb_wr(32'h212813,32'h12b);
phyinit_io_write: 0x212813, 0x12b
dwc_ddrphy_apb_wr(32'h213010,32'h12b);
phyinit_io_write: 0x213010, 0x12b
dwc_ddrphy_apb_wr(32'h213011,32'h12b);
phyinit_io_write: 0x213011, 0x12b
dwc_ddrphy_apb_wr(32'h213012,32'h12b);
phyinit_io_write: 0x213012, 0x12b
dwc_ddrphy_apb_wr(32'h213013,32'h12b);
phyinit_io_write: 0x213013, 0x12b
dwc_ddrphy_apb_wr(32'h213110,32'h12b);
phyinit_io_write: 0x213110, 0x12b
dwc_ddrphy_apb_wr(32'h213111,32'h12b);
phyinit_io_write: 0x213111, 0x12b
dwc_ddrphy_apb_wr(32'h213112,32'h12b);
phyinit_io_write: 0x213112, 0x12b
dwc_ddrphy_apb_wr(32'h213113,32'h12b);
phyinit_io_write: 0x213113, 0x12b
dwc_ddrphy_apb_wr(32'h213210,32'h12b);
phyinit_io_write: 0x213210, 0x12b
dwc_ddrphy_apb_wr(32'h213211,32'h12b);
phyinit_io_write: 0x213211, 0x12b
dwc_ddrphy_apb_wr(32'h213212,32'h12b);
phyinit_io_write: 0x213212, 0x12b
dwc_ddrphy_apb_wr(32'h213213,32'h12b);
phyinit_io_write: 0x213213, 0x12b
dwc_ddrphy_apb_wr(32'h213310,32'h12b);
phyinit_io_write: 0x213310, 0x12b
dwc_ddrphy_apb_wr(32'h213311,32'h12b);
phyinit_io_write: 0x213311, 0x12b
dwc_ddrphy_apb_wr(32'h213312,32'h12b);
phyinit_io_write: 0x213312, 0x12b
dwc_ddrphy_apb_wr(32'h213313,32'h12b);
phyinit_io_write: 0x213313, 0x12b
dwc_ddrphy_apb_wr(32'h213410,32'h12b);
phyinit_io_write: 0x213410, 0x12b
dwc_ddrphy_apb_wr(32'h213411,32'h12b);
phyinit_io_write: 0x213411, 0x12b
dwc_ddrphy_apb_wr(32'h213412,32'h12b);
phyinit_io_write: 0x213412, 0x12b
dwc_ddrphy_apb_wr(32'h213413,32'h12b);
phyinit_io_write: 0x213413, 0x12b
dwc_ddrphy_apb_wr(32'h213510,32'h12b);
phyinit_io_write: 0x213510, 0x12b
dwc_ddrphy_apb_wr(32'h213511,32'h12b);
phyinit_io_write: 0x213511, 0x12b
dwc_ddrphy_apb_wr(32'h213512,32'h12b);
phyinit_io_write: 0x213512, 0x12b
dwc_ddrphy_apb_wr(32'h213513,32'h12b);
phyinit_io_write: 0x213513, 0x12b
dwc_ddrphy_apb_wr(32'h213610,32'h12b);
phyinit_io_write: 0x213610, 0x12b
dwc_ddrphy_apb_wr(32'h213611,32'h12b);
phyinit_io_write: 0x213611, 0x12b
dwc_ddrphy_apb_wr(32'h213612,32'h12b);
phyinit_io_write: 0x213612, 0x12b
dwc_ddrphy_apb_wr(32'h213613,32'h12b);
phyinit_io_write: 0x213613, 0x12b
dwc_ddrphy_apb_wr(32'h213710,32'h12b);
phyinit_io_write: 0x213710, 0x12b
dwc_ddrphy_apb_wr(32'h213711,32'h12b);
phyinit_io_write: 0x213711, 0x12b
dwc_ddrphy_apb_wr(32'h213712,32'h12b);
phyinit_io_write: 0x213712, 0x12b
dwc_ddrphy_apb_wr(32'h213713,32'h12b);
phyinit_io_write: 0x213713, 0x12b
dwc_ddrphy_apb_wr(32'h213810,32'h12b);
phyinit_io_write: 0x213810, 0x12b
dwc_ddrphy_apb_wr(32'h213811,32'h12b);
phyinit_io_write: 0x213811, 0x12b
dwc_ddrphy_apb_wr(32'h213812,32'h12b);
phyinit_io_write: 0x213812, 0x12b
dwc_ddrphy_apb_wr(32'h213813,32'h12b);
phyinit_io_write: 0x213813, 0x12b
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming PptDqsCntInvTrnTg0 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming PptWck2DqoCntInvTrn0 to 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming PptDqsCntInvTrnTg1 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming PptWck2DqoCntInvTrn1 to 0x198
dwc_ddrphy_apb_wr(32'h21000c,32'hcc);
phyinit_io_write: 0x21000c, 0xcc
dwc_ddrphy_apb_wr(32'h21000d,32'hcc);
phyinit_io_write: 0x21000d, 0xcc
dwc_ddrphy_apb_wr(32'h210014,32'h198);
phyinit_io_write: 0x210014, 0x198
dwc_ddrphy_apb_wr(32'h210015,32'h198);
phyinit_io_write: 0x210015, 0x198
dwc_ddrphy_apb_wr(32'h21100c,32'hcc);
phyinit_io_write: 0x21100c, 0xcc
dwc_ddrphy_apb_wr(32'h21100d,32'hcc);
phyinit_io_write: 0x21100d, 0xcc
dwc_ddrphy_apb_wr(32'h211014,32'h198);
phyinit_io_write: 0x211014, 0x198
dwc_ddrphy_apb_wr(32'h211015,32'h198);
phyinit_io_write: 0x211015, 0x198
dwc_ddrphy_apb_wr(32'h21200c,32'hcc);
phyinit_io_write: 0x21200c, 0xcc
dwc_ddrphy_apb_wr(32'h21200d,32'hcc);
phyinit_io_write: 0x21200d, 0xcc
dwc_ddrphy_apb_wr(32'h212014,32'h198);
phyinit_io_write: 0x212014, 0x198
dwc_ddrphy_apb_wr(32'h212015,32'h198);
phyinit_io_write: 0x212015, 0x198
dwc_ddrphy_apb_wr(32'h21300c,32'hcc);
phyinit_io_write: 0x21300c, 0xcc
dwc_ddrphy_apb_wr(32'h21300d,32'hcc);
phyinit_io_write: 0x21300d, 0xcc
dwc_ddrphy_apb_wr(32'h213014,32'h198);
phyinit_io_write: 0x213014, 0x198
dwc_ddrphy_apb_wr(32'h213015,32'h198);
phyinit_io_write: 0x213015, 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming HwtCtrl to 0x0
dwc_ddrphy_apb_wr(32'h70077,32'h0);
phyinit_io_write: 0x70077, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming DxSeed to 0x34
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming AcSeed to 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h220071,32'h66);
phyinit_io_write: 0x220071, 0x66
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h200063,32'h62);
phyinit_io_write: 0x200063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h201063,32'h62);
phyinit_io_write: 0x201063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h202063,32'h62);
phyinit_io_write: 0x202063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h203063,32'h62);
phyinit_io_write: 0x203063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h204063,32'h62);
phyinit_io_write: 0x204063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h205063,32'h62);
phyinit_io_write: 0x205063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h207063,32'h62);
phyinit_io_write: 0x207063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h208063,32'h62);
phyinit_io_write: 0x208063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h209063,32'h62);
phyinit_io_write: 0x209063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20a063,32'h62);
phyinit_io_write: 0x20a063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20b063,32'h62);
phyinit_io_write: 0x20b063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=2, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20c063,32'h62);
phyinit_io_write: 0x20c063, 0x62
dwc_ddrphy_apb_wr(32'h2e0063,32'h62);
phyinit_io_write: 0x2e0063, 0x62
dwc_ddrphy_apb_wr(32'h2e0064,32'h62);
phyinit_io_write: 0x2e0064, 0x62
dwc_ddrphy_apb_wr(32'h2e0087,32'h62);
phyinit_io_write: 0x2e0087, 0x62
dwc_ddrphy_apb_wr(32'h2e1063,32'h62);
phyinit_io_write: 0x2e1063, 0x62
dwc_ddrphy_apb_wr(32'h2e1064,32'h62);
phyinit_io_write: 0x2e1064, 0x62
dwc_ddrphy_apb_wr(32'h2e1087,32'h62);
phyinit_io_write: 0x2e1087, 0x62
dwc_ddrphy_apb_wr(32'h2e2063,32'h62);
phyinit_io_write: 0x2e2063, 0x62
dwc_ddrphy_apb_wr(32'h2e2064,32'h62);
phyinit_io_write: 0x2e2064, 0x62
dwc_ddrphy_apb_wr(32'h2e2087,32'h62);
phyinit_io_write: 0x2e2087, 0x62
dwc_ddrphy_apb_wr(32'h2e3063,32'h62);
phyinit_io_write: 0x2e3063, 0x62
dwc_ddrphy_apb_wr(32'h2e3064,32'h62);
phyinit_io_write: 0x2e3064, 0x62
dwc_ddrphy_apb_wr(32'h2e3087,32'h62);
phyinit_io_write: 0x2e3087, 0x62
dwc_ddrphy_apb_wr(32'h2e4063,32'h62);
phyinit_io_write: 0x2e4063, 0x62
dwc_ddrphy_apb_wr(32'h2e4064,32'h62);
phyinit_io_write: 0x2e4064, 0x62
dwc_ddrphy_apb_wr(32'h2e4087,32'h62);
phyinit_io_write: 0x2e4087, 0x62
dwc_ddrphy_apb_wr(32'h2e5063,32'h62);
phyinit_io_write: 0x2e5063, 0x62
dwc_ddrphy_apb_wr(32'h2e5064,32'h62);
phyinit_io_write: 0x2e5064, 0x62
dwc_ddrphy_apb_wr(32'h2e5087,32'h62);
phyinit_io_write: 0x2e5087, 0x62
dwc_ddrphy_apb_wr(32'h2e6063,32'h62);
phyinit_io_write: 0x2e6063, 0x62
dwc_ddrphy_apb_wr(32'h2e6064,32'h62);
phyinit_io_write: 0x2e6064, 0x62
dwc_ddrphy_apb_wr(32'h2e6087,32'h62);
phyinit_io_write: 0x2e6087, 0x62
dwc_ddrphy_apb_wr(32'h2e7063,32'h62);
phyinit_io_write: 0x2e7063, 0x62
dwc_ddrphy_apb_wr(32'h2e7064,32'h62);
phyinit_io_write: 0x2e7064, 0x62
dwc_ddrphy_apb_wr(32'h2e7087,32'h62);
phyinit_io_write: 0x2e7087, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=2 Programming Seq0bGPR10 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h29080a,32'h262);
phyinit_io_write: 0x29080a, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=2 Programming Seq0bGPR11 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h29080b,32'h62);
phyinit_io_write: 0x29080b, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=2 Programming Seq0bGPR21 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h290815,32'h262);
phyinit_io_write: 0x290815, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=2 Programming Seq0bGPR22 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h290816,32'h62);
phyinit_io_write: 0x290816, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=2, Memclk=800MHz, Programming RDqRDqsCntrl to 0x62
dwc_ddrphy_apb_wr(32'h21015f,32'h62);
phyinit_io_write: 0x21015f, 0x62
dwc_ddrphy_apb_wr(32'h21115f,32'h62);
phyinit_io_write: 0x21115f, 0x62
dwc_ddrphy_apb_wr(32'h21215f,32'h62);
phyinit_io_write: 0x21215f, 0x62
dwc_ddrphy_apb_wr(32'h21315f,32'h62);
phyinit_io_write: 0x21315f, 0x62
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Memclk=800MHz, Programming CPllDacValIn to 0x10
dwc_ddrphy_apb_wr(32'h260009,32'h10);
phyinit_io_write: 0x260009, 0x10
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h2102a0,32'h0);
phyinit_io_write: 0x2102a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h2102a1,32'h0);
phyinit_io_write: 0x2102a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h2102a2,32'ha);
phyinit_io_write: 0x2102a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h2102a3,32'h3e);
phyinit_io_write: 0x2102a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h2102a4,32'h72);
phyinit_io_write: 0x2102a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h2112a0,32'h0);
phyinit_io_write: 0x2112a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h2112a1,32'h0);
phyinit_io_write: 0x2112a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h2112a2,32'ha);
phyinit_io_write: 0x2112a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h2112a3,32'h3e);
phyinit_io_write: 0x2112a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h2112a4,32'h72);
phyinit_io_write: 0x2112a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h2122a0,32'h0);
phyinit_io_write: 0x2122a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h2122a1,32'h0);
phyinit_io_write: 0x2122a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h2122a2,32'ha);
phyinit_io_write: 0x2122a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h2122a3,32'h3e);
phyinit_io_write: 0x2122a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h2122a4,32'h72);
phyinit_io_write: 0x2122a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h2132a0,32'h0);
phyinit_io_write: 0x2132a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h2132a1,32'h0);
phyinit_io_write: 0x2132a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h2132a2,32'ha);
phyinit_io_write: 0x2132a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h2132a3,32'h3e);
phyinit_io_write: 0x2132a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h2132a4,32'h72);
phyinit_io_write: 0x2132a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h2102ad,32'h3);
phyinit_io_write: 0x2102ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h2112ad,32'h3);
phyinit_io_write: 0x2112ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h2122ad,32'h3);
phyinit_io_write: 0x2122ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h2132ad,32'h3);
phyinit_io_write: 0x2132ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE0.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h2102af,32'h4c);
phyinit_io_write: 0x2102af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE1.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h2112af,32'h4c);
phyinit_io_write: 0x2112af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE2.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h2122af,32'h4c);
phyinit_io_write: 0x2122af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming DBYTE3.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h2132af,32'h4c);
phyinit_io_write: 0x2132af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming Seq0BGPR7 to save ZQCalCodeOvrValPU=0x12e and ZQCalCodeOvrEnPU=1
dwc_ddrphy_apb_wr(32'h290807,32'h9701);
phyinit_io_write: 0x290807, 0x9701
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=2, Programming Seq0BGPR8 to save ZQCalCodeOvrValPD=0x16d and ZQCalCodeOvrEnPD=1
dwc_ddrphy_apb_wr(32'h290808,32'hb681);
phyinit_io_write: 0x290808, 0xb681
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1003f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1003f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1103f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1103f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1203f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1203f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1303f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1303f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] End of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=2
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Start of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=2
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=2,  Memclk=800MHz, ClookupFreq=3200 mode=1 
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=2,  Memclk=800MHz, Programming CPllDivSel to 156.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=2,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=2,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=2,  Memclk=800MHz, Programming CpllCtrl5 to 0x2d56.
dwc_ddrphy_apb_wr(32'h260008,32'h2d56);
phyinit_io_write: 0x260008, 0x2d56
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=2
[phyinit_Step_I_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=2
dwc_ddrphy_apb_wr(32'h60006,32'h3f0);
phyinit_io_write: 0x60006, 0x3f0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h230015,32'h0);
phyinit_io_write: 0x230015, 0x0
dwc_ddrphy_apb_wr(32'h231015,32'h0);
phyinit_io_write: 0x231015, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h21007c,32'h0);
phyinit_io_write: 0x21007c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h21107c,32'h0);
phyinit_io_write: 0x21107c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h21207c,32'h0);
phyinit_io_write: 0x21207c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h21307c,32'h0);
phyinit_io_write: 0x21307c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming ACSMWckFreeRunMode to 0x1
dwc_ddrphy_apb_wr(32'h270141,32'h1);
phyinit_io_write: 0x270141, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming GPR12 with Zcalkclkdiv to 0x0
dwc_ddrphy_apb_wr(32'h29080c,32'h0);
phyinit_io_write: 0x29080c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming RxClkCntl1 to 0x0
dwc_ddrphy_apb_wr(32'h210027,32'h0);
phyinit_io_write: 0x210027, 0x0
dwc_ddrphy_apb_wr(32'h211027,32'h0);
phyinit_io_write: 0x211027, 0x0
dwc_ddrphy_apb_wr(32'h212027,32'h0);
phyinit_io_write: 0x212027, 0x0
dwc_ddrphy_apb_wr(32'h213027,32'h0);
phyinit_io_write: 0x213027, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=2, Programming RxReplicaCtl04 to 0x8
dwc_ddrphy_apb_wr(32'h21020f,32'h8);
phyinit_io_write: 0x21020f, 0x8
dwc_ddrphy_apb_wr(32'h21120f,32'h8);
phyinit_io_write: 0x21120f, 0x8
dwc_ddrphy_apb_wr(32'h21220f,32'h8);
phyinit_io_write: 0x21220f, 0x8
dwc_ddrphy_apb_wr(32'h21320f,32'h8);
phyinit_io_write: 0x21320f, 0x8
dwc_ddrphy_apb_wr(32'h2e003f,32'h1);
phyinit_io_write: 0x2e003f, 0x1
dwc_ddrphy_apb_wr(32'h2e008d,32'h1);
phyinit_io_write: 0x2e008d, 0x1
dwc_ddrphy_apb_wr(32'h2e103f,32'h1);
phyinit_io_write: 0x2e103f, 0x1
dwc_ddrphy_apb_wr(32'h2e108d,32'h1);
phyinit_io_write: 0x2e108d, 0x1
dwc_ddrphy_apb_wr(32'h2e203f,32'h1);
phyinit_io_write: 0x2e203f, 0x1
dwc_ddrphy_apb_wr(32'h2e208d,32'h1);
phyinit_io_write: 0x2e208d, 0x1
dwc_ddrphy_apb_wr(32'h2e303f,32'h1);
phyinit_io_write: 0x2e303f, 0x1
dwc_ddrphy_apb_wr(32'h2e308d,32'h1);
phyinit_io_write: 0x2e308d, 0x1
dwc_ddrphy_apb_wr(32'h2e403f,32'h1);
phyinit_io_write: 0x2e403f, 0x1
dwc_ddrphy_apb_wr(32'h2e408d,32'h1);
phyinit_io_write: 0x2e408d, 0x1
dwc_ddrphy_apb_wr(32'h2e503f,32'h1);
phyinit_io_write: 0x2e503f, 0x1
dwc_ddrphy_apb_wr(32'h2e508d,32'h1);
phyinit_io_write: 0x2e508d, 0x1
dwc_ddrphy_apb_wr(32'h2e603f,32'h1);
phyinit_io_write: 0x2e603f, 0x1
dwc_ddrphy_apb_wr(32'h2e608d,32'h1);
phyinit_io_write: 0x2e608d, 0x1
dwc_ddrphy_apb_wr(32'h2e703f,32'h1);
phyinit_io_write: 0x2e703f, 0x1
dwc_ddrphy_apb_wr(32'h2e708d,32'h1);
phyinit_io_write: 0x2e708d, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] PState=2, Programming RtrnMode to 0x0
dwc_ddrphy_apb_wr(32'h290903,32'h0);
phyinit_io_write: 0x290903, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnA to 0x3
dwc_ddrphy_apb_wr(32'h70072,32'h3);
phyinit_io_write: 0x70072, 0x3
dwc_ddrphy_apb_wr(32'h29080e,32'h3);
phyinit_io_write: 0x29080e, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnB to 0x3
dwc_ddrphy_apb_wr(32'h70073,32'h3);
phyinit_io_write: 0x70073, 0x3
dwc_ddrphy_apb_wr(32'h29080f,32'h3);
phyinit_io_write: 0x29080f, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] End of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=2


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPostTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=2
[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Start of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), PState=3, tck_ps=1250ps
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, programming PState = 3
dwc_ddrphy_apb_wr(32'h2008b,32'h3);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[9:9] with ZCal FSM disable to 0 for data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[10:10] to 0 for PPT2 data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[12:12] to CoreVddScalingMode= 0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[3:3] with DSM to  0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming GPR1[8:8] to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[15:15] to userInputAdvanced->DisZCalOnDataRate = 1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming Seq0BGPR1 to 0x80a2
dwc_ddrphy_apb_wr(32'h390801,32'h80a2);
phyinit_io_write: 0x390801, 0x80a2
dwc_ddrphy_apb_wr(32'h390802,32'h0);
phyinit_io_write: 0x390802, 0x0
dwc_ddrphy_apb_wr(32'h90806,32'h1);
phyinit_io_write: 0x90806, 0x1
dwc_ddrphy_apb_wr(32'h390806,32'h1);
phyinit_io_write: 0x390806, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming OdtSeg120 to 0x4101
dwc_ddrphy_apb_wr(32'h3a03ff,32'h4101);
phyinit_io_write: 0x3a03ff, 0x4101
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl::ZCalCompGainCurrAdj to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl to 0x0
dwc_ddrphy_apb_wr(32'h3a030b,32'h0);
phyinit_io_write: 0x3a030b, 0x0
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=3,  Memclk=800MHz, ClookupFreq=3200 mode=0 
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=3,  Memclk=800MHz, Programming CPllDivSel to 29a.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=3,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=3,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=3,  Memclk=800MHz, Programming CpllCtrl5 to 0x2e9a.
dwc_ddrphy_apb_wr(32'h360008,32'h2e9a);
phyinit_io_write: 0x360008, 0x2e9a
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=3
[phyinit_Step_C_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY0 to 0x64 (0.5us PIE delay)
dwc_ddrphy_apb_wr(32'h3908e0,32'h64);
phyinit_io_write: 0x3908e0, 0x64
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY1 to 0x12c (tZQCal PIE delay)
dwc_ddrphy_apb_wr(32'h3908e1,32'h12c);
phyinit_io_write: 0x3908e1, 0x12c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY2 to 0x7d0 (10.us PIE delay)
dwc_ddrphy_apb_wr(32'h3908e2,32'h7d0);
phyinit_io_write: 0x3908e2, 0x7d0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY3 to 0x58 (dllLock PIE delay)
dwc_ddrphy_apb_wr(32'h3908e3,32'h58);
phyinit_io_write: 0x3908e3, 0x58
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY4 to 0x14 (0.1us PIE delay)
dwc_ddrphy_apb_wr(32'h3908e4,32'h14);
phyinit_io_write: 0x3908e4, 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY5 to 0x0 (RxReplicaCalWait delay)
dwc_ddrphy_apb_wr(32'h3908e5,32'h0);
phyinit_io_write: 0x3908e5, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY6 to 0x43 (Oscillator PIE delay)
dwc_ddrphy_apb_wr(32'h3908e6,32'h43);
phyinit_io_write: 0x3908e6, 0x43
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY7 to 0x0 (tXDSM_XP PIE delay)
dwc_ddrphy_apb_wr(32'h3908e7,32'h0);
phyinit_io_write: 0x3908e7, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY10 to 0x4 (tPDXCSODTON 20ns PIE delay)
dwc_ddrphy_apb_wr(32'h3908ea,32'h4);
phyinit_io_write: 0x3908ea, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY11 to 0x4 (20ns PIE delay)
dwc_ddrphy_apb_wr(32'h3908eb,32'h4);
phyinit_io_write: 0x3908eb, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming Seq0BDLY12 to 0xa (50ns PIE delay)
dwc_ddrphy_apb_wr(32'h3908ec,32'ha);
phyinit_io_write: 0x3908ec, 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming PclkPtrInitVal to 0x3
dwc_ddrphy_apb_wr(32'h320002,32'h3);
phyinit_io_write: 0x320002, 0x3
dwc_ddrphy_apb_wr(32'h360040,32'h3);
phyinit_io_write: 0x360040, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DfiFreqRatio to 0x2
dwc_ddrphy_apb_wr(32'h320000,32'h2);
phyinit_io_write: 0x320000, 0x2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming RxDigStrbEn to 0x0
dwc_ddrphy_apb_wr(32'h3100fb,32'h0);
phyinit_io_write: 0x3100fb, 0x0
dwc_ddrphy_apb_wr(32'h3110fb,32'h0);
phyinit_io_write: 0x3110fb, 0x0
dwc_ddrphy_apb_wr(32'h3120fb,32'h0);
phyinit_io_write: 0x3120fb, 0x0
dwc_ddrphy_apb_wr(32'h3130fb,32'h0);
phyinit_io_write: 0x3130fb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
dwc_ddrphy_apb_wr(32'h3e000b,32'h0);
phyinit_io_write: 0x3e000b, 0x0
dwc_ddrphy_apb_wr(32'h3e100b,32'h0);
phyinit_io_write: 0x3e100b, 0x0
dwc_ddrphy_apb_wr(32'h3e200b,32'h0);
phyinit_io_write: 0x3e200b, 0x0
dwc_ddrphy_apb_wr(32'h3e300b,32'h0);
phyinit_io_write: 0x3e300b, 0x0
dwc_ddrphy_apb_wr(32'h3e400b,32'h0);
phyinit_io_write: 0x3e400b, 0x0
dwc_ddrphy_apb_wr(32'h3e500b,32'h0);
phyinit_io_write: 0x3e500b, 0x0
dwc_ddrphy_apb_wr(32'h3e600b,32'h0);
phyinit_io_write: 0x3e600b, 0x0
dwc_ddrphy_apb_wr(32'h3e700b,32'h0);
phyinit_io_write: 0x3e700b, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h310024,32'h0);
phyinit_io_write: 0x310024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h311024,32'h0);
phyinit_io_write: 0x311024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h312024,32'h0);
phyinit_io_write: 0x312024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h313024,32'h0);
phyinit_io_write: 0x313024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h310025,32'h2c);
phyinit_io_write: 0x310025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h311025,32'h2c);
phyinit_io_write: 0x311025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h312025,32'h2c);
phyinit_io_write: 0x312025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h313025,32'h2c);
phyinit_io_write: 0x313025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h310004,32'h0);
phyinit_io_write: 0x310004, 0x0
dwc_ddrphy_apb_wr(32'h310003,32'h0);
phyinit_io_write: 0x310003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h311004,32'h0);
phyinit_io_write: 0x311004, 0x0
dwc_ddrphy_apb_wr(32'h311003,32'h0);
phyinit_io_write: 0x311003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h312004,32'h0);
phyinit_io_write: 0x312004, 0x0
dwc_ddrphy_apb_wr(32'h312003,32'h0);
phyinit_io_write: 0x312003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h313004,32'h0);
phyinit_io_write: 0x313004, 0x0
dwc_ddrphy_apb_wr(32'h313003,32'h0);
phyinit_io_write: 0x313003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ZCalClkInfo::ZCalDfiClkTicksPer1uS to 0x320
dwc_ddrphy_apb_wr(32'h3b0004,32'h320);
phyinit_io_write: 0x3b0004, 0x320
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ZCalSlewRateCtrl::ZCalTxSlewPU to 0x0 ZCalSlewRateCtrl::ZCalTxSlewPD to 0x0

dwc_ddrphy_apb_wr(32'h3a030c,32'h0);
phyinit_io_write: 0x3a030c, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE RxGainCurrAdjRxReplica to 0x5
dwc_ddrphy_apb_wr(32'h31003e,32'h5);
phyinit_io_write: 0x31003e, 0x5
dwc_ddrphy_apb_wr(32'h31103e,32'h5);
phyinit_io_write: 0x31103e, 0x5
dwc_ddrphy_apb_wr(32'h31203e,32'h5);
phyinit_io_write: 0x31203e, 0x5
dwc_ddrphy_apb_wr(32'h31303e,32'h5);
phyinit_io_write: 0x31303e, 0x5
dwc_ddrphy_apb_wr(32'h320003,32'h1);
phyinit_io_write: 0x320003, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming CPclkDivRatio to 0x1111
dwc_ddrphy_apb_wr(32'h32000b,32'h1111);
phyinit_io_write: 0x32000b, 0x1111
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE0.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h310108,32'h0);
phyinit_io_write: 0x310108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE1.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h311108,32'h0);
phyinit_io_write: 0x311108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE2.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h312108,32'h0);
phyinit_io_write: 0x312108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming DBYTE3.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h313108,32'h0);
phyinit_io_write: 0x313108, 0x0
[phyinit_C_initPhyConfig] Programming EnPhyUpdZQCalUpdate to 0x3
dwc_ddrphy_apb_wr(32'h70005,32'h3);
phyinit_io_write: 0x70005, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming DisableZQupdateOnSnoop to 0x0
dwc_ddrphy_apb_wr(32'h7000f,32'h0);
phyinit_io_write: 0x7000f, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h31000e,32'h1301);
phyinit_io_write: 0x31000e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h31100e,32'h1301);
phyinit_io_write: 0x31100e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h31200e,32'h1301);
phyinit_io_write: 0x31200e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h31300e,32'h1301);
phyinit_io_write: 0x31300e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming EnRxDqsTracking::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming EnRxDqsTracking::DqsSampNegRxEnSense to 0x0
dwc_ddrphy_apb_wr(32'h320019,32'h0);
phyinit_io_write: 0x320019, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e002c,32'h33);
phyinit_io_write: 0x3e002c, 0x33
dwc_ddrphy_apb_wr(32'h3e102c,32'h33);
phyinit_io_write: 0x3e102c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h3e002d,32'h303);
phyinit_io_write: 0x3e002d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h3e102d,32'h3333);
phyinit_io_write: 0x3e102d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e202c,32'h33);
phyinit_io_write: 0x3e202c, 0x33
dwc_ddrphy_apb_wr(32'h3e302c,32'h33);
phyinit_io_write: 0x3e302c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h3e202d,32'h303);
phyinit_io_write: 0x3e202d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h3e302d,32'h3333);
phyinit_io_write: 0x3e302d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e402c,32'h33);
phyinit_io_write: 0x3e402c, 0x33
dwc_ddrphy_apb_wr(32'h3e502c,32'h33);
phyinit_io_write: 0x3e502c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h3e402d,32'h303);
phyinit_io_write: 0x3e402d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h3e502d,32'h3333);
phyinit_io_write: 0x3e502d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e602c,32'h33);
phyinit_io_write: 0x3e602c, 0x33
dwc_ddrphy_apb_wr(32'h3e702c,32'h33);
phyinit_io_write: 0x3e702c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'h3e602d,32'h303);
phyinit_io_write: 0x3e602d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'h3e702d,32'h3333);
phyinit_io_write: 0x3e702d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h300070,32'h77);
phyinit_io_write: 0x300070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h301070,32'h77);
phyinit_io_write: 0x301070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h302070,32'h77);
phyinit_io_write: 0x302070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h303070,32'h77);
phyinit_io_write: 0x303070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming AC0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h304070,32'hff);
phyinit_io_write: 0x304070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h305070,32'h77);
phyinit_io_write: 0x305070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h307070,32'h77);
phyinit_io_write: 0x307070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h308070,32'h77);
phyinit_io_write: 0x308070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h309070,32'h77);
phyinit_io_write: 0x309070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h30a070,32'h77);
phyinit_io_write: 0x30a070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming AC1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h30b070,32'hff);
phyinit_io_write: 0x30b070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h30c070,32'h77);
phyinit_io_write: 0x30c070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e002e,32'h30);
phyinit_io_write: 0x3e002e, 0x30
dwc_ddrphy_apb_wr(32'h3e102e,32'h30);
phyinit_io_write: 0x3e102e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h3e002f,32'h3300);
phyinit_io_write: 0x3e002f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h3e102f,32'h7700);
phyinit_io_write: 0x3e102f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e202e,32'h30);
phyinit_io_write: 0x3e202e, 0x30
dwc_ddrphy_apb_wr(32'h3e302e,32'h30);
phyinit_io_write: 0x3e302e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h3e202f,32'h3300);
phyinit_io_write: 0x3e202f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h3e302f,32'h7700);
phyinit_io_write: 0x3e302f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e402e,32'h30);
phyinit_io_write: 0x3e402e, 0x30
dwc_ddrphy_apb_wr(32'h3e502e,32'h30);
phyinit_io_write: 0x3e502e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h3e402f,32'h3300);
phyinit_io_write: 0x3e402f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h3e502f,32'h7700);
phyinit_io_write: 0x3e502f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'h3e602e,32'h30);
phyinit_io_write: 0x3e602e, 0x30
dwc_ddrphy_apb_wr(32'h3e702e,32'h30);
phyinit_io_write: 0x3e702e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'h3e602f,32'h3300);
phyinit_io_write: 0x3e602f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'h3e702f,32'h7700);
phyinit_io_write: 0x3e702f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h300079,32'h30);
phyinit_io_write: 0x300079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h301079,32'h30);
phyinit_io_write: 0x301079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h302079,32'h30);
phyinit_io_write: 0x302079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h303079,32'h30);
phyinit_io_write: 0x303079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h304079,32'h30);
phyinit_io_write: 0x304079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h305079,32'h30);
phyinit_io_write: 0x305079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h307079,32'h30);
phyinit_io_write: 0x307079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h308079,32'h30);
phyinit_io_write: 0x308079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h309079,32'h30);
phyinit_io_write: 0x309079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h30a079,32'h30);
phyinit_io_write: 0x30a079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h30b079,32'h30);
phyinit_io_write: 0x30b079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h30c079,32'h30);
phyinit_io_write: 0x30c079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h3e001c,32'h3);
phyinit_io_write: 0x3e001c, 0x3
dwc_ddrphy_apb_wr(32'h3e101c,32'h3);
phyinit_io_write: 0x3e101c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h3e201c,32'h3);
phyinit_io_write: 0x3e201c, 0x3
dwc_ddrphy_apb_wr(32'h3e301c,32'h3);
phyinit_io_write: 0x3e301c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h3e401c,32'h3);
phyinit_io_write: 0x3e401c, 0x3
dwc_ddrphy_apb_wr(32'h3e501c,32'h3);
phyinit_io_write: 0x3e501c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'h3e601c,32'h3);
phyinit_io_write: 0x3e601c, 0x3
dwc_ddrphy_apb_wr(32'h3e701c,32'h3);
phyinit_io_write: 0x3e701c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30006d,32'h3);
phyinit_io_write: 0x30006d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30106d,32'h3);
phyinit_io_write: 0x30106d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30206d,32'h3);
phyinit_io_write: 0x30206d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30306d,32'h3);
phyinit_io_write: 0x30306d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h30406d,32'hf8);
phyinit_io_write: 0x30406d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30506d,32'h3);
phyinit_io_write: 0x30506d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30706d,32'h3);
phyinit_io_write: 0x30706d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30806d,32'h3);
phyinit_io_write: 0x30806d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30906d,32'h3);
phyinit_io_write: 0x30906d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30a06d,32'h3);
phyinit_io_write: 0x30a06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h30b06d,32'hf8);
phyinit_io_write: 0x30b06d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h30c06d,32'h3);
phyinit_io_write: 0x30c06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming HMDBYTE RxDQSCtrl::RxDiffSeCtrl to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming HMDBYTE RxDQSCtrl::RxDQSDiffSeVrefDACEn to 0x0
dwc_ddrphy_apb_wr(32'h3e003e,32'h0);
phyinit_io_write: 0x3e003e, 0x0
dwc_ddrphy_apb_wr(32'h3e103e,32'h0);
phyinit_io_write: 0x3e103e, 0x0
dwc_ddrphy_apb_wr(32'h3e203e,32'h0);
phyinit_io_write: 0x3e203e, 0x0
dwc_ddrphy_apb_wr(32'h3e303e,32'h0);
phyinit_io_write: 0x3e303e, 0x0
dwc_ddrphy_apb_wr(32'h3e403e,32'h0);
phyinit_io_write: 0x3e403e, 0x0
dwc_ddrphy_apb_wr(32'h3e503e,32'h0);
phyinit_io_write: 0x3e503e, 0x0
dwc_ddrphy_apb_wr(32'h3e603e,32'h0);
phyinit_io_write: 0x3e603e, 0x0
dwc_ddrphy_apb_wr(32'h3e703e,32'h0);
phyinit_io_write: 0x3e703e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming WriteLinkEcc to 0
dwc_ddrphy_apb_wr(32'h310001,32'h0);
phyinit_io_write: 0x310001, 0x0
dwc_ddrphy_apb_wr(32'h311001,32'h0);
phyinit_io_write: 0x311001, 0x0
dwc_ddrphy_apb_wr(32'h312001,32'h0);
phyinit_io_write: 0x312001, 0x0
dwc_ddrphy_apb_wr(32'h313001,32'h0);
phyinit_io_write: 0x313001, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x5
dwc_ddrphy_apb_wr(32'h370040,32'h5a);
phyinit_io_write: 0x370040, 0x5a
dwc_ddrphy_apb_wr(32'h370041,32'hf);
phyinit_io_write: 0x370041, 0xf
dwc_ddrphy_apb_wr(32'h3100a5,32'h1);
phyinit_io_write: 0x3100a5, 0x1
dwc_ddrphy_apb_wr(32'h3110a5,32'h1);
phyinit_io_write: 0x3110a5, 0x1
dwc_ddrphy_apb_wr(32'h3120a5,32'h1);
phyinit_io_write: 0x3120a5, 0x1
dwc_ddrphy_apb_wr(32'h3130a5,32'h1);
phyinit_io_write: 0x3130a5, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming RxReplicaRangeVal 0x3232
dwc_ddrphy_apb_wr(32'h310209,32'h3232);
phyinit_io_write: 0x310209, 0x3232
dwc_ddrphy_apb_wr(32'h311209,32'h3232);
phyinit_io_write: 0x311209, 0x3232
dwc_ddrphy_apb_wr(32'h312209,32'h3232);
phyinit_io_write: 0x312209, 0x3232
dwc_ddrphy_apb_wr(32'h313209,32'h3232);
phyinit_io_write: 0x313209, 0x3232
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming RxReplicaCtl04 0x6
dwc_ddrphy_apb_wr(32'h31020f,32'h6);
phyinit_io_write: 0x31020f, 0x6
dwc_ddrphy_apb_wr(32'h31120f,32'h6);
phyinit_io_write: 0x31120f, 0x6
dwc_ddrphy_apb_wr(32'h31220f,32'h6);
phyinit_io_write: 0x31220f, 0x6
dwc_ddrphy_apb_wr(32'h31320f,32'h6);
phyinit_io_write: 0x31320f, 0x6
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxOutPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxInPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AlertNPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AcInPipeEn]=0x0 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h320005,32'h0);
phyinit_io_write: 0x320005, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE0.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h310008,32'h1);
phyinit_io_write: 0x310008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE1.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h311008,32'h1);
phyinit_io_write: 0x311008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE2.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h312008,32'h1);
phyinit_io_write: 0x312008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE3.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h313008,32'h1);
phyinit_io_write: 0x313008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, NumDxOutPipeEn=0, NumDxInPipeEn=0, NumAlertNPipeEn=0, NumAcInPipeEn=0, NumMiscPipeEn=0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpDataAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpCtrlAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[CtrlUpdAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, DfiFreq=800MHz, Programming DfiHandshakeDelays[PhyUpdReqDelay]=0x2 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h37006b,32'h222);
phyinit_io_write: 0x37006b, 0x222
dwc_ddrphy_apb_wr(32'h370066,32'h20);
phyinit_io_write: 0x370066, 0x20
dwc_ddrphy_apb_wr(32'h3700eb,32'h222);
phyinit_io_write: 0x3700eb, 0x222
dwc_ddrphy_apb_wr(32'h3700e6,32'h20);
phyinit_io_write: 0x3700e6, 0x20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Enhanced DVFSC Disabled, DVFSC Disabled, DataRateMbps = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoWidth to 0x10, ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiWidth to 0x10, ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckWriteTogglePulse::ACSMWckWriteToggleWidth to 0x4, ACSMWckWriteTogglePulse::ACSMWckWriteToggleDelay to 0x1c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleWidth to 0x1b, ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleDelay to 0x20
dwc_ddrphy_apb_wr(32'h370135,32'h100c);
phyinit_io_write: 0x370135, 0x100c
dwc_ddrphy_apb_wr(32'h370136,32'h100c);
phyinit_io_write: 0x370136, 0x100c
dwc_ddrphy_apb_wr(32'h370137,32'h41c);
phyinit_io_write: 0x370137, 0x41c
dwc_ddrphy_apb_wr(32'h370138,32'h1b20);
phyinit_io_write: 0x370138, 0x1b20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoWidth to 0x10, ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiWidth to 0x10, ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckReadTogglePulse::ACSMWckReadToggleWidth to 0x4, ACSMWckReadTogglePulse::ACSMWckReadToggleDelay to 0x28
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleWidth to 0x2f, ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleDelay to 0x2c
dwc_ddrphy_apb_wr(32'h370139,32'h1018);
phyinit_io_write: 0x370139, 0x1018
dwc_ddrphy_apb_wr(32'h37013a,32'h1018);
phyinit_io_write: 0x37013a, 0x1018
dwc_ddrphy_apb_wr(32'h37013b,32'h428);
phyinit_io_write: 0x37013b, 0x428
dwc_ddrphy_apb_wr(32'h37013c,32'h2f2c);
phyinit_io_write: 0x37013c, 0x2f2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoWidth to 0x10, ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiWidth to 0x10, ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckFreqTogglePulse::ACSMWckFreqToggleWidth to 0x4, ACSMWckFreqTogglePulse::ACSMWckFreqToggleDelay to 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleWidth to 0x13, ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleDelay to 0x18
dwc_ddrphy_apb_wr(32'h37013d,32'h1004);
phyinit_io_write: 0x37013d, 0x1004
dwc_ddrphy_apb_wr(32'h37013e,32'h1004);
phyinit_io_write: 0x37013e, 0x1004
dwc_ddrphy_apb_wr(32'h37013f,32'h414);
phyinit_io_write: 0x37013f, 0x414
dwc_ddrphy_apb_wr(32'h370140,32'h1318);
phyinit_io_write: 0x370140, 0x1318
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMRxEnPulse::ACSMRxEnDelay to 0x37, ACSMRxEnPulse::ACSMRxEnWidth to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMRxValPulse::ACSMRxValDelay to 0x37, ACSMRxValPulse::ACSMRxValWidth to 0x8
dwc_ddrphy_apb_wr(32'h37012c,32'h837);
phyinit_io_write: 0x37012c, 0x837
dwc_ddrphy_apb_wr(32'h37012d,32'h837);
phyinit_io_write: 0x37012d, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMRdcsPulse::ACSMRdcsDelay to 0x37, ACSMRdcsPulse::ACSMRdcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h370130,32'h837);
phyinit_io_write: 0x370130, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMTxEnPulse::ACSMTxEnDelay to 0x1f, ACSMTxEnPulse::ACSMTxEnWidth to 0x8
dwc_ddrphy_apb_wr(32'h37012e,32'h81f);
phyinit_io_write: 0x37012e, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming ACSMWrcsPulse::ACSMWrcsDelay to 0x1f, ACSMWrcsPulse::ACSMWrcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h37012f,32'h81f);
phyinit_io_write: 0x37012f, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming AcPipeEn AC0 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h330008,32'h0);
phyinit_io_write: 0x330008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, Programming AcPipeEn AC1 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h331008,32'h0);
phyinit_io_write: 0x331008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h3e0013,32'h0);
phyinit_io_write: 0x3e0013, 0x0
dwc_ddrphy_apb_wr(32'h3e1013,32'h0);
phyinit_io_write: 0x3e1013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h3e2013,32'h0);
phyinit_io_write: 0x3e2013, 0x0
dwc_ddrphy_apb_wr(32'h3e3013,32'h0);
phyinit_io_write: 0x3e3013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h3e4013,32'h0);
phyinit_io_write: 0x3e4013, 0x0
dwc_ddrphy_apb_wr(32'h3e5013,32'h0);
phyinit_io_write: 0x3e5013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'h3e6013,32'h0);
phyinit_io_write: 0x3e6013, 0x0
dwc_ddrphy_apb_wr(32'h3e7013,32'h0);
phyinit_io_write: 0x3e7013, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC0 Instance0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3005e3,32'h4);
phyinit_io_write: 0x3005e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC1 Instance1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3015e3,32'h4);
phyinit_io_write: 0x3015e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC2 Instance2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3025e3,32'h4);
phyinit_io_write: 0x3025e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC3 Instance3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3035e3,32'h4);
phyinit_io_write: 0x3035e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC4 Instance4 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3045e3,32'h4);
phyinit_io_write: 0x3045e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC5 Instance5 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3055e3,32'h4);
phyinit_io_write: 0x3055e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC0 Instance7 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3075e3,32'h4);
phyinit_io_write: 0x3075e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC1 Instance8 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3085e3,32'h4);
phyinit_io_write: 0x3085e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC2 Instance9 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3095e3,32'h4);
phyinit_io_write: 0x3095e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC3 Instance10 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h30a5e3,32'h4);
phyinit_io_write: 0x30a5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC4 Instance11 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h30b5e3,32'h4);
phyinit_io_write: 0x30b5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC5 Instance12 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h30c5e3,32'h4);
phyinit_io_write: 0x30c5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3e05e3,32'h4);
phyinit_io_write: 0x3e05e3, 0x4
dwc_ddrphy_apb_wr(32'h3e15e3,32'h4);
phyinit_io_write: 0x3e15e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3e25e3,32'h4);
phyinit_io_write: 0x3e25e3, 0x4
dwc_ddrphy_apb_wr(32'h3e35e3,32'h4);
phyinit_io_write: 0x3e35e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3e45e3,32'h4);
phyinit_io_write: 0x3e45e3, 0x4
dwc_ddrphy_apb_wr(32'h3e55e3,32'h4);
phyinit_io_write: 0x3e55e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h3e65e3,32'h4);
phyinit_io_write: 0x3e65e3, 0x4
dwc_ddrphy_apb_wr(32'h3e75e3,32'h4);
phyinit_io_write: 0x3e75e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC0 Instance0 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30050a,32'h0);
phyinit_io_write: 0x30050a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC1 Instance1 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30150a,32'h0);
phyinit_io_write: 0x30150a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC2 Instance2 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30250a,32'h0);
phyinit_io_write: 0x30250a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC3 Instance3 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30350a,32'h0);
phyinit_io_write: 0x30350a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC4 Instance4 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30450a,32'h0);
phyinit_io_write: 0x30450a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC5 Instance5 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30550a,32'h0);
phyinit_io_write: 0x30550a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC0 Instance7 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30750a,32'h0);
phyinit_io_write: 0x30750a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC1 Instance8 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30850a,32'h0);
phyinit_io_write: 0x30850a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC2 Instance9 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30950a,32'h0);
phyinit_io_write: 0x30950a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC3 Instance10 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30a50a,32'h0);
phyinit_io_write: 0x30a50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC4 Instance11 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30b50a,32'h0);
phyinit_io_write: 0x30b50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC5 Instance12 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h30c50a,32'h0);
phyinit_io_write: 0x30c50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE0 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h31080b,32'h0);
phyinit_io_write: 0x31080b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE1 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h31180b,32'h0);
phyinit_io_write: 0x31180b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE2 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h31280b,32'h0);
phyinit_io_write: 0x31280b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE3 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h31380b,32'h0);
phyinit_io_write: 0x31380b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming PclkDCAStaticCtr0AC to 0x106a
dwc_ddrphy_apb_wr(32'h330803,32'h106a);
phyinit_io_write: 0x330803, 0x106a
dwc_ddrphy_apb_wr(32'h331803,32'h106a);
phyinit_io_write: 0x331803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming PclkDCAStaticCtr0DB to 0x106a
dwc_ddrphy_apb_wr(32'h310803,32'h106a);
phyinit_io_write: 0x310803, 0x106a
dwc_ddrphy_apb_wr(32'h311803,32'h106a);
phyinit_io_write: 0x311803, 0x106a
dwc_ddrphy_apb_wr(32'h312803,32'h106a);
phyinit_io_write: 0x312803, 0x106a
dwc_ddrphy_apb_wr(32'h313803,32'h106a);
phyinit_io_write: 0x313803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC0 Instance0 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h300503,32'h1f);
phyinit_io_write: 0x300503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC1 Instance1 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h301503,32'h1f);
phyinit_io_write: 0x301503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC2 Instance2 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h302503,32'h1f);
phyinit_io_write: 0x302503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC3 Instance3 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h303503,32'h1f);
phyinit_io_write: 0x303503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC4 Instance4 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h304503,32'h1f);
phyinit_io_write: 0x304503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC5 Instance5 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h305503,32'h1f);
phyinit_io_write: 0x305503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC0 Instance7 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h307503,32'h1f);
phyinit_io_write: 0x307503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC1 Instance8 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h308503,32'h1f);
phyinit_io_write: 0x308503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC2 Instance9 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h309503,32'h1f);
phyinit_io_write: 0x309503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC3 Instance10 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h30a503,32'h1f);
phyinit_io_write: 0x30a503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC4 Instance11 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h30b503,32'h1f);
phyinit_io_write: 0x30b503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC5 Instance12 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h30c503,32'h1f);
phyinit_io_write: 0x30c503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming PclkDCAStaticCtrl1DB to 0x1f
dwc_ddrphy_apb_wr(32'h310c03,32'h1f);
phyinit_io_write: 0x310c03, 0x1f
dwc_ddrphy_apb_wr(32'h311c03,32'h1f);
phyinit_io_write: 0x311c03, 0x1f
dwc_ddrphy_apb_wr(32'h312c03,32'h1f);
phyinit_io_write: 0x312c03, 0x1f
dwc_ddrphy_apb_wr(32'h313c03,32'h1f);
phyinit_io_write: 0x313c03, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC0 Instance0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h300110,32'h1f);
phyinit_io_write: 0x300110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC1 Instance1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h301110,32'h1f);
phyinit_io_write: 0x301110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC2 Instance2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h302110,32'h1f);
phyinit_io_write: 0x302110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC3 Instance3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h303110,32'h1f);
phyinit_io_write: 0x303110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC4 Instance4 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h304110,32'h1f);
phyinit_io_write: 0x304110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX0 HMAC5 Instance5 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h305110,32'h1f);
phyinit_io_write: 0x305110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC0 Instance7 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h307110,32'h1f);
phyinit_io_write: 0x307110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC1 Instance8 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h308110,32'h1f);
phyinit_io_write: 0x308110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC2 Instance9 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h309110,32'h1f);
phyinit_io_write: 0x309110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC3 Instance10 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h30a110,32'h1f);
phyinit_io_write: 0x30a110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC4 Instance11 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h30b110,32'h1f);
phyinit_io_write: 0x30b110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming ACX1 HMAC5 Instance12 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h30c110,32'h1f);
phyinit_io_write: 0x30c110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h3e0110,32'h1f);
phyinit_io_write: 0x3e0110, 0x1f
dwc_ddrphy_apb_wr(32'h3e1110,32'h1f);
phyinit_io_write: 0x3e1110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h3e2110,32'h1f);
phyinit_io_write: 0x3e2110, 0x1f
dwc_ddrphy_apb_wr(32'h3e3110,32'h1f);
phyinit_io_write: 0x3e3110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h3e4110,32'h1f);
phyinit_io_write: 0x3e4110, 0x1f
dwc_ddrphy_apb_wr(32'h3e5110,32'h1f);
phyinit_io_write: 0x3e5110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming HMDBYTE3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h3e6110,32'h1f);
phyinit_io_write: 0x3e6110, 0x1f
dwc_ddrphy_apb_wr(32'h3e7110,32'h1f);
phyinit_io_write: 0x3e7110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming Seq0BDLY8 to 19
[dwc_ddrphy_phyinit_programPclkDca] Pstate=3, Programming Seq0BDLY9 to 64
dwc_ddrphy_apb_wr(32'h3908e8,32'h13);
phyinit_io_write: 0x3908e8, 0x13
dwc_ddrphy_apb_wr(32'h3908e9,32'h40);
phyinit_io_write: 0x3908e9, 0x40
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Programming HMDBYTE RxDFECtrlDq to 0x0
dwc_ddrphy_apb_wr(32'h3e0002,32'h0);
phyinit_io_write: 0x3e0002, 0x0
dwc_ddrphy_apb_wr(32'h3e1002,32'h0);
phyinit_io_write: 0x3e1002, 0x0
dwc_ddrphy_apb_wr(32'h3e2002,32'h0);
phyinit_io_write: 0x3e2002, 0x0
dwc_ddrphy_apb_wr(32'h3e3002,32'h0);
phyinit_io_write: 0x3e3002, 0x0
dwc_ddrphy_apb_wr(32'h3e4002,32'h0);
phyinit_io_write: 0x3e4002, 0x0
dwc_ddrphy_apb_wr(32'h3e5002,32'h0);
phyinit_io_write: 0x3e5002, 0x0
dwc_ddrphy_apb_wr(32'h3e6002,32'h0);
phyinit_io_write: 0x3e6002, 0x0
dwc_ddrphy_apb_wr(32'h3e7002,32'h0);
phyinit_io_write: 0x3e7002, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming InhibitRxRdPtrInit*
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=3, Memclk=800MHz, freqThreshold=200MHz, NoRDQS=0 Programming InhibitTxRdPtrInit::DisableRxEnDlyLoad to 0x0, InhibitTxRdPtrInit::DisableTxDqDly to 0x0
dwc_ddrphy_apb_wr(32'h31010b,32'h0);
phyinit_io_write: 0x31010b, 0x0
dwc_ddrphy_apb_wr(32'h31110b,32'h0);
phyinit_io_write: 0x31110b, 0x0
dwc_ddrphy_apb_wr(32'h31210b,32'h0);
phyinit_io_write: 0x31210b, 0x0
dwc_ddrphy_apb_wr(32'h31310b,32'h0);
phyinit_io_write: 0x31310b, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming AC Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h300063,32'h68);
phyinit_io_write: 0x300063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h301063,32'h68);
phyinit_io_write: 0x301063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h302063,32'h68);
phyinit_io_write: 0x302063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h303063,32'h68);
phyinit_io_write: 0x303063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h304063,32'h68);
phyinit_io_write: 0x304063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h305063,32'h68);
phyinit_io_write: 0x305063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h307063,32'h68);
phyinit_io_write: 0x307063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h308063,32'h68);
phyinit_io_write: 0x308063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h309063,32'h68);
phyinit_io_write: 0x309063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30a063,32'h68);
phyinit_io_write: 0x30a063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30b063,32'h68);
phyinit_io_write: 0x30b063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30c063,32'h68);
phyinit_io_write: 0x30c063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR10 to HMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h39080a,32'h268);
phyinit_io_write: 0x39080a, 0x268
dwc_ddrphy_apb_wr(32'h39080b,32'h68);
phyinit_io_write: 0x39080b, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR21 to ACHMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h390815,32'h268);
phyinit_io_write: 0x390815, 0x268
dwc_ddrphy_apb_wr(32'h390816,32'h68);
phyinit_io_write: 0x390816, 0x68
dwc_ddrphy_apb_wr(32'h3e0063,32'h68);
phyinit_io_write: 0x3e0063, 0x68
dwc_ddrphy_apb_wr(32'h3e0064,32'h68);
phyinit_io_write: 0x3e0064, 0x68
dwc_ddrphy_apb_wr(32'h3e0087,32'h68);
phyinit_io_write: 0x3e0087, 0x68
dwc_ddrphy_apb_wr(32'h3e1063,32'h68);
phyinit_io_write: 0x3e1063, 0x68
dwc_ddrphy_apb_wr(32'h3e1064,32'h68);
phyinit_io_write: 0x3e1064, 0x68
dwc_ddrphy_apb_wr(32'h3e1087,32'h68);
phyinit_io_write: 0x3e1087, 0x68
dwc_ddrphy_apb_wr(32'h3e2063,32'h68);
phyinit_io_write: 0x3e2063, 0x68
dwc_ddrphy_apb_wr(32'h3e2064,32'h68);
phyinit_io_write: 0x3e2064, 0x68
dwc_ddrphy_apb_wr(32'h3e2087,32'h68);
phyinit_io_write: 0x3e2087, 0x68
dwc_ddrphy_apb_wr(32'h3e3063,32'h68);
phyinit_io_write: 0x3e3063, 0x68
dwc_ddrphy_apb_wr(32'h3e3064,32'h68);
phyinit_io_write: 0x3e3064, 0x68
dwc_ddrphy_apb_wr(32'h3e3087,32'h68);
phyinit_io_write: 0x3e3087, 0x68
dwc_ddrphy_apb_wr(32'h3e4063,32'h68);
phyinit_io_write: 0x3e4063, 0x68
dwc_ddrphy_apb_wr(32'h3e4064,32'h68);
phyinit_io_write: 0x3e4064, 0x68
dwc_ddrphy_apb_wr(32'h3e4087,32'h68);
phyinit_io_write: 0x3e4087, 0x68
dwc_ddrphy_apb_wr(32'h3e5063,32'h68);
phyinit_io_write: 0x3e5063, 0x68
dwc_ddrphy_apb_wr(32'h3e5064,32'h68);
phyinit_io_write: 0x3e5064, 0x68
dwc_ddrphy_apb_wr(32'h3e5087,32'h68);
phyinit_io_write: 0x3e5087, 0x68
dwc_ddrphy_apb_wr(32'h3e6063,32'h68);
phyinit_io_write: 0x3e6063, 0x68
dwc_ddrphy_apb_wr(32'h3e6064,32'h68);
phyinit_io_write: 0x3e6064, 0x68
dwc_ddrphy_apb_wr(32'h3e6087,32'h68);
phyinit_io_write: 0x3e6087, 0x68
dwc_ddrphy_apb_wr(32'h3e7063,32'h68);
phyinit_io_write: 0x3e7063, 0x68
dwc_ddrphy_apb_wr(32'h3e7064,32'h68);
phyinit_io_write: 0x3e7064, 0x68
dwc_ddrphy_apb_wr(32'h3e7087,32'h68);
phyinit_io_write: 0x3e7087, 0x68
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming UcclkHclkEnables to 0x7
dwc_ddrphy_apb_wr(32'hc0080,32'h7);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming RxDQSSeVrefDAC0 to 0x80
dwc_ddrphy_apb_wr(32'h3e003c,32'h80);
phyinit_io_write: 0x3e003c, 0x80
dwc_ddrphy_apb_wr(32'h3e103c,32'h80);
phyinit_io_write: 0x3e103c, 0x80
dwc_ddrphy_apb_wr(32'h3e203c,32'h80);
phyinit_io_write: 0x3e203c, 0x80
dwc_ddrphy_apb_wr(32'h3e303c,32'h80);
phyinit_io_write: 0x3e303c, 0x80
dwc_ddrphy_apb_wr(32'h3e403c,32'h80);
phyinit_io_write: 0x3e403c, 0x80
dwc_ddrphy_apb_wr(32'h3e503c,32'h80);
phyinit_io_write: 0x3e503c, 0x80
dwc_ddrphy_apb_wr(32'h3e603c,32'h80);
phyinit_io_write: 0x3e603c, 0x80
dwc_ddrphy_apb_wr(32'h3e703c,32'h80);
phyinit_io_write: 0x3e703c, 0x80
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 3 Seq0BGPR23 to 0x53, NumMemClk_tRFCab=328.0, NumMemClk_7p5ns=6.0, NumMemClk_tXSR=334.0
dwc_ddrphy_apb_wr(32'h390817,32'h53);
phyinit_io_write: 0x390817, 0x53
dwc_ddrphy_apb_wr(32'h390818,32'h0);
phyinit_io_write: 0x390818, 0x0
dwc_ddrphy_apb_wr(32'h390819,32'h0);
phyinit_io_write: 0x390819, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 3 AC0 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h3300eb,32'h0);
phyinit_io_write: 0x3300eb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 3 AC1 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h3310eb,32'h0);
phyinit_io_write: 0x3310eb, 0x0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] End of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), Pstate=3


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPreTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=3
[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=3


/**
//
// Training firmware is *NOT* executed. This function replaces these steps
// in the PHY Initialization sequence:
//
//  (E) Set the PHY input clocks to the desired frequency
//  (F) Write the Message Block parameters for the training firmware
//  (G) Execute the Training Firmware
//  (H) Read the Message Block results
//
/**


[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Start of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] NumRank_total = 2
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] UIps = 156.250000, StepsPerUI = 64, FineStepsPs = 2.441406
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming ACXTxDly to 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming CKXTxDly to 0x40
dwc_ddrphy_apb_wr(32'h3300d9,32'h40);
phyinit_io_write: 0x3300d9, 0x40
dwc_ddrphy_apb_wr(32'h3300d8,32'h40);
phyinit_io_write: 0x3300d8, 0x40
dwc_ddrphy_apb_wr(32'h3301d8,32'h40);
phyinit_io_write: 0x3301d8, 0x40
dwc_ddrphy_apb_wr(32'h3302d8,32'h40);
phyinit_io_write: 0x3302d8, 0x40
dwc_ddrphy_apb_wr(32'h3303d8,32'h40);
phyinit_io_write: 0x3303d8, 0x40
dwc_ddrphy_apb_wr(32'h3304d8,32'h40);
phyinit_io_write: 0x3304d8, 0x40
dwc_ddrphy_apb_wr(32'h3305d8,32'h40);
phyinit_io_write: 0x3305d8, 0x40
dwc_ddrphy_apb_wr(32'h3306d8,32'h40);
phyinit_io_write: 0x3306d8, 0x40
dwc_ddrphy_apb_wr(32'h3308d8,32'h40);
phyinit_io_write: 0x3308d8, 0x40
dwc_ddrphy_apb_wr(32'h3309d8,32'h40);
phyinit_io_write: 0x3309d8, 0x40
dwc_ddrphy_apb_wr(32'h3310d9,32'h40);
phyinit_io_write: 0x3310d9, 0x40
dwc_ddrphy_apb_wr(32'h3310d8,32'h40);
phyinit_io_write: 0x3310d8, 0x40
dwc_ddrphy_apb_wr(32'h3311d8,32'h40);
phyinit_io_write: 0x3311d8, 0x40
dwc_ddrphy_apb_wr(32'h3312d8,32'h40);
phyinit_io_write: 0x3312d8, 0x40
dwc_ddrphy_apb_wr(32'h3313d8,32'h40);
phyinit_io_write: 0x3313d8, 0x40
dwc_ddrphy_apb_wr(32'h3314d8,32'h40);
phyinit_io_write: 0x3314d8, 0x40
dwc_ddrphy_apb_wr(32'h3315d8,32'h40);
phyinit_io_write: 0x3315d8, 0x40
dwc_ddrphy_apb_wr(32'h3316d8,32'h40);
phyinit_io_write: 0x3316d8, 0x40
dwc_ddrphy_apb_wr(32'h3318d8,32'h40);
phyinit_io_write: 0x3318d8, 0x40
dwc_ddrphy_apb_wr(32'h3319d8,32'h40);
phyinit_io_write: 0x3319d8, 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DRAM protocol = LPDDR5
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFI ratio = 1:4
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] CK freq (MHz) = 800
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tCK (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DQ UI (ps) = 156.250000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DfiClk period (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_Rx_Fifo_Dly (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlTxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlRxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PllBypass = 0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal = 3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal_Dly (ps) = 628
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tWCK2DQO (ps) = 1000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_tDQS2DQ (ps) = 285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Read Drift (ps) = 1285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Fixed offset (DfiClk) = 2.000000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL margin (DfiClk) = 1
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (ps) = 3339
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (DfiClk) = 6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming HwtMRL to 0x6
dwc_ddrphy_apb_wr(32'h310000,32'h6);
phyinit_io_write: 0x310000, 0x6
dwc_ddrphy_apb_wr(32'h311000,32'h6);
phyinit_io_write: 0x311000, 0x6
dwc_ddrphy_apb_wr(32'h312000,32'h6);
phyinit_io_write: 0x312000, 0x6
dwc_ddrphy_apb_wr(32'h313000,32'h6);
phyinit_io_write: 0x313000, 0x6
dwc_ddrphy_apb_wr(32'h37000d,32'h6);
phyinit_io_write: 0x37000d, 0x6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming TxWckDlyTg0/Tg1 to 0x200
dwc_ddrphy_apb_wr(32'h31002a,32'h200);
phyinit_io_write: 0x31002a, 0x200
dwc_ddrphy_apb_wr(32'h31002b,32'h200);
phyinit_io_write: 0x31002b, 0x200
dwc_ddrphy_apb_wr(32'h31102a,32'h200);
phyinit_io_write: 0x31102a, 0x200
dwc_ddrphy_apb_wr(32'h31102b,32'h200);
phyinit_io_write: 0x31102b, 0x200
dwc_ddrphy_apb_wr(32'h31202a,32'h200);
phyinit_io_write: 0x31202a, 0x200
dwc_ddrphy_apb_wr(32'h31202b,32'h200);
phyinit_io_write: 0x31202b, 0x200
dwc_ddrphy_apb_wr(32'h31302a,32'h200);
phyinit_io_write: 0x31302a, 0x200
dwc_ddrphy_apb_wr(32'h31302b,32'h200);
phyinit_io_write: 0x31302b, 0x200
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming TxDqsDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h310028,32'hed);
phyinit_io_write: 0x310028, 0xed
dwc_ddrphy_apb_wr(32'h310029,32'hed);
phyinit_io_write: 0x310029, 0xed
dwc_ddrphy_apb_wr(32'h311028,32'hed);
phyinit_io_write: 0x311028, 0xed
dwc_ddrphy_apb_wr(32'h311029,32'hed);
phyinit_io_write: 0x311029, 0xed
dwc_ddrphy_apb_wr(32'h312028,32'hed);
phyinit_io_write: 0x312028, 0xed
dwc_ddrphy_apb_wr(32'h312029,32'hed);
phyinit_io_write: 0x312029, 0xed
dwc_ddrphy_apb_wr(32'h313028,32'hed);
phyinit_io_write: 0x313028, 0xed
dwc_ddrphy_apb_wr(32'h313029,32'hed);
phyinit_io_write: 0x313029, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming TxDqDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h31007a,32'hed);
phyinit_io_write: 0x31007a, 0xed
dwc_ddrphy_apb_wr(32'h31007b,32'hed);
phyinit_io_write: 0x31007b, 0xed
dwc_ddrphy_apb_wr(32'h31017a,32'hed);
phyinit_io_write: 0x31017a, 0xed
dwc_ddrphy_apb_wr(32'h31017b,32'hed);
phyinit_io_write: 0x31017b, 0xed
dwc_ddrphy_apb_wr(32'h31027a,32'hed);
phyinit_io_write: 0x31027a, 0xed
dwc_ddrphy_apb_wr(32'h31027b,32'hed);
phyinit_io_write: 0x31027b, 0xed
dwc_ddrphy_apb_wr(32'h31037a,32'hed);
phyinit_io_write: 0x31037a, 0xed
dwc_ddrphy_apb_wr(32'h31037b,32'hed);
phyinit_io_write: 0x31037b, 0xed
dwc_ddrphy_apb_wr(32'h31047a,32'hed);
phyinit_io_write: 0x31047a, 0xed
dwc_ddrphy_apb_wr(32'h31047b,32'hed);
phyinit_io_write: 0x31047b, 0xed
dwc_ddrphy_apb_wr(32'h31057a,32'hed);
phyinit_io_write: 0x31057a, 0xed
dwc_ddrphy_apb_wr(32'h31057b,32'hed);
phyinit_io_write: 0x31057b, 0xed
dwc_ddrphy_apb_wr(32'h31067a,32'hed);
phyinit_io_write: 0x31067a, 0xed
dwc_ddrphy_apb_wr(32'h31067b,32'hed);
phyinit_io_write: 0x31067b, 0xed
dwc_ddrphy_apb_wr(32'h31077a,32'hed);
phyinit_io_write: 0x31077a, 0xed
dwc_ddrphy_apb_wr(32'h31077b,32'hed);
phyinit_io_write: 0x31077b, 0xed
dwc_ddrphy_apb_wr(32'h31087a,32'hed);
phyinit_io_write: 0x31087a, 0xed
dwc_ddrphy_apb_wr(32'h31087b,32'hed);
phyinit_io_write: 0x31087b, 0xed
dwc_ddrphy_apb_wr(32'h31107a,32'hed);
phyinit_io_write: 0x31107a, 0xed
dwc_ddrphy_apb_wr(32'h31107b,32'hed);
phyinit_io_write: 0x31107b, 0xed
dwc_ddrphy_apb_wr(32'h31117a,32'hed);
phyinit_io_write: 0x31117a, 0xed
dwc_ddrphy_apb_wr(32'h31117b,32'hed);
phyinit_io_write: 0x31117b, 0xed
dwc_ddrphy_apb_wr(32'h31127a,32'hed);
phyinit_io_write: 0x31127a, 0xed
dwc_ddrphy_apb_wr(32'h31127b,32'hed);
phyinit_io_write: 0x31127b, 0xed
dwc_ddrphy_apb_wr(32'h31137a,32'hed);
phyinit_io_write: 0x31137a, 0xed
dwc_ddrphy_apb_wr(32'h31137b,32'hed);
phyinit_io_write: 0x31137b, 0xed
dwc_ddrphy_apb_wr(32'h31147a,32'hed);
phyinit_io_write: 0x31147a, 0xed
dwc_ddrphy_apb_wr(32'h31147b,32'hed);
phyinit_io_write: 0x31147b, 0xed
dwc_ddrphy_apb_wr(32'h31157a,32'hed);
phyinit_io_write: 0x31157a, 0xed
dwc_ddrphy_apb_wr(32'h31157b,32'hed);
phyinit_io_write: 0x31157b, 0xed
dwc_ddrphy_apb_wr(32'h31167a,32'hed);
phyinit_io_write: 0x31167a, 0xed
dwc_ddrphy_apb_wr(32'h31167b,32'hed);
phyinit_io_write: 0x31167b, 0xed
dwc_ddrphy_apb_wr(32'h31177a,32'hed);
phyinit_io_write: 0x31177a, 0xed
dwc_ddrphy_apb_wr(32'h31177b,32'hed);
phyinit_io_write: 0x31177b, 0xed
dwc_ddrphy_apb_wr(32'h31187a,32'hed);
phyinit_io_write: 0x31187a, 0xed
dwc_ddrphy_apb_wr(32'h31187b,32'hed);
phyinit_io_write: 0x31187b, 0xed
dwc_ddrphy_apb_wr(32'h31207a,32'hed);
phyinit_io_write: 0x31207a, 0xed
dwc_ddrphy_apb_wr(32'h31207b,32'hed);
phyinit_io_write: 0x31207b, 0xed
dwc_ddrphy_apb_wr(32'h31217a,32'hed);
phyinit_io_write: 0x31217a, 0xed
dwc_ddrphy_apb_wr(32'h31217b,32'hed);
phyinit_io_write: 0x31217b, 0xed
dwc_ddrphy_apb_wr(32'h31227a,32'hed);
phyinit_io_write: 0x31227a, 0xed
dwc_ddrphy_apb_wr(32'h31227b,32'hed);
phyinit_io_write: 0x31227b, 0xed
dwc_ddrphy_apb_wr(32'h31237a,32'hed);
phyinit_io_write: 0x31237a, 0xed
dwc_ddrphy_apb_wr(32'h31237b,32'hed);
phyinit_io_write: 0x31237b, 0xed
dwc_ddrphy_apb_wr(32'h31247a,32'hed);
phyinit_io_write: 0x31247a, 0xed
dwc_ddrphy_apb_wr(32'h31247b,32'hed);
phyinit_io_write: 0x31247b, 0xed
dwc_ddrphy_apb_wr(32'h31257a,32'hed);
phyinit_io_write: 0x31257a, 0xed
dwc_ddrphy_apb_wr(32'h31257b,32'hed);
phyinit_io_write: 0x31257b, 0xed
dwc_ddrphy_apb_wr(32'h31267a,32'hed);
phyinit_io_write: 0x31267a, 0xed
dwc_ddrphy_apb_wr(32'h31267b,32'hed);
phyinit_io_write: 0x31267b, 0xed
dwc_ddrphy_apb_wr(32'h31277a,32'hed);
phyinit_io_write: 0x31277a, 0xed
dwc_ddrphy_apb_wr(32'h31277b,32'hed);
phyinit_io_write: 0x31277b, 0xed
dwc_ddrphy_apb_wr(32'h31287a,32'hed);
phyinit_io_write: 0x31287a, 0xed
dwc_ddrphy_apb_wr(32'h31287b,32'hed);
phyinit_io_write: 0x31287b, 0xed
dwc_ddrphy_apb_wr(32'h31307a,32'hed);
phyinit_io_write: 0x31307a, 0xed
dwc_ddrphy_apb_wr(32'h31307b,32'hed);
phyinit_io_write: 0x31307b, 0xed
dwc_ddrphy_apb_wr(32'h31317a,32'hed);
phyinit_io_write: 0x31317a, 0xed
dwc_ddrphy_apb_wr(32'h31317b,32'hed);
phyinit_io_write: 0x31317b, 0xed
dwc_ddrphy_apb_wr(32'h31327a,32'hed);
phyinit_io_write: 0x31327a, 0xed
dwc_ddrphy_apb_wr(32'h31327b,32'hed);
phyinit_io_write: 0x31327b, 0xed
dwc_ddrphy_apb_wr(32'h31337a,32'hed);
phyinit_io_write: 0x31337a, 0xed
dwc_ddrphy_apb_wr(32'h31337b,32'hed);
phyinit_io_write: 0x31337b, 0xed
dwc_ddrphy_apb_wr(32'h31347a,32'hed);
phyinit_io_write: 0x31347a, 0xed
dwc_ddrphy_apb_wr(32'h31347b,32'hed);
phyinit_io_write: 0x31347b, 0xed
dwc_ddrphy_apb_wr(32'h31357a,32'hed);
phyinit_io_write: 0x31357a, 0xed
dwc_ddrphy_apb_wr(32'h31357b,32'hed);
phyinit_io_write: 0x31357b, 0xed
dwc_ddrphy_apb_wr(32'h31367a,32'hed);
phyinit_io_write: 0x31367a, 0xed
dwc_ddrphy_apb_wr(32'h31367b,32'hed);
phyinit_io_write: 0x31367b, 0xed
dwc_ddrphy_apb_wr(32'h31377a,32'hed);
phyinit_io_write: 0x31377a, 0xed
dwc_ddrphy_apb_wr(32'h31377b,32'hed);
phyinit_io_write: 0x31377b, 0xed
dwc_ddrphy_apb_wr(32'h31387a,32'hed);
phyinit_io_write: 0x31387a, 0xed
dwc_ddrphy_apb_wr(32'h31387b,32'hed);
phyinit_io_write: 0x31387b, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming RxDigStrbDlyTg0/Tg1 to 0x3b9
dwc_ddrphy_apb_wr(32'h310078,32'h3b9);
phyinit_io_write: 0x310078, 0x3b9
dwc_ddrphy_apb_wr(32'h310079,32'h3b9);
phyinit_io_write: 0x310079, 0x3b9
dwc_ddrphy_apb_wr(32'h310178,32'h3b9);
phyinit_io_write: 0x310178, 0x3b9
dwc_ddrphy_apb_wr(32'h310179,32'h3b9);
phyinit_io_write: 0x310179, 0x3b9
dwc_ddrphy_apb_wr(32'h310278,32'h3b9);
phyinit_io_write: 0x310278, 0x3b9
dwc_ddrphy_apb_wr(32'h310279,32'h3b9);
phyinit_io_write: 0x310279, 0x3b9
dwc_ddrphy_apb_wr(32'h310378,32'h3b9);
phyinit_io_write: 0x310378, 0x3b9
dwc_ddrphy_apb_wr(32'h310379,32'h3b9);
phyinit_io_write: 0x310379, 0x3b9
dwc_ddrphy_apb_wr(32'h310478,32'h3b9);
phyinit_io_write: 0x310478, 0x3b9
dwc_ddrphy_apb_wr(32'h310479,32'h3b9);
phyinit_io_write: 0x310479, 0x3b9
dwc_ddrphy_apb_wr(32'h310578,32'h3b9);
phyinit_io_write: 0x310578, 0x3b9
dwc_ddrphy_apb_wr(32'h310579,32'h3b9);
phyinit_io_write: 0x310579, 0x3b9
dwc_ddrphy_apb_wr(32'h310678,32'h3b9);
phyinit_io_write: 0x310678, 0x3b9
dwc_ddrphy_apb_wr(32'h310679,32'h3b9);
phyinit_io_write: 0x310679, 0x3b9
dwc_ddrphy_apb_wr(32'h310778,32'h3b9);
phyinit_io_write: 0x310778, 0x3b9
dwc_ddrphy_apb_wr(32'h310779,32'h3b9);
phyinit_io_write: 0x310779, 0x3b9
dwc_ddrphy_apb_wr(32'h310878,32'h3b9);
phyinit_io_write: 0x310878, 0x3b9
dwc_ddrphy_apb_wr(32'h310879,32'h3b9);
phyinit_io_write: 0x310879, 0x3b9
dwc_ddrphy_apb_wr(32'h311078,32'h3b9);
phyinit_io_write: 0x311078, 0x3b9
dwc_ddrphy_apb_wr(32'h311079,32'h3b9);
phyinit_io_write: 0x311079, 0x3b9
dwc_ddrphy_apb_wr(32'h311178,32'h3b9);
phyinit_io_write: 0x311178, 0x3b9
dwc_ddrphy_apb_wr(32'h311179,32'h3b9);
phyinit_io_write: 0x311179, 0x3b9
dwc_ddrphy_apb_wr(32'h311278,32'h3b9);
phyinit_io_write: 0x311278, 0x3b9
dwc_ddrphy_apb_wr(32'h311279,32'h3b9);
phyinit_io_write: 0x311279, 0x3b9
dwc_ddrphy_apb_wr(32'h311378,32'h3b9);
phyinit_io_write: 0x311378, 0x3b9
dwc_ddrphy_apb_wr(32'h311379,32'h3b9);
phyinit_io_write: 0x311379, 0x3b9
dwc_ddrphy_apb_wr(32'h311478,32'h3b9);
phyinit_io_write: 0x311478, 0x3b9
dwc_ddrphy_apb_wr(32'h311479,32'h3b9);
phyinit_io_write: 0x311479, 0x3b9
dwc_ddrphy_apb_wr(32'h311578,32'h3b9);
phyinit_io_write: 0x311578, 0x3b9
dwc_ddrphy_apb_wr(32'h311579,32'h3b9);
phyinit_io_write: 0x311579, 0x3b9
dwc_ddrphy_apb_wr(32'h311678,32'h3b9);
phyinit_io_write: 0x311678, 0x3b9
dwc_ddrphy_apb_wr(32'h311679,32'h3b9);
phyinit_io_write: 0x311679, 0x3b9
dwc_ddrphy_apb_wr(32'h311778,32'h3b9);
phyinit_io_write: 0x311778, 0x3b9
dwc_ddrphy_apb_wr(32'h311779,32'h3b9);
phyinit_io_write: 0x311779, 0x3b9
dwc_ddrphy_apb_wr(32'h311878,32'h3b9);
phyinit_io_write: 0x311878, 0x3b9
dwc_ddrphy_apb_wr(32'h311879,32'h3b9);
phyinit_io_write: 0x311879, 0x3b9
dwc_ddrphy_apb_wr(32'h312078,32'h3b9);
phyinit_io_write: 0x312078, 0x3b9
dwc_ddrphy_apb_wr(32'h312079,32'h3b9);
phyinit_io_write: 0x312079, 0x3b9
dwc_ddrphy_apb_wr(32'h312178,32'h3b9);
phyinit_io_write: 0x312178, 0x3b9
dwc_ddrphy_apb_wr(32'h312179,32'h3b9);
phyinit_io_write: 0x312179, 0x3b9
dwc_ddrphy_apb_wr(32'h312278,32'h3b9);
phyinit_io_write: 0x312278, 0x3b9
dwc_ddrphy_apb_wr(32'h312279,32'h3b9);
phyinit_io_write: 0x312279, 0x3b9
dwc_ddrphy_apb_wr(32'h312378,32'h3b9);
phyinit_io_write: 0x312378, 0x3b9
dwc_ddrphy_apb_wr(32'h312379,32'h3b9);
phyinit_io_write: 0x312379, 0x3b9
dwc_ddrphy_apb_wr(32'h312478,32'h3b9);
phyinit_io_write: 0x312478, 0x3b9
dwc_ddrphy_apb_wr(32'h312479,32'h3b9);
phyinit_io_write: 0x312479, 0x3b9
dwc_ddrphy_apb_wr(32'h312578,32'h3b9);
phyinit_io_write: 0x312578, 0x3b9
dwc_ddrphy_apb_wr(32'h312579,32'h3b9);
phyinit_io_write: 0x312579, 0x3b9
dwc_ddrphy_apb_wr(32'h312678,32'h3b9);
phyinit_io_write: 0x312678, 0x3b9
dwc_ddrphy_apb_wr(32'h312679,32'h3b9);
phyinit_io_write: 0x312679, 0x3b9
dwc_ddrphy_apb_wr(32'h312778,32'h3b9);
phyinit_io_write: 0x312778, 0x3b9
dwc_ddrphy_apb_wr(32'h312779,32'h3b9);
phyinit_io_write: 0x312779, 0x3b9
dwc_ddrphy_apb_wr(32'h312878,32'h3b9);
phyinit_io_write: 0x312878, 0x3b9
dwc_ddrphy_apb_wr(32'h312879,32'h3b9);
phyinit_io_write: 0x312879, 0x3b9
dwc_ddrphy_apb_wr(32'h313078,32'h3b9);
phyinit_io_write: 0x313078, 0x3b9
dwc_ddrphy_apb_wr(32'h313079,32'h3b9);
phyinit_io_write: 0x313079, 0x3b9
dwc_ddrphy_apb_wr(32'h313178,32'h3b9);
phyinit_io_write: 0x313178, 0x3b9
dwc_ddrphy_apb_wr(32'h313179,32'h3b9);
phyinit_io_write: 0x313179, 0x3b9
dwc_ddrphy_apb_wr(32'h313278,32'h3b9);
phyinit_io_write: 0x313278, 0x3b9
dwc_ddrphy_apb_wr(32'h313279,32'h3b9);
phyinit_io_write: 0x313279, 0x3b9
dwc_ddrphy_apb_wr(32'h313378,32'h3b9);
phyinit_io_write: 0x313378, 0x3b9
dwc_ddrphy_apb_wr(32'h313379,32'h3b9);
phyinit_io_write: 0x313379, 0x3b9
dwc_ddrphy_apb_wr(32'h313478,32'h3b9);
phyinit_io_write: 0x313478, 0x3b9
dwc_ddrphy_apb_wr(32'h313479,32'h3b9);
phyinit_io_write: 0x313479, 0x3b9
dwc_ddrphy_apb_wr(32'h313578,32'h3b9);
phyinit_io_write: 0x313578, 0x3b9
dwc_ddrphy_apb_wr(32'h313579,32'h3b9);
phyinit_io_write: 0x313579, 0x3b9
dwc_ddrphy_apb_wr(32'h313678,32'h3b9);
phyinit_io_write: 0x313678, 0x3b9
dwc_ddrphy_apb_wr(32'h313679,32'h3b9);
phyinit_io_write: 0x313679, 0x3b9
dwc_ddrphy_apb_wr(32'h313778,32'h3b9);
phyinit_io_write: 0x313778, 0x3b9
dwc_ddrphy_apb_wr(32'h313779,32'h3b9);
phyinit_io_write: 0x313779, 0x3b9
dwc_ddrphy_apb_wr(32'h313878,32'h3b9);
phyinit_io_write: 0x313878, 0x3b9
dwc_ddrphy_apb_wr(32'h313879,32'h3b9);
phyinit_io_write: 0x313879, 0x3b9
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, pUserInputSim->tWCK2DQO=1000, tSTAOFF=0, tCASL_add=0, tPDM=0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming RxEnDlyTg0/Tg1 to 0x319
dwc_ddrphy_apb_wr(32'h310020,32'h319);
phyinit_io_write: 0x310020, 0x319
dwc_ddrphy_apb_wr(32'h310021,32'h319);
phyinit_io_write: 0x310021, 0x319
dwc_ddrphy_apb_wr(32'h311020,32'h319);
phyinit_io_write: 0x311020, 0x319
dwc_ddrphy_apb_wr(32'h311021,32'h319);
phyinit_io_write: 0x311021, 0x319
dwc_ddrphy_apb_wr(32'h312020,32'h319);
phyinit_io_write: 0x312020, 0x319
dwc_ddrphy_apb_wr(32'h312021,32'h319);
phyinit_io_write: 0x312021, 0x319
dwc_ddrphy_apb_wr(32'h313020,32'h319);
phyinit_io_write: 0x313020, 0x319
dwc_ddrphy_apb_wr(32'h313021,32'h319);
phyinit_io_write: 0x313021, 0x319
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming RxClkT2UIDlyTg0/Tg1 and RxClkC2UIDlyTg0/Tg1 to 0x12b
dwc_ddrphy_apb_wr(32'h310010,32'h12b);
phyinit_io_write: 0x310010, 0x12b
dwc_ddrphy_apb_wr(32'h310011,32'h12b);
phyinit_io_write: 0x310011, 0x12b
dwc_ddrphy_apb_wr(32'h310012,32'h12b);
phyinit_io_write: 0x310012, 0x12b
dwc_ddrphy_apb_wr(32'h310013,32'h12b);
phyinit_io_write: 0x310013, 0x12b
dwc_ddrphy_apb_wr(32'h310110,32'h12b);
phyinit_io_write: 0x310110, 0x12b
dwc_ddrphy_apb_wr(32'h310111,32'h12b);
phyinit_io_write: 0x310111, 0x12b
dwc_ddrphy_apb_wr(32'h310112,32'h12b);
phyinit_io_write: 0x310112, 0x12b
dwc_ddrphy_apb_wr(32'h310113,32'h12b);
phyinit_io_write: 0x310113, 0x12b
dwc_ddrphy_apb_wr(32'h310210,32'h12b);
phyinit_io_write: 0x310210, 0x12b
dwc_ddrphy_apb_wr(32'h310211,32'h12b);
phyinit_io_write: 0x310211, 0x12b
dwc_ddrphy_apb_wr(32'h310212,32'h12b);
phyinit_io_write: 0x310212, 0x12b
dwc_ddrphy_apb_wr(32'h310213,32'h12b);
phyinit_io_write: 0x310213, 0x12b
dwc_ddrphy_apb_wr(32'h310310,32'h12b);
phyinit_io_write: 0x310310, 0x12b
dwc_ddrphy_apb_wr(32'h310311,32'h12b);
phyinit_io_write: 0x310311, 0x12b
dwc_ddrphy_apb_wr(32'h310312,32'h12b);
phyinit_io_write: 0x310312, 0x12b
dwc_ddrphy_apb_wr(32'h310313,32'h12b);
phyinit_io_write: 0x310313, 0x12b
dwc_ddrphy_apb_wr(32'h310410,32'h12b);
phyinit_io_write: 0x310410, 0x12b
dwc_ddrphy_apb_wr(32'h310411,32'h12b);
phyinit_io_write: 0x310411, 0x12b
dwc_ddrphy_apb_wr(32'h310412,32'h12b);
phyinit_io_write: 0x310412, 0x12b
dwc_ddrphy_apb_wr(32'h310413,32'h12b);
phyinit_io_write: 0x310413, 0x12b
dwc_ddrphy_apb_wr(32'h310510,32'h12b);
phyinit_io_write: 0x310510, 0x12b
dwc_ddrphy_apb_wr(32'h310511,32'h12b);
phyinit_io_write: 0x310511, 0x12b
dwc_ddrphy_apb_wr(32'h310512,32'h12b);
phyinit_io_write: 0x310512, 0x12b
dwc_ddrphy_apb_wr(32'h310513,32'h12b);
phyinit_io_write: 0x310513, 0x12b
dwc_ddrphy_apb_wr(32'h310610,32'h12b);
phyinit_io_write: 0x310610, 0x12b
dwc_ddrphy_apb_wr(32'h310611,32'h12b);
phyinit_io_write: 0x310611, 0x12b
dwc_ddrphy_apb_wr(32'h310612,32'h12b);
phyinit_io_write: 0x310612, 0x12b
dwc_ddrphy_apb_wr(32'h310613,32'h12b);
phyinit_io_write: 0x310613, 0x12b
dwc_ddrphy_apb_wr(32'h310710,32'h12b);
phyinit_io_write: 0x310710, 0x12b
dwc_ddrphy_apb_wr(32'h310711,32'h12b);
phyinit_io_write: 0x310711, 0x12b
dwc_ddrphy_apb_wr(32'h310712,32'h12b);
phyinit_io_write: 0x310712, 0x12b
dwc_ddrphy_apb_wr(32'h310713,32'h12b);
phyinit_io_write: 0x310713, 0x12b
dwc_ddrphy_apb_wr(32'h310810,32'h12b);
phyinit_io_write: 0x310810, 0x12b
dwc_ddrphy_apb_wr(32'h310811,32'h12b);
phyinit_io_write: 0x310811, 0x12b
dwc_ddrphy_apb_wr(32'h310812,32'h12b);
phyinit_io_write: 0x310812, 0x12b
dwc_ddrphy_apb_wr(32'h310813,32'h12b);
phyinit_io_write: 0x310813, 0x12b
dwc_ddrphy_apb_wr(32'h311010,32'h12b);
phyinit_io_write: 0x311010, 0x12b
dwc_ddrphy_apb_wr(32'h311011,32'h12b);
phyinit_io_write: 0x311011, 0x12b
dwc_ddrphy_apb_wr(32'h311012,32'h12b);
phyinit_io_write: 0x311012, 0x12b
dwc_ddrphy_apb_wr(32'h311013,32'h12b);
phyinit_io_write: 0x311013, 0x12b
dwc_ddrphy_apb_wr(32'h311110,32'h12b);
phyinit_io_write: 0x311110, 0x12b
dwc_ddrphy_apb_wr(32'h311111,32'h12b);
phyinit_io_write: 0x311111, 0x12b
dwc_ddrphy_apb_wr(32'h311112,32'h12b);
phyinit_io_write: 0x311112, 0x12b
dwc_ddrphy_apb_wr(32'h311113,32'h12b);
phyinit_io_write: 0x311113, 0x12b
dwc_ddrphy_apb_wr(32'h311210,32'h12b);
phyinit_io_write: 0x311210, 0x12b
dwc_ddrphy_apb_wr(32'h311211,32'h12b);
phyinit_io_write: 0x311211, 0x12b
dwc_ddrphy_apb_wr(32'h311212,32'h12b);
phyinit_io_write: 0x311212, 0x12b
dwc_ddrphy_apb_wr(32'h311213,32'h12b);
phyinit_io_write: 0x311213, 0x12b
dwc_ddrphy_apb_wr(32'h311310,32'h12b);
phyinit_io_write: 0x311310, 0x12b
dwc_ddrphy_apb_wr(32'h311311,32'h12b);
phyinit_io_write: 0x311311, 0x12b
dwc_ddrphy_apb_wr(32'h311312,32'h12b);
phyinit_io_write: 0x311312, 0x12b
dwc_ddrphy_apb_wr(32'h311313,32'h12b);
phyinit_io_write: 0x311313, 0x12b
dwc_ddrphy_apb_wr(32'h311410,32'h12b);
phyinit_io_write: 0x311410, 0x12b
dwc_ddrphy_apb_wr(32'h311411,32'h12b);
phyinit_io_write: 0x311411, 0x12b
dwc_ddrphy_apb_wr(32'h311412,32'h12b);
phyinit_io_write: 0x311412, 0x12b
dwc_ddrphy_apb_wr(32'h311413,32'h12b);
phyinit_io_write: 0x311413, 0x12b
dwc_ddrphy_apb_wr(32'h311510,32'h12b);
phyinit_io_write: 0x311510, 0x12b
dwc_ddrphy_apb_wr(32'h311511,32'h12b);
phyinit_io_write: 0x311511, 0x12b
dwc_ddrphy_apb_wr(32'h311512,32'h12b);
phyinit_io_write: 0x311512, 0x12b
dwc_ddrphy_apb_wr(32'h311513,32'h12b);
phyinit_io_write: 0x311513, 0x12b
dwc_ddrphy_apb_wr(32'h311610,32'h12b);
phyinit_io_write: 0x311610, 0x12b
dwc_ddrphy_apb_wr(32'h311611,32'h12b);
phyinit_io_write: 0x311611, 0x12b
dwc_ddrphy_apb_wr(32'h311612,32'h12b);
phyinit_io_write: 0x311612, 0x12b
dwc_ddrphy_apb_wr(32'h311613,32'h12b);
phyinit_io_write: 0x311613, 0x12b
dwc_ddrphy_apb_wr(32'h311710,32'h12b);
phyinit_io_write: 0x311710, 0x12b
dwc_ddrphy_apb_wr(32'h311711,32'h12b);
phyinit_io_write: 0x311711, 0x12b
dwc_ddrphy_apb_wr(32'h311712,32'h12b);
phyinit_io_write: 0x311712, 0x12b
dwc_ddrphy_apb_wr(32'h311713,32'h12b);
phyinit_io_write: 0x311713, 0x12b
dwc_ddrphy_apb_wr(32'h311810,32'h12b);
phyinit_io_write: 0x311810, 0x12b
dwc_ddrphy_apb_wr(32'h311811,32'h12b);
phyinit_io_write: 0x311811, 0x12b
dwc_ddrphy_apb_wr(32'h311812,32'h12b);
phyinit_io_write: 0x311812, 0x12b
dwc_ddrphy_apb_wr(32'h311813,32'h12b);
phyinit_io_write: 0x311813, 0x12b
dwc_ddrphy_apb_wr(32'h312010,32'h12b);
phyinit_io_write: 0x312010, 0x12b
dwc_ddrphy_apb_wr(32'h312011,32'h12b);
phyinit_io_write: 0x312011, 0x12b
dwc_ddrphy_apb_wr(32'h312012,32'h12b);
phyinit_io_write: 0x312012, 0x12b
dwc_ddrphy_apb_wr(32'h312013,32'h12b);
phyinit_io_write: 0x312013, 0x12b
dwc_ddrphy_apb_wr(32'h312110,32'h12b);
phyinit_io_write: 0x312110, 0x12b
dwc_ddrphy_apb_wr(32'h312111,32'h12b);
phyinit_io_write: 0x312111, 0x12b
dwc_ddrphy_apb_wr(32'h312112,32'h12b);
phyinit_io_write: 0x312112, 0x12b
dwc_ddrphy_apb_wr(32'h312113,32'h12b);
phyinit_io_write: 0x312113, 0x12b
dwc_ddrphy_apb_wr(32'h312210,32'h12b);
phyinit_io_write: 0x312210, 0x12b
dwc_ddrphy_apb_wr(32'h312211,32'h12b);
phyinit_io_write: 0x312211, 0x12b
dwc_ddrphy_apb_wr(32'h312212,32'h12b);
phyinit_io_write: 0x312212, 0x12b
dwc_ddrphy_apb_wr(32'h312213,32'h12b);
phyinit_io_write: 0x312213, 0x12b
dwc_ddrphy_apb_wr(32'h312310,32'h12b);
phyinit_io_write: 0x312310, 0x12b
dwc_ddrphy_apb_wr(32'h312311,32'h12b);
phyinit_io_write: 0x312311, 0x12b
dwc_ddrphy_apb_wr(32'h312312,32'h12b);
phyinit_io_write: 0x312312, 0x12b
dwc_ddrphy_apb_wr(32'h312313,32'h12b);
phyinit_io_write: 0x312313, 0x12b
dwc_ddrphy_apb_wr(32'h312410,32'h12b);
phyinit_io_write: 0x312410, 0x12b
dwc_ddrphy_apb_wr(32'h312411,32'h12b);
phyinit_io_write: 0x312411, 0x12b
dwc_ddrphy_apb_wr(32'h312412,32'h12b);
phyinit_io_write: 0x312412, 0x12b
dwc_ddrphy_apb_wr(32'h312413,32'h12b);
phyinit_io_write: 0x312413, 0x12b
dwc_ddrphy_apb_wr(32'h312510,32'h12b);
phyinit_io_write: 0x312510, 0x12b
dwc_ddrphy_apb_wr(32'h312511,32'h12b);
phyinit_io_write: 0x312511, 0x12b
dwc_ddrphy_apb_wr(32'h312512,32'h12b);
phyinit_io_write: 0x312512, 0x12b
dwc_ddrphy_apb_wr(32'h312513,32'h12b);
phyinit_io_write: 0x312513, 0x12b
dwc_ddrphy_apb_wr(32'h312610,32'h12b);
phyinit_io_write: 0x312610, 0x12b
dwc_ddrphy_apb_wr(32'h312611,32'h12b);
phyinit_io_write: 0x312611, 0x12b
dwc_ddrphy_apb_wr(32'h312612,32'h12b);
phyinit_io_write: 0x312612, 0x12b
dwc_ddrphy_apb_wr(32'h312613,32'h12b);
phyinit_io_write: 0x312613, 0x12b
dwc_ddrphy_apb_wr(32'h312710,32'h12b);
phyinit_io_write: 0x312710, 0x12b
dwc_ddrphy_apb_wr(32'h312711,32'h12b);
phyinit_io_write: 0x312711, 0x12b
dwc_ddrphy_apb_wr(32'h312712,32'h12b);
phyinit_io_write: 0x312712, 0x12b
dwc_ddrphy_apb_wr(32'h312713,32'h12b);
phyinit_io_write: 0x312713, 0x12b
dwc_ddrphy_apb_wr(32'h312810,32'h12b);
phyinit_io_write: 0x312810, 0x12b
dwc_ddrphy_apb_wr(32'h312811,32'h12b);
phyinit_io_write: 0x312811, 0x12b
dwc_ddrphy_apb_wr(32'h312812,32'h12b);
phyinit_io_write: 0x312812, 0x12b
dwc_ddrphy_apb_wr(32'h312813,32'h12b);
phyinit_io_write: 0x312813, 0x12b
dwc_ddrphy_apb_wr(32'h313010,32'h12b);
phyinit_io_write: 0x313010, 0x12b
dwc_ddrphy_apb_wr(32'h313011,32'h12b);
phyinit_io_write: 0x313011, 0x12b
dwc_ddrphy_apb_wr(32'h313012,32'h12b);
phyinit_io_write: 0x313012, 0x12b
dwc_ddrphy_apb_wr(32'h313013,32'h12b);
phyinit_io_write: 0x313013, 0x12b
dwc_ddrphy_apb_wr(32'h313110,32'h12b);
phyinit_io_write: 0x313110, 0x12b
dwc_ddrphy_apb_wr(32'h313111,32'h12b);
phyinit_io_write: 0x313111, 0x12b
dwc_ddrphy_apb_wr(32'h313112,32'h12b);
phyinit_io_write: 0x313112, 0x12b
dwc_ddrphy_apb_wr(32'h313113,32'h12b);
phyinit_io_write: 0x313113, 0x12b
dwc_ddrphy_apb_wr(32'h313210,32'h12b);
phyinit_io_write: 0x313210, 0x12b
dwc_ddrphy_apb_wr(32'h313211,32'h12b);
phyinit_io_write: 0x313211, 0x12b
dwc_ddrphy_apb_wr(32'h313212,32'h12b);
phyinit_io_write: 0x313212, 0x12b
dwc_ddrphy_apb_wr(32'h313213,32'h12b);
phyinit_io_write: 0x313213, 0x12b
dwc_ddrphy_apb_wr(32'h313310,32'h12b);
phyinit_io_write: 0x313310, 0x12b
dwc_ddrphy_apb_wr(32'h313311,32'h12b);
phyinit_io_write: 0x313311, 0x12b
dwc_ddrphy_apb_wr(32'h313312,32'h12b);
phyinit_io_write: 0x313312, 0x12b
dwc_ddrphy_apb_wr(32'h313313,32'h12b);
phyinit_io_write: 0x313313, 0x12b
dwc_ddrphy_apb_wr(32'h313410,32'h12b);
phyinit_io_write: 0x313410, 0x12b
dwc_ddrphy_apb_wr(32'h313411,32'h12b);
phyinit_io_write: 0x313411, 0x12b
dwc_ddrphy_apb_wr(32'h313412,32'h12b);
phyinit_io_write: 0x313412, 0x12b
dwc_ddrphy_apb_wr(32'h313413,32'h12b);
phyinit_io_write: 0x313413, 0x12b
dwc_ddrphy_apb_wr(32'h313510,32'h12b);
phyinit_io_write: 0x313510, 0x12b
dwc_ddrphy_apb_wr(32'h313511,32'h12b);
phyinit_io_write: 0x313511, 0x12b
dwc_ddrphy_apb_wr(32'h313512,32'h12b);
phyinit_io_write: 0x313512, 0x12b
dwc_ddrphy_apb_wr(32'h313513,32'h12b);
phyinit_io_write: 0x313513, 0x12b
dwc_ddrphy_apb_wr(32'h313610,32'h12b);
phyinit_io_write: 0x313610, 0x12b
dwc_ddrphy_apb_wr(32'h313611,32'h12b);
phyinit_io_write: 0x313611, 0x12b
dwc_ddrphy_apb_wr(32'h313612,32'h12b);
phyinit_io_write: 0x313612, 0x12b
dwc_ddrphy_apb_wr(32'h313613,32'h12b);
phyinit_io_write: 0x313613, 0x12b
dwc_ddrphy_apb_wr(32'h313710,32'h12b);
phyinit_io_write: 0x313710, 0x12b
dwc_ddrphy_apb_wr(32'h313711,32'h12b);
phyinit_io_write: 0x313711, 0x12b
dwc_ddrphy_apb_wr(32'h313712,32'h12b);
phyinit_io_write: 0x313712, 0x12b
dwc_ddrphy_apb_wr(32'h313713,32'h12b);
phyinit_io_write: 0x313713, 0x12b
dwc_ddrphy_apb_wr(32'h313810,32'h12b);
phyinit_io_write: 0x313810, 0x12b
dwc_ddrphy_apb_wr(32'h313811,32'h12b);
phyinit_io_write: 0x313811, 0x12b
dwc_ddrphy_apb_wr(32'h313812,32'h12b);
phyinit_io_write: 0x313812, 0x12b
dwc_ddrphy_apb_wr(32'h313813,32'h12b);
phyinit_io_write: 0x313813, 0x12b
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming PptDqsCntInvTrnTg0 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming PptWck2DqoCntInvTrn0 to 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming PptDqsCntInvTrnTg1 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming PptWck2DqoCntInvTrn1 to 0x198
dwc_ddrphy_apb_wr(32'h31000c,32'hcc);
phyinit_io_write: 0x31000c, 0xcc
dwc_ddrphy_apb_wr(32'h31000d,32'hcc);
phyinit_io_write: 0x31000d, 0xcc
dwc_ddrphy_apb_wr(32'h310014,32'h198);
phyinit_io_write: 0x310014, 0x198
dwc_ddrphy_apb_wr(32'h310015,32'h198);
phyinit_io_write: 0x310015, 0x198
dwc_ddrphy_apb_wr(32'h31100c,32'hcc);
phyinit_io_write: 0x31100c, 0xcc
dwc_ddrphy_apb_wr(32'h31100d,32'hcc);
phyinit_io_write: 0x31100d, 0xcc
dwc_ddrphy_apb_wr(32'h311014,32'h198);
phyinit_io_write: 0x311014, 0x198
dwc_ddrphy_apb_wr(32'h311015,32'h198);
phyinit_io_write: 0x311015, 0x198
dwc_ddrphy_apb_wr(32'h31200c,32'hcc);
phyinit_io_write: 0x31200c, 0xcc
dwc_ddrphy_apb_wr(32'h31200d,32'hcc);
phyinit_io_write: 0x31200d, 0xcc
dwc_ddrphy_apb_wr(32'h312014,32'h198);
phyinit_io_write: 0x312014, 0x198
dwc_ddrphy_apb_wr(32'h312015,32'h198);
phyinit_io_write: 0x312015, 0x198
dwc_ddrphy_apb_wr(32'h31300c,32'hcc);
phyinit_io_write: 0x31300c, 0xcc
dwc_ddrphy_apb_wr(32'h31300d,32'hcc);
phyinit_io_write: 0x31300d, 0xcc
dwc_ddrphy_apb_wr(32'h313014,32'h198);
phyinit_io_write: 0x313014, 0x198
dwc_ddrphy_apb_wr(32'h313015,32'h198);
phyinit_io_write: 0x313015, 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming HwtCtrl to 0x0
dwc_ddrphy_apb_wr(32'h70077,32'h0);
phyinit_io_write: 0x70077, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming DxSeed to 0x34
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming AcSeed to 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h320071,32'h66);
phyinit_io_write: 0x320071, 0x66
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h300063,32'h62);
phyinit_io_write: 0x300063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h301063,32'h62);
phyinit_io_write: 0x301063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h302063,32'h62);
phyinit_io_write: 0x302063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h303063,32'h62);
phyinit_io_write: 0x303063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h304063,32'h62);
phyinit_io_write: 0x304063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h305063,32'h62);
phyinit_io_write: 0x305063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h307063,32'h62);
phyinit_io_write: 0x307063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h308063,32'h62);
phyinit_io_write: 0x308063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h309063,32'h62);
phyinit_io_write: 0x309063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30a063,32'h62);
phyinit_io_write: 0x30a063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30b063,32'h62);
phyinit_io_write: 0x30b063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=3, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h30c063,32'h62);
phyinit_io_write: 0x30c063, 0x62
dwc_ddrphy_apb_wr(32'h3e0063,32'h62);
phyinit_io_write: 0x3e0063, 0x62
dwc_ddrphy_apb_wr(32'h3e0064,32'h62);
phyinit_io_write: 0x3e0064, 0x62
dwc_ddrphy_apb_wr(32'h3e0087,32'h62);
phyinit_io_write: 0x3e0087, 0x62
dwc_ddrphy_apb_wr(32'h3e1063,32'h62);
phyinit_io_write: 0x3e1063, 0x62
dwc_ddrphy_apb_wr(32'h3e1064,32'h62);
phyinit_io_write: 0x3e1064, 0x62
dwc_ddrphy_apb_wr(32'h3e1087,32'h62);
phyinit_io_write: 0x3e1087, 0x62
dwc_ddrphy_apb_wr(32'h3e2063,32'h62);
phyinit_io_write: 0x3e2063, 0x62
dwc_ddrphy_apb_wr(32'h3e2064,32'h62);
phyinit_io_write: 0x3e2064, 0x62
dwc_ddrphy_apb_wr(32'h3e2087,32'h62);
phyinit_io_write: 0x3e2087, 0x62
dwc_ddrphy_apb_wr(32'h3e3063,32'h62);
phyinit_io_write: 0x3e3063, 0x62
dwc_ddrphy_apb_wr(32'h3e3064,32'h62);
phyinit_io_write: 0x3e3064, 0x62
dwc_ddrphy_apb_wr(32'h3e3087,32'h62);
phyinit_io_write: 0x3e3087, 0x62
dwc_ddrphy_apb_wr(32'h3e4063,32'h62);
phyinit_io_write: 0x3e4063, 0x62
dwc_ddrphy_apb_wr(32'h3e4064,32'h62);
phyinit_io_write: 0x3e4064, 0x62
dwc_ddrphy_apb_wr(32'h3e4087,32'h62);
phyinit_io_write: 0x3e4087, 0x62
dwc_ddrphy_apb_wr(32'h3e5063,32'h62);
phyinit_io_write: 0x3e5063, 0x62
dwc_ddrphy_apb_wr(32'h3e5064,32'h62);
phyinit_io_write: 0x3e5064, 0x62
dwc_ddrphy_apb_wr(32'h3e5087,32'h62);
phyinit_io_write: 0x3e5087, 0x62
dwc_ddrphy_apb_wr(32'h3e6063,32'h62);
phyinit_io_write: 0x3e6063, 0x62
dwc_ddrphy_apb_wr(32'h3e6064,32'h62);
phyinit_io_write: 0x3e6064, 0x62
dwc_ddrphy_apb_wr(32'h3e6087,32'h62);
phyinit_io_write: 0x3e6087, 0x62
dwc_ddrphy_apb_wr(32'h3e7063,32'h62);
phyinit_io_write: 0x3e7063, 0x62
dwc_ddrphy_apb_wr(32'h3e7064,32'h62);
phyinit_io_write: 0x3e7064, 0x62
dwc_ddrphy_apb_wr(32'h3e7087,32'h62);
phyinit_io_write: 0x3e7087, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=3 Programming Seq0bGPR10 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h39080a,32'h262);
phyinit_io_write: 0x39080a, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=3 Programming Seq0bGPR11 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h39080b,32'h62);
phyinit_io_write: 0x39080b, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=3 Programming Seq0bGPR21 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h390815,32'h262);
phyinit_io_write: 0x390815, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=3 Programming Seq0bGPR22 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h390816,32'h62);
phyinit_io_write: 0x390816, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=3, Memclk=800MHz, Programming RDqRDqsCntrl to 0x62
dwc_ddrphy_apb_wr(32'h31015f,32'h62);
phyinit_io_write: 0x31015f, 0x62
dwc_ddrphy_apb_wr(32'h31115f,32'h62);
phyinit_io_write: 0x31115f, 0x62
dwc_ddrphy_apb_wr(32'h31215f,32'h62);
phyinit_io_write: 0x31215f, 0x62
dwc_ddrphy_apb_wr(32'h31315f,32'h62);
phyinit_io_write: 0x31315f, 0x62
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Memclk=800MHz, Programming CPllDacValIn to 0x10
dwc_ddrphy_apb_wr(32'h360009,32'h10);
phyinit_io_write: 0x360009, 0x10
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h3102a0,32'h0);
phyinit_io_write: 0x3102a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h3102a1,32'h0);
phyinit_io_write: 0x3102a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h3102a2,32'ha);
phyinit_io_write: 0x3102a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h3102a3,32'h3e);
phyinit_io_write: 0x3102a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h3102a4,32'h72);
phyinit_io_write: 0x3102a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h3112a0,32'h0);
phyinit_io_write: 0x3112a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h3112a1,32'h0);
phyinit_io_write: 0x3112a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h3112a2,32'ha);
phyinit_io_write: 0x3112a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h3112a3,32'h3e);
phyinit_io_write: 0x3112a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h3112a4,32'h72);
phyinit_io_write: 0x3112a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h3122a0,32'h0);
phyinit_io_write: 0x3122a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h3122a1,32'h0);
phyinit_io_write: 0x3122a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h3122a2,32'ha);
phyinit_io_write: 0x3122a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h3122a3,32'h3e);
phyinit_io_write: 0x3122a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h3122a4,32'h72);
phyinit_io_write: 0x3122a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h3132a0,32'h0);
phyinit_io_write: 0x3132a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h3132a1,32'h0);
phyinit_io_write: 0x3132a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h3132a2,32'ha);
phyinit_io_write: 0x3132a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h3132a3,32'h3e);
phyinit_io_write: 0x3132a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h3132a4,32'h72);
phyinit_io_write: 0x3132a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h3102ad,32'h3);
phyinit_io_write: 0x3102ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h3112ad,32'h3);
phyinit_io_write: 0x3112ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h3122ad,32'h3);
phyinit_io_write: 0x3122ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h3132ad,32'h3);
phyinit_io_write: 0x3132ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE0.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h3102af,32'h4c);
phyinit_io_write: 0x3102af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE1.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h3112af,32'h4c);
phyinit_io_write: 0x3112af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE2.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h3122af,32'h4c);
phyinit_io_write: 0x3122af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming DBYTE3.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h3132af,32'h4c);
phyinit_io_write: 0x3132af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming Seq0BGPR7 to save ZQCalCodeOvrValPU=0x12e and ZQCalCodeOvrEnPU=1
dwc_ddrphy_apb_wr(32'h390807,32'h9701);
phyinit_io_write: 0x390807, 0x9701
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=3, Programming Seq0BGPR8 to save ZQCalCodeOvrValPD=0x16d and ZQCalCodeOvrEnPD=1
dwc_ddrphy_apb_wr(32'h390808,32'hb681);
phyinit_io_write: 0x390808, 0xb681
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1003f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1003f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1103f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1103f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1203f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1203f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1303f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1303f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] End of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Start of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=3
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=3,  Memclk=800MHz, ClookupFreq=3200 mode=1 
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=3,  Memclk=800MHz, Programming CPllDivSel to 156.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=3,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=3,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=3,  Memclk=800MHz, Programming CpllCtrl5 to 0x2d56.
dwc_ddrphy_apb_wr(32'h360008,32'h2d56);
phyinit_io_write: 0x360008, 0x2d56
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=3
[phyinit_Step_I_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=3
dwc_ddrphy_apb_wr(32'h60006,32'h3f0);
phyinit_io_write: 0x60006, 0x3f0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h330015,32'h0);
phyinit_io_write: 0x330015, 0x0
dwc_ddrphy_apb_wr(32'h331015,32'h0);
phyinit_io_write: 0x331015, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h31007c,32'h0);
phyinit_io_write: 0x31007c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h31107c,32'h0);
phyinit_io_write: 0x31107c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h31207c,32'h0);
phyinit_io_write: 0x31207c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h31307c,32'h0);
phyinit_io_write: 0x31307c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming ACSMWckFreeRunMode to 0x1
dwc_ddrphy_apb_wr(32'h370141,32'h1);
phyinit_io_write: 0x370141, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming GPR12 with Zcalkclkdiv to 0x0
dwc_ddrphy_apb_wr(32'h39080c,32'h0);
phyinit_io_write: 0x39080c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming RxClkCntl1 to 0x0
dwc_ddrphy_apb_wr(32'h310027,32'h0);
phyinit_io_write: 0x310027, 0x0
dwc_ddrphy_apb_wr(32'h311027,32'h0);
phyinit_io_write: 0x311027, 0x0
dwc_ddrphy_apb_wr(32'h312027,32'h0);
phyinit_io_write: 0x312027, 0x0
dwc_ddrphy_apb_wr(32'h313027,32'h0);
phyinit_io_write: 0x313027, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=3, Programming RxReplicaCtl04 to 0x8
dwc_ddrphy_apb_wr(32'h31020f,32'h8);
phyinit_io_write: 0x31020f, 0x8
dwc_ddrphy_apb_wr(32'h31120f,32'h8);
phyinit_io_write: 0x31120f, 0x8
dwc_ddrphy_apb_wr(32'h31220f,32'h8);
phyinit_io_write: 0x31220f, 0x8
dwc_ddrphy_apb_wr(32'h31320f,32'h8);
phyinit_io_write: 0x31320f, 0x8
dwc_ddrphy_apb_wr(32'h3e003f,32'h1);
phyinit_io_write: 0x3e003f, 0x1
dwc_ddrphy_apb_wr(32'h3e008d,32'h1);
phyinit_io_write: 0x3e008d, 0x1
dwc_ddrphy_apb_wr(32'h3e103f,32'h1);
phyinit_io_write: 0x3e103f, 0x1
dwc_ddrphy_apb_wr(32'h3e108d,32'h1);
phyinit_io_write: 0x3e108d, 0x1
dwc_ddrphy_apb_wr(32'h3e203f,32'h1);
phyinit_io_write: 0x3e203f, 0x1
dwc_ddrphy_apb_wr(32'h3e208d,32'h1);
phyinit_io_write: 0x3e208d, 0x1
dwc_ddrphy_apb_wr(32'h3e303f,32'h1);
phyinit_io_write: 0x3e303f, 0x1
dwc_ddrphy_apb_wr(32'h3e308d,32'h1);
phyinit_io_write: 0x3e308d, 0x1
dwc_ddrphy_apb_wr(32'h3e403f,32'h1);
phyinit_io_write: 0x3e403f, 0x1
dwc_ddrphy_apb_wr(32'h3e408d,32'h1);
phyinit_io_write: 0x3e408d, 0x1
dwc_ddrphy_apb_wr(32'h3e503f,32'h1);
phyinit_io_write: 0x3e503f, 0x1
dwc_ddrphy_apb_wr(32'h3e508d,32'h1);
phyinit_io_write: 0x3e508d, 0x1
dwc_ddrphy_apb_wr(32'h3e603f,32'h1);
phyinit_io_write: 0x3e603f, 0x1
dwc_ddrphy_apb_wr(32'h3e608d,32'h1);
phyinit_io_write: 0x3e608d, 0x1
dwc_ddrphy_apb_wr(32'h3e703f,32'h1);
phyinit_io_write: 0x3e703f, 0x1
dwc_ddrphy_apb_wr(32'h3e708d,32'h1);
phyinit_io_write: 0x3e708d, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] PState=3, Programming RtrnMode to 0x0
dwc_ddrphy_apb_wr(32'h390903,32'h0);
phyinit_io_write: 0x390903, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnA to 0x3
dwc_ddrphy_apb_wr(32'h70072,32'h3);
phyinit_io_write: 0x70072, 0x3
dwc_ddrphy_apb_wr(32'h39080e,32'h3);
phyinit_io_write: 0x39080e, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnB to 0x3
dwc_ddrphy_apb_wr(32'h70073,32'h3);
phyinit_io_write: 0x70073, 0x3
dwc_ddrphy_apb_wr(32'h39080f,32'h3);
phyinit_io_write: 0x39080f, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] End of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=3


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPostTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=3
[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Start of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), PState=0, tck_ps=1250ps
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, programming PState = 0
dwc_ddrphy_apb_wr(32'h2008b,32'h0);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[9:9] with ZCal FSM disable to 0 for data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[10:10] to 0 for PPT2 data rate = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[12:12] to CoreVddScalingMode= 0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[3:3] with DSM to  0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming GPR1[8:8] to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming GPR1[15:15] to userInputAdvanced->DisZCalOnDataRate = 1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming Seq0BGPR1 to 0x80a2
dwc_ddrphy_apb_wr(32'h90801,32'h80a2);
phyinit_io_write: 0x90801, 0x80a2
dwc_ddrphy_apb_wr(32'h90802,32'h0);
phyinit_io_write: 0x90802, 0x0
dwc_ddrphy_apb_wr(32'h90806,32'h1);
phyinit_io_write: 0x90806, 0x1
dwc_ddrphy_apb_wr(32'h90806,32'h1);
phyinit_io_write: 0x90806, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming OdtSeg120 to 0x4101
dwc_ddrphy_apb_wr(32'ha03ff,32'h4101);
phyinit_io_write: 0xa03ff, 0x4101
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl::ZCalCompGainCurrAdj to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming ZCalCompCtrl to 0x0
dwc_ddrphy_apb_wr(32'ha030b,32'h0);
phyinit_io_write: 0xa030b, 0x0
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=0,  Memclk=800MHz, ClookupFreq=3200 mode=0 
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=0,  Memclk=800MHz, Programming CPllDivSel to 29a.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=0,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=0,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_C_initPhyConfigPsLoop] Pstate=0,  Memclk=800MHz, Programming CpllCtrl5 to 0x2e9a.
dwc_ddrphy_apb_wr(32'h60008,32'h2e9a);
phyinit_io_write: 0x60008, 0x2e9a
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=0
[phyinit_Step_C_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY0 to 0x64 (0.5us PIE delay)
dwc_ddrphy_apb_wr(32'h908e0,32'h64);
phyinit_io_write: 0x908e0, 0x64
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY1 to 0x12c (tZQCal PIE delay)
dwc_ddrphy_apb_wr(32'h908e1,32'h12c);
phyinit_io_write: 0x908e1, 0x12c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY2 to 0x7d0 (10.us PIE delay)
dwc_ddrphy_apb_wr(32'h908e2,32'h7d0);
phyinit_io_write: 0x908e2, 0x7d0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY3 to 0x58 (dllLock PIE delay)
dwc_ddrphy_apb_wr(32'h908e3,32'h58);
phyinit_io_write: 0x908e3, 0x58
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY4 to 0x14 (0.1us PIE delay)
dwc_ddrphy_apb_wr(32'h908e4,32'h14);
phyinit_io_write: 0x908e4, 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY5 to 0x0 (RxReplicaCalWait delay)
dwc_ddrphy_apb_wr(32'h908e5,32'h0);
phyinit_io_write: 0x908e5, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY6 to 0x43 (Oscillator PIE delay)
dwc_ddrphy_apb_wr(32'h908e6,32'h43);
phyinit_io_write: 0x908e6, 0x43
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY7 to 0x0 (tXDSM_XP PIE delay)
dwc_ddrphy_apb_wr(32'h908e7,32'h0);
phyinit_io_write: 0x908e7, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY10 to 0x4 (tPDXCSODTON 20ns PIE delay)
dwc_ddrphy_apb_wr(32'h908ea,32'h4);
phyinit_io_write: 0x908ea, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY11 to 0x4 (20ns PIE delay)
dwc_ddrphy_apb_wr(32'h908eb,32'h4);
phyinit_io_write: 0x908eb, 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming Seq0BDLY12 to 0xa (50ns PIE delay)
dwc_ddrphy_apb_wr(32'h908ec,32'ha);
phyinit_io_write: 0x908ec, 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming PclkPtrInitVal to 0x3
dwc_ddrphy_apb_wr(32'h20002,32'h3);
phyinit_io_write: 0x20002, 0x3
dwc_ddrphy_apb_wr(32'h60040,32'h3);
phyinit_io_write: 0x60040, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DfiFreqRatio to 0x2
dwc_ddrphy_apb_wr(32'h20000,32'h2);
phyinit_io_write: 0x20000, 0x2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming RxDigStrbEn to 0x0
dwc_ddrphy_apb_wr(32'h100fb,32'h0);
phyinit_io_write: 0x100fb, 0x0
dwc_ddrphy_apb_wr(32'h110fb,32'h0);
phyinit_io_write: 0x110fb, 0x0
dwc_ddrphy_apb_wr(32'h120fb,32'h0);
phyinit_io_write: 0x120fb, 0x0
dwc_ddrphy_apb_wr(32'h130fb,32'h0);
phyinit_io_write: 0x130fb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DxDigStrobeMode HMDBYTE to 0x0
dwc_ddrphy_apb_wr(32'he000b,32'h0);
phyinit_io_write: 0xe000b, 0x0
dwc_ddrphy_apb_wr(32'he100b,32'h0);
phyinit_io_write: 0xe100b, 0x0
dwc_ddrphy_apb_wr(32'he200b,32'h0);
phyinit_io_write: 0xe200b, 0x0
dwc_ddrphy_apb_wr(32'he300b,32'h0);
phyinit_io_write: 0xe300b, 0x0
dwc_ddrphy_apb_wr(32'he400b,32'h0);
phyinit_io_write: 0xe400b, 0x0
dwc_ddrphy_apb_wr(32'he500b,32'h0);
phyinit_io_write: 0xe500b, 0x0
dwc_ddrphy_apb_wr(32'he600b,32'h0);
phyinit_io_write: 0xe600b, 0x0
dwc_ddrphy_apb_wr(32'he700b,32'h0);
phyinit_io_write: 0xe700b, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h10024,32'h0);
phyinit_io_write: 0x10024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h11024,32'h0);
phyinit_io_write: 0x11024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h12024,32'h0);
phyinit_io_write: 0x12024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::LP4PostambleExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::WCKEXTENSION to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl::DqPreOeExt to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DqsPreambleControl to 0x0
dwc_ddrphy_apb_wr(32'h13024,32'h0);
phyinit_io_write: 0x13024, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h10025,32'h2c);
phyinit_io_write: 0x10025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h11025,32'h2c);
phyinit_io_write: 0x11025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h12025,32'h2c);
phyinit_io_write: 0x12025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPreambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::RxPostambleMode to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsEn to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPre to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl::LPDDR5RdqsPst to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DbyteRxDqsModeCntrl to 0x2c
dwc_ddrphy_apb_wr(32'h13025,32'h2c);
phyinit_io_write: 0x13025, 0x2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h10004,32'h0);
phyinit_io_write: 0x10004, 0x0
dwc_ddrphy_apb_wr(32'h10003,32'h0);
phyinit_io_write: 0x10003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h11004,32'h0);
phyinit_io_write: 0x11004, 0x0
dwc_ddrphy_apb_wr(32'h11003,32'h0);
phyinit_io_write: 0x11003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h12004,32'h0);
phyinit_io_write: 0x12004, 0x0
dwc_ddrphy_apb_wr(32'h12003,32'h0);
phyinit_io_write: 0x12003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DxPClkDis to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DxDfiClkDis to 0x0
dwc_ddrphy_apb_wr(32'h13004,32'h0);
phyinit_io_write: 0x13004, 0x0
dwc_ddrphy_apb_wr(32'h13003,32'h0);
phyinit_io_write: 0x13003, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ZCalClkInfo::ZCalDfiClkTicksPer1uS to 0x320
dwc_ddrphy_apb_wr(32'hb0004,32'h320);
phyinit_io_write: 0xb0004, 0x320
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ZCalSlewRateCtrl::ZCalTxSlewPU to 0x0 ZCalSlewRateCtrl::ZCalTxSlewPD to 0x0

dwc_ddrphy_apb_wr(32'ha030c,32'h0);
phyinit_io_write: 0xa030c, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE RxGainCurrAdjRxReplica to 0x5
dwc_ddrphy_apb_wr(32'h1003e,32'h5);
phyinit_io_write: 0x1003e, 0x5
dwc_ddrphy_apb_wr(32'h1103e,32'h5);
phyinit_io_write: 0x1103e, 0x5
dwc_ddrphy_apb_wr(32'h1203e,32'h5);
phyinit_io_write: 0x1203e, 0x5
dwc_ddrphy_apb_wr(32'h1303e,32'h5);
phyinit_io_write: 0x1303e, 0x5
dwc_ddrphy_apb_wr(32'h20003,32'h1);
phyinit_io_write: 0x20003, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming CPclkDivRatio to 0x1111
dwc_ddrphy_apb_wr(32'h2000b,32'h1111);
phyinit_io_write: 0x2000b, 0x1111
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE0.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h10108,32'h0);
phyinit_io_write: 0x10108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE1.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h11108,32'h0);
phyinit_io_write: 0x11108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE2.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h12108,32'h0);
phyinit_io_write: 0x12108, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming DBYTE3.DMIPinPresent::RdDbiEnabled to 0x0
dwc_ddrphy_apb_wr(32'h13108,32'h0);
phyinit_io_write: 0x13108, 0x0
[phyinit_C_initPhyConfig] Programming EnPhyUpdZQCalUpdate to 0x3
dwc_ddrphy_apb_wr(32'h70005,32'h3);
phyinit_io_write: 0x70005, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming DisableZQupdateOnSnoop to 0x0
dwc_ddrphy_apb_wr(32'h7000f,32'h0);
phyinit_io_write: 0x7000f, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h1000e,32'h1301);
phyinit_io_write: 0x1000e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h1100e,32'h1301);
phyinit_io_write: 0x1100e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h1200e,32'h1301);
phyinit_io_write: 0x1200e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::RxDqsTrackingThreshold to 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl::DqsOscRunTimeSel to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming TrackingModeCntrl to 0x1301
dwc_ddrphy_apb_wr(32'h1300e,32'h1301);
phyinit_io_write: 0x1300e, 0x1301
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming EnRxDqsTracking::EnDqsSampNegRxEn to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming EnRxDqsTracking::DqsSampNegRxEnSense to 0x0
dwc_ddrphy_apb_wr(32'h20019,32'h0);
phyinit_io_write: 0x20019, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he002c,32'h33);
phyinit_io_write: 0xe002c, 0x33
dwc_ddrphy_apb_wr(32'he102c,32'h33);
phyinit_io_write: 0xe102c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'he002d,32'h303);
phyinit_io_write: 0xe002d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'he102d,32'h3333);
phyinit_io_write: 0xe102d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he202c,32'h33);
phyinit_io_write: 0xe202c, 0x33
dwc_ddrphy_apb_wr(32'he302c,32'h33);
phyinit_io_write: 0xe302c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'he202d,32'h303);
phyinit_io_write: 0xe202d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'he302d,32'h3333);
phyinit_io_write: 0xe302d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he402c,32'h33);
phyinit_io_write: 0xe402c, 0x33
dwc_ddrphy_apb_wr(32'he502c,32'h33);
phyinit_io_write: 0xe502c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'he402d,32'h303);
phyinit_io_write: 0xe402d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'he502d,32'h3333);
phyinit_io_write: 0xe502d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDq::TxStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he602c,32'h33);
phyinit_io_write: 0xe602c, 0x33
dwc_ddrphy_apb_wr(32'he702c,32'h33);
phyinit_io_write: 0xe702c, 0x33
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDT to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPUC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxImpedanceDqs::TxStrenCodeDqsPDC to 0x0
dwc_ddrphy_apb_wr(32'he602d,32'h303);
phyinit_io_write: 0xe602d, 0x303
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPUT/C to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 WCK TxImpedanceDqs::TxStrenCodeDqsPDT/C to 0x3
dwc_ddrphy_apb_wr(32'he702d,32'h3333);
phyinit_io_write: 0xe702d, 0x3333
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h70,32'h77);
phyinit_io_write: 0x70, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h1070,32'h77);
phyinit_io_write: 0x1070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h2070,32'h77);
phyinit_io_write: 0x2070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h3070,32'h77);
phyinit_io_write: 0x3070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming AC0 HMAC4 Instance4 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'h4070,32'hff);
phyinit_io_write: 0x4070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'h5070,32'h77);
phyinit_io_write: 0x5070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h7070,32'h77);
phyinit_io_write: 0x7070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h8070,32'h77);
phyinit_io_write: 0x8070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'h9070,32'h77);
phyinit_io_write: 0x9070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePUAC to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxImpedanceAC::TxStrenCodePDAC to 0x7
dwc_ddrphy_apb_wr(32'ha070,32'h77);
phyinit_io_write: 0xa070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePUAC to 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming AC1 HMAC4 Instance11 CS TxImpedanceAC::TxStrenCodePDAC to 0xff
dwc_ddrphy_apb_wr(32'hb070,32'hff);
phyinit_io_write: 0xb070, 0xff
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePU to 0x7
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxImpedanceAC::TxStrenCodePD to 0x7
dwc_ddrphy_apb_wr(32'hc070,32'h77);
phyinit_io_write: 0xc070, 0x77
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he002e,32'h30);
phyinit_io_write: 0xe002e, 0x30
dwc_ddrphy_apb_wr(32'he102e,32'h30);
phyinit_io_write: 0xe102e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'he002f,32'h3300);
phyinit_io_write: 0xe002f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'he102f,32'h7700);
phyinit_io_write: 0xe102f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he202e,32'h30);
phyinit_io_write: 0xe202e, 0x30
dwc_ddrphy_apb_wr(32'he302e,32'h30);
phyinit_io_write: 0xe302e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'he202f,32'h3300);
phyinit_io_write: 0xe202f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'he302f,32'h7700);
phyinit_io_write: 0xe302f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he402e,32'h30);
phyinit_io_write: 0xe402e, 0x30
dwc_ddrphy_apb_wr(32'he502e,32'h30);
phyinit_io_write: 0xe502e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'he402f,32'h3300);
phyinit_io_write: 0xe402f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'he502f,32'h7700);
phyinit_io_write: 0xe502f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDq::OdtStrenCodeDqPD to 0x3
dwc_ddrphy_apb_wr(32'he602e,32'h30);
phyinit_io_write: 0xe602e, 0x30
dwc_ddrphy_apb_wr(32'he702e,32'h30);
phyinit_io_write: 0xe702e, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 OdtImpedanceDqs::OdtStrenCodeDqsPD to 0x3
dwc_ddrphy_apb_wr(32'he602f,32'h3300);
phyinit_io_write: 0xe602f, 0x3300
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPU to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 WCK OdtImpedanceDqs::OdtStrenCodeWckPD to 0x7
dwc_ddrphy_apb_wr(32'he702f,32'h7700);
phyinit_io_write: 0xe702f, 0x7700
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h79,32'h30);
phyinit_io_write: 0x79, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h1079,32'h30);
phyinit_io_write: 0x1079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h2079,32'h30);
phyinit_io_write: 0x2079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h3079,32'h30);
phyinit_io_write: 0x3079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h4079,32'h30);
phyinit_io_write: 0x4079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 DIFF5 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h5079,32'h30);
phyinit_io_write: 0x5079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h7079,32'h30);
phyinit_io_write: 0x7079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h8079,32'h30);
phyinit_io_write: 0x8079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'h9079,32'h30);
phyinit_io_write: 0x9079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'ha079,32'h30);
phyinit_io_write: 0xa079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 SE OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'hb079,32'h30);
phyinit_io_write: 0xb079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePUAC to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 DIFF12 OdtImpedanceAC::OdtStrenCodePDAC to 0x3
dwc_ddrphy_apb_wr(32'hc079,32'h30);
phyinit_io_write: 0xc079, 0x30
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 0 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'he001c,32'h3);
phyinit_io_write: 0xe001c, 0x3
dwc_ddrphy_apb_wr(32'he101c,32'h3);
phyinit_io_write: 0xe101c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 1 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'he201c,32'h3);
phyinit_io_write: 0xe201c, 0x3
dwc_ddrphy_apb_wr(32'he301c,32'h3);
phyinit_io_write: 0xe301c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 2 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'he401c,32'h3);
phyinit_io_write: 0xe401c, 0x3
dwc_ddrphy_apb_wr(32'he501c,32'h3);
phyinit_io_write: 0xe501c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPU to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming HMDBYTE 3 TxDQSlew::TxDQSlewPD to 0x0
dwc_ddrphy_apb_wr(32'he601c,32'h3);
phyinit_io_write: 0xe601c, 0x3
dwc_ddrphy_apb_wr(32'he701c,32'h3);
phyinit_io_write: 0xe701c, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h6d,32'h3);
phyinit_io_write: 0x6d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h106d,32'h3);
phyinit_io_write: 0x106d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h206d,32'h3);
phyinit_io_write: 0x206d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h306d,32'h3);
phyinit_io_write: 0x306d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'h406d,32'hf8);
phyinit_io_write: 0x406d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h506d,32'h3);
phyinit_io_write: 0x506d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h706d,32'h3);
phyinit_io_write: 0x706d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h806d,32'h3);
phyinit_io_write: 0x806d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'h906d,32'h3);
phyinit_io_write: 0x906d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 SE TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'ha06d,32'h3);
phyinit_io_write: 0xa06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPUAC to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 CS TxSlewAC::TxSlewPDAC to 0xf
dwc_ddrphy_apb_wr(32'hb06d,32'hf8);
phyinit_io_write: 0xb06d, 0xf8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPUAC to 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 TxSlewAC::TxSlewPDAC to 0x0
dwc_ddrphy_apb_wr(32'hc06d,32'h3);
phyinit_io_write: 0xc06d, 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming HMDBYTE RxDQSCtrl::RxDiffSeCtrl to 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming HMDBYTE RxDQSCtrl::RxDQSDiffSeVrefDACEn to 0x0
dwc_ddrphy_apb_wr(32'he003e,32'h0);
phyinit_io_write: 0xe003e, 0x0
dwc_ddrphy_apb_wr(32'he103e,32'h0);
phyinit_io_write: 0xe103e, 0x0
dwc_ddrphy_apb_wr(32'he203e,32'h0);
phyinit_io_write: 0xe203e, 0x0
dwc_ddrphy_apb_wr(32'he303e,32'h0);
phyinit_io_write: 0xe303e, 0x0
dwc_ddrphy_apb_wr(32'he403e,32'h0);
phyinit_io_write: 0xe403e, 0x0
dwc_ddrphy_apb_wr(32'he503e,32'h0);
phyinit_io_write: 0xe503e, 0x0
dwc_ddrphy_apb_wr(32'he603e,32'h0);
phyinit_io_write: 0xe603e, 0x0
dwc_ddrphy_apb_wr(32'he703e,32'h0);
phyinit_io_write: 0xe703e, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming WriteLinkEcc to 0
dwc_ddrphy_apb_wr(32'h10001,32'h0);
phyinit_io_write: 0x10001, 0x0
dwc_ddrphy_apb_wr(32'h11001,32'h0);
phyinit_io_write: 0x11001, 0x0
dwc_ddrphy_apb_wr(32'h12001,32'h0);
phyinit_io_write: 0x12001, 0x0
dwc_ddrphy_apb_wr(32'h13001,32'h0);
phyinit_io_write: 0x13001, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0xa
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x5
dwc_ddrphy_apb_wr(32'h70040,32'h5a);
phyinit_io_write: 0x70040, 0x5a
dwc_ddrphy_apb_wr(32'h70041,32'hf);
phyinit_io_write: 0x70041, 0xf
dwc_ddrphy_apb_wr(32'h100a5,32'h1);
phyinit_io_write: 0x100a5, 0x1
dwc_ddrphy_apb_wr(32'h110a5,32'h1);
phyinit_io_write: 0x110a5, 0x1
dwc_ddrphy_apb_wr(32'h120a5,32'h1);
phyinit_io_write: 0x120a5, 0x1
dwc_ddrphy_apb_wr(32'h130a5,32'h1);
phyinit_io_write: 0x130a5, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming RxReplicaRangeVal 0x3232
dwc_ddrphy_apb_wr(32'h10209,32'h3232);
phyinit_io_write: 0x10209, 0x3232
dwc_ddrphy_apb_wr(32'h11209,32'h3232);
phyinit_io_write: 0x11209, 0x3232
dwc_ddrphy_apb_wr(32'h12209,32'h3232);
phyinit_io_write: 0x12209, 0x3232
dwc_ddrphy_apb_wr(32'h13209,32'h3232);
phyinit_io_write: 0x13209, 0x3232
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming RxReplicaCtl04 0x6
dwc_ddrphy_apb_wr(32'h1020f,32'h6);
phyinit_io_write: 0x1020f, 0x6
dwc_ddrphy_apb_wr(32'h1120f,32'h6);
phyinit_io_write: 0x1120f, 0x6
dwc_ddrphy_apb_wr(32'h1220f,32'h6);
phyinit_io_write: 0x1220f, 0x6
dwc_ddrphy_apb_wr(32'h1320f,32'h6);
phyinit_io_write: 0x1320f, 0x6
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxOutPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[DxInPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AlertNPipeEn]=0x0 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming PipeCtl[AcInPipeEn]=0x0 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h20005,32'h0);
phyinit_io_write: 0x20005, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE0.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h10008,32'h1);
phyinit_io_write: 0x10008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE1.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h11008,32'h1);
phyinit_io_write: 0x11008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE2.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h12008,32'h1);
phyinit_io_write: 0x12008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DBYTE3.LP5DfiDataEnLatency[LP5RLm13]=0x1 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h13008,32'h1);
phyinit_io_write: 0x13008, 0x1
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, NumDxOutPipeEn=0, NumDxInPipeEn=0, NumAlertNPipeEn=0, NumAcInPipeEn=0, NumMiscPipeEn=0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpDataAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[LpCtrlAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DfiRespHandshakeDelays[CtrlUpdAckDelay]=0x2 DFI ratio is 2
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, DfiFreq=800MHz, Programming DfiHandshakeDelays[PhyUpdReqDelay]=0x2 DFI ratio is 2
dwc_ddrphy_apb_wr(32'h7006b,32'h222);
phyinit_io_write: 0x7006b, 0x222
dwc_ddrphy_apb_wr(32'h70066,32'h20);
phyinit_io_write: 0x70066, 0x20
dwc_ddrphy_apb_wr(32'h700eb,32'h222);
phyinit_io_write: 0x700eb, 0x222
dwc_ddrphy_apb_wr(32'h700e6,32'h20);
phyinit_io_write: 0x700e6, 0x20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Enhanced DVFSC Disabled, DVFSC Disabled, DataRateMbps = 6400
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoWidth to 0x10, ACSMWckWriteStaticLoPulse::ACSMWckWriteStaticLoDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiWidth to 0x10, ACSMWckWriteStaticHiPulse::ACSMWckWriteStaticHiDelay to 0xc
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckWriteTogglePulse::ACSMWckWriteToggleWidth to 0x4, ACSMWckWriteTogglePulse::ACSMWckWriteToggleDelay to 0x1c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleWidth to 0x1b, ACSMWckWriteFastTogglePulse::ACSMWckWriteFastToggleDelay to 0x20
dwc_ddrphy_apb_wr(32'h70135,32'h100c);
phyinit_io_write: 0x70135, 0x100c
dwc_ddrphy_apb_wr(32'h70136,32'h100c);
phyinit_io_write: 0x70136, 0x100c
dwc_ddrphy_apb_wr(32'h70137,32'h41c);
phyinit_io_write: 0x70137, 0x41c
dwc_ddrphy_apb_wr(32'h70138,32'h1b20);
phyinit_io_write: 0x70138, 0x1b20
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoWidth to 0x10, ACSMWckReadStaticLoPulse::ACSMWckReadStaticLoDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiWidth to 0x10, ACSMWckReadStaticHiPulse::ACSMWckReadStaticHiDelay to 0x18
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckReadTogglePulse::ACSMWckReadToggleWidth to 0x4, ACSMWckReadTogglePulse::ACSMWckReadToggleDelay to 0x28
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleWidth to 0x2f, ACSMWckReadFastTogglePulse::ACSMWckReadFastToggleDelay to 0x2c
dwc_ddrphy_apb_wr(32'h70139,32'h1018);
phyinit_io_write: 0x70139, 0x1018
dwc_ddrphy_apb_wr(32'h7013a,32'h1018);
phyinit_io_write: 0x7013a, 0x1018
dwc_ddrphy_apb_wr(32'h7013b,32'h428);
phyinit_io_write: 0x7013b, 0x428
dwc_ddrphy_apb_wr(32'h7013c,32'h2f2c);
phyinit_io_write: 0x7013c, 0x2f2c
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoWidth to 0x10, ACSMWckFreqStaticLoPulse::ACSMWckFreqStaticLoDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiWidth to 0x10, ACSMWckFreqStaticHiPulse::ACSMWckFreqStaticHiDelay to 0x4
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckFreqTogglePulse::ACSMWckFreqToggleWidth to 0x4, ACSMWckFreqTogglePulse::ACSMWckFreqToggleDelay to 0x14
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleWidth to 0x13, ACSMWckFreqFastTogglePulse::ACSMWckFreqFastToggleDelay to 0x18
dwc_ddrphy_apb_wr(32'h7013d,32'h1004);
phyinit_io_write: 0x7013d, 0x1004
dwc_ddrphy_apb_wr(32'h7013e,32'h1004);
phyinit_io_write: 0x7013e, 0x1004
dwc_ddrphy_apb_wr(32'h7013f,32'h414);
phyinit_io_write: 0x7013f, 0x414
dwc_ddrphy_apb_wr(32'h70140,32'h1318);
phyinit_io_write: 0x70140, 0x1318
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMRxEnPulse::ACSMRxEnDelay to 0x37, ACSMRxEnPulse::ACSMRxEnWidth to 0x8
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMRxValPulse::ACSMRxValDelay to 0x37, ACSMRxValPulse::ACSMRxValWidth to 0x8
dwc_ddrphy_apb_wr(32'h7012c,32'h837);
phyinit_io_write: 0x7012c, 0x837
dwc_ddrphy_apb_wr(32'h7012d,32'h837);
phyinit_io_write: 0x7012d, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMRdcsPulse::ACSMRdcsDelay to 0x37, ACSMRdcsPulse::ACSMRdcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h70130,32'h837);
phyinit_io_write: 0x70130, 0x837
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMTxEnPulse::ACSMTxEnDelay to 0x1f, ACSMTxEnPulse::ACSMTxEnWidth to 0x8
dwc_ddrphy_apb_wr(32'h7012e,32'h81f);
phyinit_io_write: 0x7012e, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming ACSMWrcsPulse::ACSMWrcsDelay to 0x1f, ACSMWrcsPulse::ACSMWrcsWidth to 0x8
dwc_ddrphy_apb_wr(32'h7012f,32'h81f);
phyinit_io_write: 0x7012f, 0x81f
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming AcPipeEn AC0 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h30008,32'h0);
phyinit_io_write: 0x30008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, Programming AcPipeEn AC1 to 0. DFI ratio is 2
dwc_ddrphy_apb_wr(32'h31008,32'h0);
phyinit_io_write: 0x31008, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'he0013,32'h0);
phyinit_io_write: 0xe0013, 0x0
dwc_ddrphy_apb_wr(32'he1013,32'h0);
phyinit_io_write: 0xe1013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'he2013,32'h0);
phyinit_io_write: 0xe2013, 0x0
dwc_ddrphy_apb_wr(32'he3013,32'h0);
phyinit_io_write: 0xe3013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'he4013,32'h0);
phyinit_io_write: 0xe4013, 0x0
dwc_ddrphy_apb_wr(32'he5013,32'h0);
phyinit_io_write: 0xe5013, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming csr_EnaRxStrobeEnB to 0x0
dwc_ddrphy_apb_wr(32'he6013,32'h0);
phyinit_io_write: 0xe6013, 0x0
dwc_ddrphy_apb_wr(32'he7013,32'h0);
phyinit_io_write: 0xe7013, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC0 Instance0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h5e3,32'h4);
phyinit_io_write: 0x5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC1 Instance1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h15e3,32'h4);
phyinit_io_write: 0x15e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC2 Instance2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h25e3,32'h4);
phyinit_io_write: 0x25e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC3 Instance3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h35e3,32'h4);
phyinit_io_write: 0x35e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC4 Instance4 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h45e3,32'h4);
phyinit_io_write: 0x45e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC5 Instance5 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h55e3,32'h4);
phyinit_io_write: 0x55e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC0 Instance7 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h75e3,32'h4);
phyinit_io_write: 0x75e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC1 Instance8 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h85e3,32'h4);
phyinit_io_write: 0x85e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC2 Instance9 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'h95e3,32'h4);
phyinit_io_write: 0x95e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC3 Instance10 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'ha5e3,32'h4);
phyinit_io_write: 0xa5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC4 Instance11 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'hb5e3,32'h4);
phyinit_io_write: 0xb5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC5 Instance12 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'hc5e3,32'h4);
phyinit_io_write: 0xc5e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE0 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'he05e3,32'h4);
phyinit_io_write: 0xe05e3, 0x4
dwc_ddrphy_apb_wr(32'he15e3,32'h4);
phyinit_io_write: 0xe15e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE1 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'he25e3,32'h4);
phyinit_io_write: 0xe25e3, 0x4
dwc_ddrphy_apb_wr(32'he35e3,32'h4);
phyinit_io_write: 0xe35e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE2 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'he45e3,32'h4);
phyinit_io_write: 0xe45e3, 0x4
dwc_ddrphy_apb_wr(32'he55e3,32'h4);
phyinit_io_write: 0xe55e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE3 PclkDCALcdlAddDlySampEn to 0x4
dwc_ddrphy_apb_wr(32'he65e3,32'h4);
phyinit_io_write: 0xe65e3, 0x4
dwc_ddrphy_apb_wr(32'he75e3,32'h4);
phyinit_io_write: 0xe75e3, 0x4
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC0 Instance0 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h50a,32'h0);
phyinit_io_write: 0x50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC1 Instance1 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h150a,32'h0);
phyinit_io_write: 0x150a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC2 Instance2 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h250a,32'h0);
phyinit_io_write: 0x250a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC3 Instance3 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h350a,32'h0);
phyinit_io_write: 0x350a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC4 Instance4 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h450a,32'h0);
phyinit_io_write: 0x450a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX0 HMAC5 Instance5 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h550a,32'h0);
phyinit_io_write: 0x550a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC0 Instance7 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h750a,32'h0);
phyinit_io_write: 0x750a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC1 Instance8 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h850a,32'h0);
phyinit_io_write: 0x850a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC2 Instance9 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'h950a,32'h0);
phyinit_io_write: 0x950a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC3 Instance10 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'ha50a,32'h0);
phyinit_io_write: 0xa50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC4 Instance11 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'hb50a,32'h0);
phyinit_io_write: 0xb50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming ACX1 HMAC5 Instance12 PclkDCASampDelayLCDLAC to 0x0
dwc_ddrphy_apb_wr(32'hc50a,32'h0);
phyinit_io_write: 0xc50a, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE0 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h1080b,32'h0);
phyinit_io_write: 0x1080b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE1 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h1180b,32'h0);
phyinit_io_write: 0x1180b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE2 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h1280b,32'h0);
phyinit_io_write: 0x1280b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Programming DBYTE3 PclkDCASampDelayLCDLDB to 0x0
dwc_ddrphy_apb_wr(32'h1380b,32'h0);
phyinit_io_write: 0x1380b, 0x0
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming PclkDCAStaticCtr0AC to 0x106a
dwc_ddrphy_apb_wr(32'h30803,32'h106a);
phyinit_io_write: 0x30803, 0x106a
dwc_ddrphy_apb_wr(32'h31803,32'h106a);
phyinit_io_write: 0x31803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming PclkDCAStaticCtr0DB to 0x106a
dwc_ddrphy_apb_wr(32'h10803,32'h106a);
phyinit_io_write: 0x10803, 0x106a
dwc_ddrphy_apb_wr(32'h11803,32'h106a);
phyinit_io_write: 0x11803, 0x106a
dwc_ddrphy_apb_wr(32'h12803,32'h106a);
phyinit_io_write: 0x12803, 0x106a
dwc_ddrphy_apb_wr(32'h13803,32'h106a);
phyinit_io_write: 0x13803, 0x106a
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC0 Instance0 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h503,32'h1f);
phyinit_io_write: 0x503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC1 Instance1 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h1503,32'h1f);
phyinit_io_write: 0x1503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC2 Instance2 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h2503,32'h1f);
phyinit_io_write: 0x2503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC3 Instance3 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h3503,32'h1f);
phyinit_io_write: 0x3503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC4 Instance4 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h4503,32'h1f);
phyinit_io_write: 0x4503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC5 Instance5 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h5503,32'h1f);
phyinit_io_write: 0x5503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC0 Instance7 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h7503,32'h1f);
phyinit_io_write: 0x7503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC1 Instance8 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h8503,32'h1f);
phyinit_io_write: 0x8503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC2 Instance9 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'h9503,32'h1f);
phyinit_io_write: 0x9503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC3 Instance10 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'ha503,32'h1f);
phyinit_io_write: 0xa503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC4 Instance11 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'hb503,32'h1f);
phyinit_io_write: 0xb503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC5 Instance12 PclkDCAStaticCtrl1AC to 0x1f
dwc_ddrphy_apb_wr(32'hc503,32'h1f);
phyinit_io_write: 0xc503, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming PclkDCAStaticCtrl1DB to 0x1f
dwc_ddrphy_apb_wr(32'h10c03,32'h1f);
phyinit_io_write: 0x10c03, 0x1f
dwc_ddrphy_apb_wr(32'h11c03,32'h1f);
phyinit_io_write: 0x11c03, 0x1f
dwc_ddrphy_apb_wr(32'h12c03,32'h1f);
phyinit_io_write: 0x12c03, 0x1f
dwc_ddrphy_apb_wr(32'h13c03,32'h1f);
phyinit_io_write: 0x13c03, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC0 Instance0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h110,32'h1f);
phyinit_io_write: 0x110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC1 Instance1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h1110,32'h1f);
phyinit_io_write: 0x1110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC2 Instance2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h2110,32'h1f);
phyinit_io_write: 0x2110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC3 Instance3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h3110,32'h1f);
phyinit_io_write: 0x3110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC4 Instance4 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h4110,32'h1f);
phyinit_io_write: 0x4110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX0 HMAC5 Instance5 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h5110,32'h1f);
phyinit_io_write: 0x5110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC0 Instance7 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h7110,32'h1f);
phyinit_io_write: 0x7110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC1 Instance8 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h8110,32'h1f);
phyinit_io_write: 0x8110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC2 Instance9 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'h9110,32'h1f);
phyinit_io_write: 0x9110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC3 Instance10 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'ha110,32'h1f);
phyinit_io_write: 0xa110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC4 Instance11 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'hb110,32'h1f);
phyinit_io_write: 0xb110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming ACX1 HMAC5 Instance12 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'hc110,32'h1f);
phyinit_io_write: 0xc110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE0 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'he0110,32'h1f);
phyinit_io_write: 0xe0110, 0x1f
dwc_ddrphy_apb_wr(32'he1110,32'h1f);
phyinit_io_write: 0xe1110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE1 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'he2110,32'h1f);
phyinit_io_write: 0xe2110, 0x1f
dwc_ddrphy_apb_wr(32'he3110,32'h1f);
phyinit_io_write: 0xe3110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE2 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'he4110,32'h1f);
phyinit_io_write: 0xe4110, 0x1f
dwc_ddrphy_apb_wr(32'he5110,32'h1f);
phyinit_io_write: 0xe5110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming HMDBYTE3 PclkDCATxLcdlPhase to 0x1f
dwc_ddrphy_apb_wr(32'he6110,32'h1f);
phyinit_io_write: 0xe6110, 0x1f
dwc_ddrphy_apb_wr(32'he7110,32'h1f);
phyinit_io_write: 0xe7110, 0x1f
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming Seq0BDLY8 to 19
[dwc_ddrphy_phyinit_programPclkDca] Pstate=0, Programming Seq0BDLY9 to 64
dwc_ddrphy_apb_wr(32'h908e8,32'h13);
phyinit_io_write: 0x908e8, 0x13
dwc_ddrphy_apb_wr(32'h908e9,32'h40);
phyinit_io_write: 0x908e9, 0x40
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Programming HMDBYTE RxDFECtrlDq to 0x0
dwc_ddrphy_apb_wr(32'he0002,32'h0);
phyinit_io_write: 0xe0002, 0x0
dwc_ddrphy_apb_wr(32'he1002,32'h0);
phyinit_io_write: 0xe1002, 0x0
dwc_ddrphy_apb_wr(32'he2002,32'h0);
phyinit_io_write: 0xe2002, 0x0
dwc_ddrphy_apb_wr(32'he3002,32'h0);
phyinit_io_write: 0xe3002, 0x0
dwc_ddrphy_apb_wr(32'he4002,32'h0);
phyinit_io_write: 0xe4002, 0x0
dwc_ddrphy_apb_wr(32'he5002,32'h0);
phyinit_io_write: 0xe5002, 0x0
dwc_ddrphy_apb_wr(32'he6002,32'h0);
phyinit_io_write: 0xe6002, 0x0
dwc_ddrphy_apb_wr(32'he7002,32'h0);
phyinit_io_write: 0xe7002, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming InhibitRxRdPtrInit*
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Pstate=0, Memclk=800MHz, freqThreshold=200MHz, NoRDQS=0 Programming InhibitTxRdPtrInit::DisableRxEnDlyLoad to 0x0, InhibitTxRdPtrInit::DisableTxDqDly to 0x0
dwc_ddrphy_apb_wr(32'h1010b,32'h0);
phyinit_io_write: 0x1010b, 0x0
dwc_ddrphy_apb_wr(32'h1110b,32'h0);
phyinit_io_write: 0x1110b, 0x0
dwc_ddrphy_apb_wr(32'h1210b,32'h0);
phyinit_io_write: 0x1210b, 0x0
dwc_ddrphy_apb_wr(32'h1310b,32'h0);
phyinit_io_write: 0x1310b, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming AC Training Seed to 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x68 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h63,32'h68);
phyinit_io_write: 0x63, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h1063,32'h68);
phyinit_io_write: 0x1063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h2063,32'h68);
phyinit_io_write: 0x2063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h3063,32'h68);
phyinit_io_write: 0x3063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h4063,32'h68);
phyinit_io_write: 0x4063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h5063,32'h68);
phyinit_io_write: 0x5063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h7063,32'h68);
phyinit_io_write: 0x7063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h8063,32'h68);
phyinit_io_write: 0x8063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h9063,32'h68);
phyinit_io_write: 0x9063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'ha063,32'h68);
phyinit_io_write: 0xa063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'hb063,32'h68);
phyinit_io_write: 0xb063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x68 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'hc063,32'h68);
phyinit_io_write: 0xc063, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR10 to HMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h9080a,32'h268);
phyinit_io_write: 0x9080a, 0x268
dwc_ddrphy_apb_wr(32'h9080b,32'h68);
phyinit_io_write: 0x9080b, 0x68
[dwc_ddrphy_phyinit_programLCDLSeed] Programming Seq0BGPR21 to ACHMTxLcdlSeed Full search value = 0x268
dwc_ddrphy_apb_wr(32'h90815,32'h268);
phyinit_io_write: 0x90815, 0x268
dwc_ddrphy_apb_wr(32'h90816,32'h68);
phyinit_io_write: 0x90816, 0x68
dwc_ddrphy_apb_wr(32'he0063,32'h68);
phyinit_io_write: 0xe0063, 0x68
dwc_ddrphy_apb_wr(32'he0064,32'h68);
phyinit_io_write: 0xe0064, 0x68
dwc_ddrphy_apb_wr(32'he0087,32'h68);
phyinit_io_write: 0xe0087, 0x68
dwc_ddrphy_apb_wr(32'he1063,32'h68);
phyinit_io_write: 0xe1063, 0x68
dwc_ddrphy_apb_wr(32'he1064,32'h68);
phyinit_io_write: 0xe1064, 0x68
dwc_ddrphy_apb_wr(32'he1087,32'h68);
phyinit_io_write: 0xe1087, 0x68
dwc_ddrphy_apb_wr(32'he2063,32'h68);
phyinit_io_write: 0xe2063, 0x68
dwc_ddrphy_apb_wr(32'he2064,32'h68);
phyinit_io_write: 0xe2064, 0x68
dwc_ddrphy_apb_wr(32'he2087,32'h68);
phyinit_io_write: 0xe2087, 0x68
dwc_ddrphy_apb_wr(32'he3063,32'h68);
phyinit_io_write: 0xe3063, 0x68
dwc_ddrphy_apb_wr(32'he3064,32'h68);
phyinit_io_write: 0xe3064, 0x68
dwc_ddrphy_apb_wr(32'he3087,32'h68);
phyinit_io_write: 0xe3087, 0x68
dwc_ddrphy_apb_wr(32'he4063,32'h68);
phyinit_io_write: 0xe4063, 0x68
dwc_ddrphy_apb_wr(32'he4064,32'h68);
phyinit_io_write: 0xe4064, 0x68
dwc_ddrphy_apb_wr(32'he4087,32'h68);
phyinit_io_write: 0xe4087, 0x68
dwc_ddrphy_apb_wr(32'he5063,32'h68);
phyinit_io_write: 0xe5063, 0x68
dwc_ddrphy_apb_wr(32'he5064,32'h68);
phyinit_io_write: 0xe5064, 0x68
dwc_ddrphy_apb_wr(32'he5087,32'h68);
phyinit_io_write: 0xe5087, 0x68
dwc_ddrphy_apb_wr(32'he6063,32'h68);
phyinit_io_write: 0xe6063, 0x68
dwc_ddrphy_apb_wr(32'he6064,32'h68);
phyinit_io_write: 0xe6064, 0x68
dwc_ddrphy_apb_wr(32'he6087,32'h68);
phyinit_io_write: 0xe6087, 0x68
dwc_ddrphy_apb_wr(32'he7063,32'h68);
phyinit_io_write: 0xe7063, 0x68
dwc_ddrphy_apb_wr(32'he7064,32'h68);
phyinit_io_write: 0xe7064, 0x68
dwc_ddrphy_apb_wr(32'he7087,32'h68);
phyinit_io_write: 0xe7087, 0x68
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming UcclkHclkEnables to 0x7
dwc_ddrphy_apb_wr(32'hc0080,32'h7);
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming RxDQSSeVrefDAC0 to 0x80
dwc_ddrphy_apb_wr(32'he003c,32'h80);
phyinit_io_write: 0xe003c, 0x80
dwc_ddrphy_apb_wr(32'he103c,32'h80);
phyinit_io_write: 0xe103c, 0x80
dwc_ddrphy_apb_wr(32'he203c,32'h80);
phyinit_io_write: 0xe203c, 0x80
dwc_ddrphy_apb_wr(32'he303c,32'h80);
phyinit_io_write: 0xe303c, 0x80
dwc_ddrphy_apb_wr(32'he403c,32'h80);
phyinit_io_write: 0xe403c, 0x80
dwc_ddrphy_apb_wr(32'he503c,32'h80);
phyinit_io_write: 0xe503c, 0x80
dwc_ddrphy_apb_wr(32'he603c,32'h80);
phyinit_io_write: 0xe603c, 0x80
dwc_ddrphy_apb_wr(32'he703c,32'h80);
phyinit_io_write: 0xe703c, 0x80
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 0 Seq0BGPR23 to 0x53, NumMemClk_tRFCab=328.0, NumMemClk_7p5ns=6.0, NumMemClk_tXSR=334.0
dwc_ddrphy_apb_wr(32'h90817,32'h53);
phyinit_io_write: 0x90817, 0x53
dwc_ddrphy_apb_wr(32'h90818,32'h0);
phyinit_io_write: 0x90818, 0x0
dwc_ddrphy_apb_wr(32'h90819,32'h0);
phyinit_io_write: 0x90819, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 0 AC0 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h300eb,32'h0);
phyinit_io_write: 0x300eb, 0x0
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] Programming PState 0 AC1 AcLcdlUpdInterval to 0x0
dwc_ddrphy_apb_wr(32'h310eb,32'h0);
phyinit_io_write: 0x310eb, 0x0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_C_initPhyConfigPsLoop] End of dwc_ddrphy_phyinit_C_initPhyConfigPsLoop(), Pstate=0


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPreTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=0
[dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPreTrainPsLoop(), PState=0


/**
//
// Training firmware is *NOT* executed. This function replaces these steps
// in the PHY Initialization sequence:
//
//  (E) Set the PHY input clocks to the desired frequency
//  (F) Write the Message Block parameters for the training firmware
//  (G) Execute the Training Firmware
//  (H) Read the Message Block results
//
/**


[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Start of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] NumRank_total = 2
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] UIps = 156.250000, StepsPerUI = 64, FineStepsPs = 2.441406
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming ACXTxDly to 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming CKXTxDly to 0x40
dwc_ddrphy_apb_wr(32'h300d9,32'h40);
phyinit_io_write: 0x300d9, 0x40
dwc_ddrphy_apb_wr(32'h300d8,32'h40);
phyinit_io_write: 0x300d8, 0x40
dwc_ddrphy_apb_wr(32'h301d8,32'h40);
phyinit_io_write: 0x301d8, 0x40
dwc_ddrphy_apb_wr(32'h302d8,32'h40);
phyinit_io_write: 0x302d8, 0x40
dwc_ddrphy_apb_wr(32'h303d8,32'h40);
phyinit_io_write: 0x303d8, 0x40
dwc_ddrphy_apb_wr(32'h304d8,32'h40);
phyinit_io_write: 0x304d8, 0x40
dwc_ddrphy_apb_wr(32'h305d8,32'h40);
phyinit_io_write: 0x305d8, 0x40
dwc_ddrphy_apb_wr(32'h306d8,32'h40);
phyinit_io_write: 0x306d8, 0x40
dwc_ddrphy_apb_wr(32'h308d8,32'h40);
phyinit_io_write: 0x308d8, 0x40
dwc_ddrphy_apb_wr(32'h309d8,32'h40);
phyinit_io_write: 0x309d8, 0x40
dwc_ddrphy_apb_wr(32'h310d9,32'h40);
phyinit_io_write: 0x310d9, 0x40
dwc_ddrphy_apb_wr(32'h310d8,32'h40);
phyinit_io_write: 0x310d8, 0x40
dwc_ddrphy_apb_wr(32'h311d8,32'h40);
phyinit_io_write: 0x311d8, 0x40
dwc_ddrphy_apb_wr(32'h312d8,32'h40);
phyinit_io_write: 0x312d8, 0x40
dwc_ddrphy_apb_wr(32'h313d8,32'h40);
phyinit_io_write: 0x313d8, 0x40
dwc_ddrphy_apb_wr(32'h314d8,32'h40);
phyinit_io_write: 0x314d8, 0x40
dwc_ddrphy_apb_wr(32'h315d8,32'h40);
phyinit_io_write: 0x315d8, 0x40
dwc_ddrphy_apb_wr(32'h316d8,32'h40);
phyinit_io_write: 0x316d8, 0x40
dwc_ddrphy_apb_wr(32'h318d8,32'h40);
phyinit_io_write: 0x318d8, 0x40
dwc_ddrphy_apb_wr(32'h319d8,32'h40);
phyinit_io_write: 0x319d8, 0x40
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DRAM protocol = LPDDR5
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFI ratio = 1:4
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] CK freq (MHz) = 800
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tCK (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DQ UI (ps) = 156.250000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DfiClk period (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_Rx_Fifo_Dly (ps) = 1256
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlTxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] LcdlRxInsertionDelay (ps) = 85
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PllBypass = 0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal = 3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PclkPtrInitVal_Dly (ps) = 628
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] tWCK2DQO (ps) = 1000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] PHY_tDQS2DQ (ps) = 285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Read Drift (ps) = 1285
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Fixed offset (DfiClk) = 2.000000
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL margin (DfiClk) = 1
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (ps) = 3339
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] DFIMRL (DfiClk) = 6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming HwtMRL to 0x6
dwc_ddrphy_apb_wr(32'h10000,32'h6);
phyinit_io_write: 0x10000, 0x6
dwc_ddrphy_apb_wr(32'h11000,32'h6);
phyinit_io_write: 0x11000, 0x6
dwc_ddrphy_apb_wr(32'h12000,32'h6);
phyinit_io_write: 0x12000, 0x6
dwc_ddrphy_apb_wr(32'h13000,32'h6);
phyinit_io_write: 0x13000, 0x6
dwc_ddrphy_apb_wr(32'h7000d,32'h6);
phyinit_io_write: 0x7000d, 0x6
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming TxWckDlyTg0/Tg1 to 0x200
dwc_ddrphy_apb_wr(32'h1002a,32'h200);
phyinit_io_write: 0x1002a, 0x200
dwc_ddrphy_apb_wr(32'h1002b,32'h200);
phyinit_io_write: 0x1002b, 0x200
dwc_ddrphy_apb_wr(32'h1102a,32'h200);
phyinit_io_write: 0x1102a, 0x200
dwc_ddrphy_apb_wr(32'h1102b,32'h200);
phyinit_io_write: 0x1102b, 0x200
dwc_ddrphy_apb_wr(32'h1202a,32'h200);
phyinit_io_write: 0x1202a, 0x200
dwc_ddrphy_apb_wr(32'h1202b,32'h200);
phyinit_io_write: 0x1202b, 0x200
dwc_ddrphy_apb_wr(32'h1302a,32'h200);
phyinit_io_write: 0x1302a, 0x200
dwc_ddrphy_apb_wr(32'h1302b,32'h200);
phyinit_io_write: 0x1302b, 0x200
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming TxDqsDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h10028,32'hed);
phyinit_io_write: 0x10028, 0xed
dwc_ddrphy_apb_wr(32'h10029,32'hed);
phyinit_io_write: 0x10029, 0xed
dwc_ddrphy_apb_wr(32'h11028,32'hed);
phyinit_io_write: 0x11028, 0xed
dwc_ddrphy_apb_wr(32'h11029,32'hed);
phyinit_io_write: 0x11029, 0xed
dwc_ddrphy_apb_wr(32'h12028,32'hed);
phyinit_io_write: 0x12028, 0xed
dwc_ddrphy_apb_wr(32'h12029,32'hed);
phyinit_io_write: 0x12029, 0xed
dwc_ddrphy_apb_wr(32'h13028,32'hed);
phyinit_io_write: 0x13028, 0xed
dwc_ddrphy_apb_wr(32'h13029,32'hed);
phyinit_io_write: 0x13029, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming TxDqDlyTg0/Tg1 to 0xed
dwc_ddrphy_apb_wr(32'h1007a,32'hed);
phyinit_io_write: 0x1007a, 0xed
dwc_ddrphy_apb_wr(32'h1007b,32'hed);
phyinit_io_write: 0x1007b, 0xed
dwc_ddrphy_apb_wr(32'h1017a,32'hed);
phyinit_io_write: 0x1017a, 0xed
dwc_ddrphy_apb_wr(32'h1017b,32'hed);
phyinit_io_write: 0x1017b, 0xed
dwc_ddrphy_apb_wr(32'h1027a,32'hed);
phyinit_io_write: 0x1027a, 0xed
dwc_ddrphy_apb_wr(32'h1027b,32'hed);
phyinit_io_write: 0x1027b, 0xed
dwc_ddrphy_apb_wr(32'h1037a,32'hed);
phyinit_io_write: 0x1037a, 0xed
dwc_ddrphy_apb_wr(32'h1037b,32'hed);
phyinit_io_write: 0x1037b, 0xed
dwc_ddrphy_apb_wr(32'h1047a,32'hed);
phyinit_io_write: 0x1047a, 0xed
dwc_ddrphy_apb_wr(32'h1047b,32'hed);
phyinit_io_write: 0x1047b, 0xed
dwc_ddrphy_apb_wr(32'h1057a,32'hed);
phyinit_io_write: 0x1057a, 0xed
dwc_ddrphy_apb_wr(32'h1057b,32'hed);
phyinit_io_write: 0x1057b, 0xed
dwc_ddrphy_apb_wr(32'h1067a,32'hed);
phyinit_io_write: 0x1067a, 0xed
dwc_ddrphy_apb_wr(32'h1067b,32'hed);
phyinit_io_write: 0x1067b, 0xed
dwc_ddrphy_apb_wr(32'h1077a,32'hed);
phyinit_io_write: 0x1077a, 0xed
dwc_ddrphy_apb_wr(32'h1077b,32'hed);
phyinit_io_write: 0x1077b, 0xed
dwc_ddrphy_apb_wr(32'h1087a,32'hed);
phyinit_io_write: 0x1087a, 0xed
dwc_ddrphy_apb_wr(32'h1087b,32'hed);
phyinit_io_write: 0x1087b, 0xed
dwc_ddrphy_apb_wr(32'h1107a,32'hed);
phyinit_io_write: 0x1107a, 0xed
dwc_ddrphy_apb_wr(32'h1107b,32'hed);
phyinit_io_write: 0x1107b, 0xed
dwc_ddrphy_apb_wr(32'h1117a,32'hed);
phyinit_io_write: 0x1117a, 0xed
dwc_ddrphy_apb_wr(32'h1117b,32'hed);
phyinit_io_write: 0x1117b, 0xed
dwc_ddrphy_apb_wr(32'h1127a,32'hed);
phyinit_io_write: 0x1127a, 0xed
dwc_ddrphy_apb_wr(32'h1127b,32'hed);
phyinit_io_write: 0x1127b, 0xed
dwc_ddrphy_apb_wr(32'h1137a,32'hed);
phyinit_io_write: 0x1137a, 0xed
dwc_ddrphy_apb_wr(32'h1137b,32'hed);
phyinit_io_write: 0x1137b, 0xed
dwc_ddrphy_apb_wr(32'h1147a,32'hed);
phyinit_io_write: 0x1147a, 0xed
dwc_ddrphy_apb_wr(32'h1147b,32'hed);
phyinit_io_write: 0x1147b, 0xed
dwc_ddrphy_apb_wr(32'h1157a,32'hed);
phyinit_io_write: 0x1157a, 0xed
dwc_ddrphy_apb_wr(32'h1157b,32'hed);
phyinit_io_write: 0x1157b, 0xed
dwc_ddrphy_apb_wr(32'h1167a,32'hed);
phyinit_io_write: 0x1167a, 0xed
dwc_ddrphy_apb_wr(32'h1167b,32'hed);
phyinit_io_write: 0x1167b, 0xed
dwc_ddrphy_apb_wr(32'h1177a,32'hed);
phyinit_io_write: 0x1177a, 0xed
dwc_ddrphy_apb_wr(32'h1177b,32'hed);
phyinit_io_write: 0x1177b, 0xed
dwc_ddrphy_apb_wr(32'h1187a,32'hed);
phyinit_io_write: 0x1187a, 0xed
dwc_ddrphy_apb_wr(32'h1187b,32'hed);
phyinit_io_write: 0x1187b, 0xed
dwc_ddrphy_apb_wr(32'h1207a,32'hed);
phyinit_io_write: 0x1207a, 0xed
dwc_ddrphy_apb_wr(32'h1207b,32'hed);
phyinit_io_write: 0x1207b, 0xed
dwc_ddrphy_apb_wr(32'h1217a,32'hed);
phyinit_io_write: 0x1217a, 0xed
dwc_ddrphy_apb_wr(32'h1217b,32'hed);
phyinit_io_write: 0x1217b, 0xed
dwc_ddrphy_apb_wr(32'h1227a,32'hed);
phyinit_io_write: 0x1227a, 0xed
dwc_ddrphy_apb_wr(32'h1227b,32'hed);
phyinit_io_write: 0x1227b, 0xed
dwc_ddrphy_apb_wr(32'h1237a,32'hed);
phyinit_io_write: 0x1237a, 0xed
dwc_ddrphy_apb_wr(32'h1237b,32'hed);
phyinit_io_write: 0x1237b, 0xed
dwc_ddrphy_apb_wr(32'h1247a,32'hed);
phyinit_io_write: 0x1247a, 0xed
dwc_ddrphy_apb_wr(32'h1247b,32'hed);
phyinit_io_write: 0x1247b, 0xed
dwc_ddrphy_apb_wr(32'h1257a,32'hed);
phyinit_io_write: 0x1257a, 0xed
dwc_ddrphy_apb_wr(32'h1257b,32'hed);
phyinit_io_write: 0x1257b, 0xed
dwc_ddrphy_apb_wr(32'h1267a,32'hed);
phyinit_io_write: 0x1267a, 0xed
dwc_ddrphy_apb_wr(32'h1267b,32'hed);
phyinit_io_write: 0x1267b, 0xed
dwc_ddrphy_apb_wr(32'h1277a,32'hed);
phyinit_io_write: 0x1277a, 0xed
dwc_ddrphy_apb_wr(32'h1277b,32'hed);
phyinit_io_write: 0x1277b, 0xed
dwc_ddrphy_apb_wr(32'h1287a,32'hed);
phyinit_io_write: 0x1287a, 0xed
dwc_ddrphy_apb_wr(32'h1287b,32'hed);
phyinit_io_write: 0x1287b, 0xed
dwc_ddrphy_apb_wr(32'h1307a,32'hed);
phyinit_io_write: 0x1307a, 0xed
dwc_ddrphy_apb_wr(32'h1307b,32'hed);
phyinit_io_write: 0x1307b, 0xed
dwc_ddrphy_apb_wr(32'h1317a,32'hed);
phyinit_io_write: 0x1317a, 0xed
dwc_ddrphy_apb_wr(32'h1317b,32'hed);
phyinit_io_write: 0x1317b, 0xed
dwc_ddrphy_apb_wr(32'h1327a,32'hed);
phyinit_io_write: 0x1327a, 0xed
dwc_ddrphy_apb_wr(32'h1327b,32'hed);
phyinit_io_write: 0x1327b, 0xed
dwc_ddrphy_apb_wr(32'h1337a,32'hed);
phyinit_io_write: 0x1337a, 0xed
dwc_ddrphy_apb_wr(32'h1337b,32'hed);
phyinit_io_write: 0x1337b, 0xed
dwc_ddrphy_apb_wr(32'h1347a,32'hed);
phyinit_io_write: 0x1347a, 0xed
dwc_ddrphy_apb_wr(32'h1347b,32'hed);
phyinit_io_write: 0x1347b, 0xed
dwc_ddrphy_apb_wr(32'h1357a,32'hed);
phyinit_io_write: 0x1357a, 0xed
dwc_ddrphy_apb_wr(32'h1357b,32'hed);
phyinit_io_write: 0x1357b, 0xed
dwc_ddrphy_apb_wr(32'h1367a,32'hed);
phyinit_io_write: 0x1367a, 0xed
dwc_ddrphy_apb_wr(32'h1367b,32'hed);
phyinit_io_write: 0x1367b, 0xed
dwc_ddrphy_apb_wr(32'h1377a,32'hed);
phyinit_io_write: 0x1377a, 0xed
dwc_ddrphy_apb_wr(32'h1377b,32'hed);
phyinit_io_write: 0x1377b, 0xed
dwc_ddrphy_apb_wr(32'h1387a,32'hed);
phyinit_io_write: 0x1387a, 0xed
dwc_ddrphy_apb_wr(32'h1387b,32'hed);
phyinit_io_write: 0x1387b, 0xed
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming RxDigStrbDlyTg0/Tg1 to 0x3b9
dwc_ddrphy_apb_wr(32'h10078,32'h3b9);
phyinit_io_write: 0x10078, 0x3b9
dwc_ddrphy_apb_wr(32'h10079,32'h3b9);
phyinit_io_write: 0x10079, 0x3b9
dwc_ddrphy_apb_wr(32'h10178,32'h3b9);
phyinit_io_write: 0x10178, 0x3b9
dwc_ddrphy_apb_wr(32'h10179,32'h3b9);
phyinit_io_write: 0x10179, 0x3b9
dwc_ddrphy_apb_wr(32'h10278,32'h3b9);
phyinit_io_write: 0x10278, 0x3b9
dwc_ddrphy_apb_wr(32'h10279,32'h3b9);
phyinit_io_write: 0x10279, 0x3b9
dwc_ddrphy_apb_wr(32'h10378,32'h3b9);
phyinit_io_write: 0x10378, 0x3b9
dwc_ddrphy_apb_wr(32'h10379,32'h3b9);
phyinit_io_write: 0x10379, 0x3b9
dwc_ddrphy_apb_wr(32'h10478,32'h3b9);
phyinit_io_write: 0x10478, 0x3b9
dwc_ddrphy_apb_wr(32'h10479,32'h3b9);
phyinit_io_write: 0x10479, 0x3b9
dwc_ddrphy_apb_wr(32'h10578,32'h3b9);
phyinit_io_write: 0x10578, 0x3b9
dwc_ddrphy_apb_wr(32'h10579,32'h3b9);
phyinit_io_write: 0x10579, 0x3b9
dwc_ddrphy_apb_wr(32'h10678,32'h3b9);
phyinit_io_write: 0x10678, 0x3b9
dwc_ddrphy_apb_wr(32'h10679,32'h3b9);
phyinit_io_write: 0x10679, 0x3b9
dwc_ddrphy_apb_wr(32'h10778,32'h3b9);
phyinit_io_write: 0x10778, 0x3b9
dwc_ddrphy_apb_wr(32'h10779,32'h3b9);
phyinit_io_write: 0x10779, 0x3b9
dwc_ddrphy_apb_wr(32'h10878,32'h3b9);
phyinit_io_write: 0x10878, 0x3b9
dwc_ddrphy_apb_wr(32'h10879,32'h3b9);
phyinit_io_write: 0x10879, 0x3b9
dwc_ddrphy_apb_wr(32'h11078,32'h3b9);
phyinit_io_write: 0x11078, 0x3b9
dwc_ddrphy_apb_wr(32'h11079,32'h3b9);
phyinit_io_write: 0x11079, 0x3b9
dwc_ddrphy_apb_wr(32'h11178,32'h3b9);
phyinit_io_write: 0x11178, 0x3b9
dwc_ddrphy_apb_wr(32'h11179,32'h3b9);
phyinit_io_write: 0x11179, 0x3b9
dwc_ddrphy_apb_wr(32'h11278,32'h3b9);
phyinit_io_write: 0x11278, 0x3b9
dwc_ddrphy_apb_wr(32'h11279,32'h3b9);
phyinit_io_write: 0x11279, 0x3b9
dwc_ddrphy_apb_wr(32'h11378,32'h3b9);
phyinit_io_write: 0x11378, 0x3b9
dwc_ddrphy_apb_wr(32'h11379,32'h3b9);
phyinit_io_write: 0x11379, 0x3b9
dwc_ddrphy_apb_wr(32'h11478,32'h3b9);
phyinit_io_write: 0x11478, 0x3b9
dwc_ddrphy_apb_wr(32'h11479,32'h3b9);
phyinit_io_write: 0x11479, 0x3b9
dwc_ddrphy_apb_wr(32'h11578,32'h3b9);
phyinit_io_write: 0x11578, 0x3b9
dwc_ddrphy_apb_wr(32'h11579,32'h3b9);
phyinit_io_write: 0x11579, 0x3b9
dwc_ddrphy_apb_wr(32'h11678,32'h3b9);
phyinit_io_write: 0x11678, 0x3b9
dwc_ddrphy_apb_wr(32'h11679,32'h3b9);
phyinit_io_write: 0x11679, 0x3b9
dwc_ddrphy_apb_wr(32'h11778,32'h3b9);
phyinit_io_write: 0x11778, 0x3b9
dwc_ddrphy_apb_wr(32'h11779,32'h3b9);
phyinit_io_write: 0x11779, 0x3b9
dwc_ddrphy_apb_wr(32'h11878,32'h3b9);
phyinit_io_write: 0x11878, 0x3b9
dwc_ddrphy_apb_wr(32'h11879,32'h3b9);
phyinit_io_write: 0x11879, 0x3b9
dwc_ddrphy_apb_wr(32'h12078,32'h3b9);
phyinit_io_write: 0x12078, 0x3b9
dwc_ddrphy_apb_wr(32'h12079,32'h3b9);
phyinit_io_write: 0x12079, 0x3b9
dwc_ddrphy_apb_wr(32'h12178,32'h3b9);
phyinit_io_write: 0x12178, 0x3b9
dwc_ddrphy_apb_wr(32'h12179,32'h3b9);
phyinit_io_write: 0x12179, 0x3b9
dwc_ddrphy_apb_wr(32'h12278,32'h3b9);
phyinit_io_write: 0x12278, 0x3b9
dwc_ddrphy_apb_wr(32'h12279,32'h3b9);
phyinit_io_write: 0x12279, 0x3b9
dwc_ddrphy_apb_wr(32'h12378,32'h3b9);
phyinit_io_write: 0x12378, 0x3b9
dwc_ddrphy_apb_wr(32'h12379,32'h3b9);
phyinit_io_write: 0x12379, 0x3b9
dwc_ddrphy_apb_wr(32'h12478,32'h3b9);
phyinit_io_write: 0x12478, 0x3b9
dwc_ddrphy_apb_wr(32'h12479,32'h3b9);
phyinit_io_write: 0x12479, 0x3b9
dwc_ddrphy_apb_wr(32'h12578,32'h3b9);
phyinit_io_write: 0x12578, 0x3b9
dwc_ddrphy_apb_wr(32'h12579,32'h3b9);
phyinit_io_write: 0x12579, 0x3b9
dwc_ddrphy_apb_wr(32'h12678,32'h3b9);
phyinit_io_write: 0x12678, 0x3b9
dwc_ddrphy_apb_wr(32'h12679,32'h3b9);
phyinit_io_write: 0x12679, 0x3b9
dwc_ddrphy_apb_wr(32'h12778,32'h3b9);
phyinit_io_write: 0x12778, 0x3b9
dwc_ddrphy_apb_wr(32'h12779,32'h3b9);
phyinit_io_write: 0x12779, 0x3b9
dwc_ddrphy_apb_wr(32'h12878,32'h3b9);
phyinit_io_write: 0x12878, 0x3b9
dwc_ddrphy_apb_wr(32'h12879,32'h3b9);
phyinit_io_write: 0x12879, 0x3b9
dwc_ddrphy_apb_wr(32'h13078,32'h3b9);
phyinit_io_write: 0x13078, 0x3b9
dwc_ddrphy_apb_wr(32'h13079,32'h3b9);
phyinit_io_write: 0x13079, 0x3b9
dwc_ddrphy_apb_wr(32'h13178,32'h3b9);
phyinit_io_write: 0x13178, 0x3b9
dwc_ddrphy_apb_wr(32'h13179,32'h3b9);
phyinit_io_write: 0x13179, 0x3b9
dwc_ddrphy_apb_wr(32'h13278,32'h3b9);
phyinit_io_write: 0x13278, 0x3b9
dwc_ddrphy_apb_wr(32'h13279,32'h3b9);
phyinit_io_write: 0x13279, 0x3b9
dwc_ddrphy_apb_wr(32'h13378,32'h3b9);
phyinit_io_write: 0x13378, 0x3b9
dwc_ddrphy_apb_wr(32'h13379,32'h3b9);
phyinit_io_write: 0x13379, 0x3b9
dwc_ddrphy_apb_wr(32'h13478,32'h3b9);
phyinit_io_write: 0x13478, 0x3b9
dwc_ddrphy_apb_wr(32'h13479,32'h3b9);
phyinit_io_write: 0x13479, 0x3b9
dwc_ddrphy_apb_wr(32'h13578,32'h3b9);
phyinit_io_write: 0x13578, 0x3b9
dwc_ddrphy_apb_wr(32'h13579,32'h3b9);
phyinit_io_write: 0x13579, 0x3b9
dwc_ddrphy_apb_wr(32'h13678,32'h3b9);
phyinit_io_write: 0x13678, 0x3b9
dwc_ddrphy_apb_wr(32'h13679,32'h3b9);
phyinit_io_write: 0x13679, 0x3b9
dwc_ddrphy_apb_wr(32'h13778,32'h3b9);
phyinit_io_write: 0x13778, 0x3b9
dwc_ddrphy_apb_wr(32'h13779,32'h3b9);
phyinit_io_write: 0x13779, 0x3b9
dwc_ddrphy_apb_wr(32'h13878,32'h3b9);
phyinit_io_write: 0x13878, 0x3b9
dwc_ddrphy_apb_wr(32'h13879,32'h3b9);
phyinit_io_write: 0x13879, 0x3b9
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, pUserInputSim->tWCK2DQO=1000, tSTAOFF=0, tCASL_add=0, tPDM=0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming RxEnDlyTg0/Tg1 to 0x319
dwc_ddrphy_apb_wr(32'h10020,32'h319);
phyinit_io_write: 0x10020, 0x319
dwc_ddrphy_apb_wr(32'h10021,32'h319);
phyinit_io_write: 0x10021, 0x319
dwc_ddrphy_apb_wr(32'h11020,32'h319);
phyinit_io_write: 0x11020, 0x319
dwc_ddrphy_apb_wr(32'h11021,32'h319);
phyinit_io_write: 0x11021, 0x319
dwc_ddrphy_apb_wr(32'h12020,32'h319);
phyinit_io_write: 0x12020, 0x319
dwc_ddrphy_apb_wr(32'h12021,32'h319);
phyinit_io_write: 0x12021, 0x319
dwc_ddrphy_apb_wr(32'h13020,32'h319);
phyinit_io_write: 0x13020, 0x319
dwc_ddrphy_apb_wr(32'h13021,32'h319);
phyinit_io_write: 0x13021, 0x319
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming RxClkT2UIDlyTg0/Tg1 and RxClkC2UIDlyTg0/Tg1 to 0x12b
dwc_ddrphy_apb_wr(32'h10010,32'h12b);
phyinit_io_write: 0x10010, 0x12b
dwc_ddrphy_apb_wr(32'h10011,32'h12b);
phyinit_io_write: 0x10011, 0x12b
dwc_ddrphy_apb_wr(32'h10012,32'h12b);
phyinit_io_write: 0x10012, 0x12b
dwc_ddrphy_apb_wr(32'h10013,32'h12b);
phyinit_io_write: 0x10013, 0x12b
dwc_ddrphy_apb_wr(32'h10110,32'h12b);
phyinit_io_write: 0x10110, 0x12b
dwc_ddrphy_apb_wr(32'h10111,32'h12b);
phyinit_io_write: 0x10111, 0x12b
dwc_ddrphy_apb_wr(32'h10112,32'h12b);
phyinit_io_write: 0x10112, 0x12b
dwc_ddrphy_apb_wr(32'h10113,32'h12b);
phyinit_io_write: 0x10113, 0x12b
dwc_ddrphy_apb_wr(32'h10210,32'h12b);
phyinit_io_write: 0x10210, 0x12b
dwc_ddrphy_apb_wr(32'h10211,32'h12b);
phyinit_io_write: 0x10211, 0x12b
dwc_ddrphy_apb_wr(32'h10212,32'h12b);
phyinit_io_write: 0x10212, 0x12b
dwc_ddrphy_apb_wr(32'h10213,32'h12b);
phyinit_io_write: 0x10213, 0x12b
dwc_ddrphy_apb_wr(32'h10310,32'h12b);
phyinit_io_write: 0x10310, 0x12b
dwc_ddrphy_apb_wr(32'h10311,32'h12b);
phyinit_io_write: 0x10311, 0x12b
dwc_ddrphy_apb_wr(32'h10312,32'h12b);
phyinit_io_write: 0x10312, 0x12b
dwc_ddrphy_apb_wr(32'h10313,32'h12b);
phyinit_io_write: 0x10313, 0x12b
dwc_ddrphy_apb_wr(32'h10410,32'h12b);
phyinit_io_write: 0x10410, 0x12b
dwc_ddrphy_apb_wr(32'h10411,32'h12b);
phyinit_io_write: 0x10411, 0x12b
dwc_ddrphy_apb_wr(32'h10412,32'h12b);
phyinit_io_write: 0x10412, 0x12b
dwc_ddrphy_apb_wr(32'h10413,32'h12b);
phyinit_io_write: 0x10413, 0x12b
dwc_ddrphy_apb_wr(32'h10510,32'h12b);
phyinit_io_write: 0x10510, 0x12b
dwc_ddrphy_apb_wr(32'h10511,32'h12b);
phyinit_io_write: 0x10511, 0x12b
dwc_ddrphy_apb_wr(32'h10512,32'h12b);
phyinit_io_write: 0x10512, 0x12b
dwc_ddrphy_apb_wr(32'h10513,32'h12b);
phyinit_io_write: 0x10513, 0x12b
dwc_ddrphy_apb_wr(32'h10610,32'h12b);
phyinit_io_write: 0x10610, 0x12b
dwc_ddrphy_apb_wr(32'h10611,32'h12b);
phyinit_io_write: 0x10611, 0x12b
dwc_ddrphy_apb_wr(32'h10612,32'h12b);
phyinit_io_write: 0x10612, 0x12b
dwc_ddrphy_apb_wr(32'h10613,32'h12b);
phyinit_io_write: 0x10613, 0x12b
dwc_ddrphy_apb_wr(32'h10710,32'h12b);
phyinit_io_write: 0x10710, 0x12b
dwc_ddrphy_apb_wr(32'h10711,32'h12b);
phyinit_io_write: 0x10711, 0x12b
dwc_ddrphy_apb_wr(32'h10712,32'h12b);
phyinit_io_write: 0x10712, 0x12b
dwc_ddrphy_apb_wr(32'h10713,32'h12b);
phyinit_io_write: 0x10713, 0x12b
dwc_ddrphy_apb_wr(32'h10810,32'h12b);
phyinit_io_write: 0x10810, 0x12b
dwc_ddrphy_apb_wr(32'h10811,32'h12b);
phyinit_io_write: 0x10811, 0x12b
dwc_ddrphy_apb_wr(32'h10812,32'h12b);
phyinit_io_write: 0x10812, 0x12b
dwc_ddrphy_apb_wr(32'h10813,32'h12b);
phyinit_io_write: 0x10813, 0x12b
dwc_ddrphy_apb_wr(32'h11010,32'h12b);
phyinit_io_write: 0x11010, 0x12b
dwc_ddrphy_apb_wr(32'h11011,32'h12b);
phyinit_io_write: 0x11011, 0x12b
dwc_ddrphy_apb_wr(32'h11012,32'h12b);
phyinit_io_write: 0x11012, 0x12b
dwc_ddrphy_apb_wr(32'h11013,32'h12b);
phyinit_io_write: 0x11013, 0x12b
dwc_ddrphy_apb_wr(32'h11110,32'h12b);
phyinit_io_write: 0x11110, 0x12b
dwc_ddrphy_apb_wr(32'h11111,32'h12b);
phyinit_io_write: 0x11111, 0x12b
dwc_ddrphy_apb_wr(32'h11112,32'h12b);
phyinit_io_write: 0x11112, 0x12b
dwc_ddrphy_apb_wr(32'h11113,32'h12b);
phyinit_io_write: 0x11113, 0x12b
dwc_ddrphy_apb_wr(32'h11210,32'h12b);
phyinit_io_write: 0x11210, 0x12b
dwc_ddrphy_apb_wr(32'h11211,32'h12b);
phyinit_io_write: 0x11211, 0x12b
dwc_ddrphy_apb_wr(32'h11212,32'h12b);
phyinit_io_write: 0x11212, 0x12b
dwc_ddrphy_apb_wr(32'h11213,32'h12b);
phyinit_io_write: 0x11213, 0x12b
dwc_ddrphy_apb_wr(32'h11310,32'h12b);
phyinit_io_write: 0x11310, 0x12b
dwc_ddrphy_apb_wr(32'h11311,32'h12b);
phyinit_io_write: 0x11311, 0x12b
dwc_ddrphy_apb_wr(32'h11312,32'h12b);
phyinit_io_write: 0x11312, 0x12b
dwc_ddrphy_apb_wr(32'h11313,32'h12b);
phyinit_io_write: 0x11313, 0x12b
dwc_ddrphy_apb_wr(32'h11410,32'h12b);
phyinit_io_write: 0x11410, 0x12b
dwc_ddrphy_apb_wr(32'h11411,32'h12b);
phyinit_io_write: 0x11411, 0x12b
dwc_ddrphy_apb_wr(32'h11412,32'h12b);
phyinit_io_write: 0x11412, 0x12b
dwc_ddrphy_apb_wr(32'h11413,32'h12b);
phyinit_io_write: 0x11413, 0x12b
dwc_ddrphy_apb_wr(32'h11510,32'h12b);
phyinit_io_write: 0x11510, 0x12b
dwc_ddrphy_apb_wr(32'h11511,32'h12b);
phyinit_io_write: 0x11511, 0x12b
dwc_ddrphy_apb_wr(32'h11512,32'h12b);
phyinit_io_write: 0x11512, 0x12b
dwc_ddrphy_apb_wr(32'h11513,32'h12b);
phyinit_io_write: 0x11513, 0x12b
dwc_ddrphy_apb_wr(32'h11610,32'h12b);
phyinit_io_write: 0x11610, 0x12b
dwc_ddrphy_apb_wr(32'h11611,32'h12b);
phyinit_io_write: 0x11611, 0x12b
dwc_ddrphy_apb_wr(32'h11612,32'h12b);
phyinit_io_write: 0x11612, 0x12b
dwc_ddrphy_apb_wr(32'h11613,32'h12b);
phyinit_io_write: 0x11613, 0x12b
dwc_ddrphy_apb_wr(32'h11710,32'h12b);
phyinit_io_write: 0x11710, 0x12b
dwc_ddrphy_apb_wr(32'h11711,32'h12b);
phyinit_io_write: 0x11711, 0x12b
dwc_ddrphy_apb_wr(32'h11712,32'h12b);
phyinit_io_write: 0x11712, 0x12b
dwc_ddrphy_apb_wr(32'h11713,32'h12b);
phyinit_io_write: 0x11713, 0x12b
dwc_ddrphy_apb_wr(32'h11810,32'h12b);
phyinit_io_write: 0x11810, 0x12b
dwc_ddrphy_apb_wr(32'h11811,32'h12b);
phyinit_io_write: 0x11811, 0x12b
dwc_ddrphy_apb_wr(32'h11812,32'h12b);
phyinit_io_write: 0x11812, 0x12b
dwc_ddrphy_apb_wr(32'h11813,32'h12b);
phyinit_io_write: 0x11813, 0x12b
dwc_ddrphy_apb_wr(32'h12010,32'h12b);
phyinit_io_write: 0x12010, 0x12b
dwc_ddrphy_apb_wr(32'h12011,32'h12b);
phyinit_io_write: 0x12011, 0x12b
dwc_ddrphy_apb_wr(32'h12012,32'h12b);
phyinit_io_write: 0x12012, 0x12b
dwc_ddrphy_apb_wr(32'h12013,32'h12b);
phyinit_io_write: 0x12013, 0x12b
dwc_ddrphy_apb_wr(32'h12110,32'h12b);
phyinit_io_write: 0x12110, 0x12b
dwc_ddrphy_apb_wr(32'h12111,32'h12b);
phyinit_io_write: 0x12111, 0x12b
dwc_ddrphy_apb_wr(32'h12112,32'h12b);
phyinit_io_write: 0x12112, 0x12b
dwc_ddrphy_apb_wr(32'h12113,32'h12b);
phyinit_io_write: 0x12113, 0x12b
dwc_ddrphy_apb_wr(32'h12210,32'h12b);
phyinit_io_write: 0x12210, 0x12b
dwc_ddrphy_apb_wr(32'h12211,32'h12b);
phyinit_io_write: 0x12211, 0x12b
dwc_ddrphy_apb_wr(32'h12212,32'h12b);
phyinit_io_write: 0x12212, 0x12b
dwc_ddrphy_apb_wr(32'h12213,32'h12b);
phyinit_io_write: 0x12213, 0x12b
dwc_ddrphy_apb_wr(32'h12310,32'h12b);
phyinit_io_write: 0x12310, 0x12b
dwc_ddrphy_apb_wr(32'h12311,32'h12b);
phyinit_io_write: 0x12311, 0x12b
dwc_ddrphy_apb_wr(32'h12312,32'h12b);
phyinit_io_write: 0x12312, 0x12b
dwc_ddrphy_apb_wr(32'h12313,32'h12b);
phyinit_io_write: 0x12313, 0x12b
dwc_ddrphy_apb_wr(32'h12410,32'h12b);
phyinit_io_write: 0x12410, 0x12b
dwc_ddrphy_apb_wr(32'h12411,32'h12b);
phyinit_io_write: 0x12411, 0x12b
dwc_ddrphy_apb_wr(32'h12412,32'h12b);
phyinit_io_write: 0x12412, 0x12b
dwc_ddrphy_apb_wr(32'h12413,32'h12b);
phyinit_io_write: 0x12413, 0x12b
dwc_ddrphy_apb_wr(32'h12510,32'h12b);
phyinit_io_write: 0x12510, 0x12b
dwc_ddrphy_apb_wr(32'h12511,32'h12b);
phyinit_io_write: 0x12511, 0x12b
dwc_ddrphy_apb_wr(32'h12512,32'h12b);
phyinit_io_write: 0x12512, 0x12b
dwc_ddrphy_apb_wr(32'h12513,32'h12b);
phyinit_io_write: 0x12513, 0x12b
dwc_ddrphy_apb_wr(32'h12610,32'h12b);
phyinit_io_write: 0x12610, 0x12b
dwc_ddrphy_apb_wr(32'h12611,32'h12b);
phyinit_io_write: 0x12611, 0x12b
dwc_ddrphy_apb_wr(32'h12612,32'h12b);
phyinit_io_write: 0x12612, 0x12b
dwc_ddrphy_apb_wr(32'h12613,32'h12b);
phyinit_io_write: 0x12613, 0x12b
dwc_ddrphy_apb_wr(32'h12710,32'h12b);
phyinit_io_write: 0x12710, 0x12b
dwc_ddrphy_apb_wr(32'h12711,32'h12b);
phyinit_io_write: 0x12711, 0x12b
dwc_ddrphy_apb_wr(32'h12712,32'h12b);
phyinit_io_write: 0x12712, 0x12b
dwc_ddrphy_apb_wr(32'h12713,32'h12b);
phyinit_io_write: 0x12713, 0x12b
dwc_ddrphy_apb_wr(32'h12810,32'h12b);
phyinit_io_write: 0x12810, 0x12b
dwc_ddrphy_apb_wr(32'h12811,32'h12b);
phyinit_io_write: 0x12811, 0x12b
dwc_ddrphy_apb_wr(32'h12812,32'h12b);
phyinit_io_write: 0x12812, 0x12b
dwc_ddrphy_apb_wr(32'h12813,32'h12b);
phyinit_io_write: 0x12813, 0x12b
dwc_ddrphy_apb_wr(32'h13010,32'h12b);
phyinit_io_write: 0x13010, 0x12b
dwc_ddrphy_apb_wr(32'h13011,32'h12b);
phyinit_io_write: 0x13011, 0x12b
dwc_ddrphy_apb_wr(32'h13012,32'h12b);
phyinit_io_write: 0x13012, 0x12b
dwc_ddrphy_apb_wr(32'h13013,32'h12b);
phyinit_io_write: 0x13013, 0x12b
dwc_ddrphy_apb_wr(32'h13110,32'h12b);
phyinit_io_write: 0x13110, 0x12b
dwc_ddrphy_apb_wr(32'h13111,32'h12b);
phyinit_io_write: 0x13111, 0x12b
dwc_ddrphy_apb_wr(32'h13112,32'h12b);
phyinit_io_write: 0x13112, 0x12b
dwc_ddrphy_apb_wr(32'h13113,32'h12b);
phyinit_io_write: 0x13113, 0x12b
dwc_ddrphy_apb_wr(32'h13210,32'h12b);
phyinit_io_write: 0x13210, 0x12b
dwc_ddrphy_apb_wr(32'h13211,32'h12b);
phyinit_io_write: 0x13211, 0x12b
dwc_ddrphy_apb_wr(32'h13212,32'h12b);
phyinit_io_write: 0x13212, 0x12b
dwc_ddrphy_apb_wr(32'h13213,32'h12b);
phyinit_io_write: 0x13213, 0x12b
dwc_ddrphy_apb_wr(32'h13310,32'h12b);
phyinit_io_write: 0x13310, 0x12b
dwc_ddrphy_apb_wr(32'h13311,32'h12b);
phyinit_io_write: 0x13311, 0x12b
dwc_ddrphy_apb_wr(32'h13312,32'h12b);
phyinit_io_write: 0x13312, 0x12b
dwc_ddrphy_apb_wr(32'h13313,32'h12b);
phyinit_io_write: 0x13313, 0x12b
dwc_ddrphy_apb_wr(32'h13410,32'h12b);
phyinit_io_write: 0x13410, 0x12b
dwc_ddrphy_apb_wr(32'h13411,32'h12b);
phyinit_io_write: 0x13411, 0x12b
dwc_ddrphy_apb_wr(32'h13412,32'h12b);
phyinit_io_write: 0x13412, 0x12b
dwc_ddrphy_apb_wr(32'h13413,32'h12b);
phyinit_io_write: 0x13413, 0x12b
dwc_ddrphy_apb_wr(32'h13510,32'h12b);
phyinit_io_write: 0x13510, 0x12b
dwc_ddrphy_apb_wr(32'h13511,32'h12b);
phyinit_io_write: 0x13511, 0x12b
dwc_ddrphy_apb_wr(32'h13512,32'h12b);
phyinit_io_write: 0x13512, 0x12b
dwc_ddrphy_apb_wr(32'h13513,32'h12b);
phyinit_io_write: 0x13513, 0x12b
dwc_ddrphy_apb_wr(32'h13610,32'h12b);
phyinit_io_write: 0x13610, 0x12b
dwc_ddrphy_apb_wr(32'h13611,32'h12b);
phyinit_io_write: 0x13611, 0x12b
dwc_ddrphy_apb_wr(32'h13612,32'h12b);
phyinit_io_write: 0x13612, 0x12b
dwc_ddrphy_apb_wr(32'h13613,32'h12b);
phyinit_io_write: 0x13613, 0x12b
dwc_ddrphy_apb_wr(32'h13710,32'h12b);
phyinit_io_write: 0x13710, 0x12b
dwc_ddrphy_apb_wr(32'h13711,32'h12b);
phyinit_io_write: 0x13711, 0x12b
dwc_ddrphy_apb_wr(32'h13712,32'h12b);
phyinit_io_write: 0x13712, 0x12b
dwc_ddrphy_apb_wr(32'h13713,32'h12b);
phyinit_io_write: 0x13713, 0x12b
dwc_ddrphy_apb_wr(32'h13810,32'h12b);
phyinit_io_write: 0x13810, 0x12b
dwc_ddrphy_apb_wr(32'h13811,32'h12b);
phyinit_io_write: 0x13811, 0x12b
dwc_ddrphy_apb_wr(32'h13812,32'h12b);
phyinit_io_write: 0x13812, 0x12b
dwc_ddrphy_apb_wr(32'h13813,32'h12b);
phyinit_io_write: 0x13813, 0x12b
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming PptDqsCntInvTrnTg0 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming PptWck2DqoCntInvTrn0 to 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] pUserInputSim->tWCK2DQI: 500
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming PptDqsCntInvTrnTg1 to 0xcc
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming PptWck2DqoCntInvTrn1 to 0x198
dwc_ddrphy_apb_wr(32'h1000c,32'hcc);
phyinit_io_write: 0x1000c, 0xcc
dwc_ddrphy_apb_wr(32'h1000d,32'hcc);
phyinit_io_write: 0x1000d, 0xcc
dwc_ddrphy_apb_wr(32'h10014,32'h198);
phyinit_io_write: 0x10014, 0x198
dwc_ddrphy_apb_wr(32'h10015,32'h198);
phyinit_io_write: 0x10015, 0x198
dwc_ddrphy_apb_wr(32'h1100c,32'hcc);
phyinit_io_write: 0x1100c, 0xcc
dwc_ddrphy_apb_wr(32'h1100d,32'hcc);
phyinit_io_write: 0x1100d, 0xcc
dwc_ddrphy_apb_wr(32'h11014,32'h198);
phyinit_io_write: 0x11014, 0x198
dwc_ddrphy_apb_wr(32'h11015,32'h198);
phyinit_io_write: 0x11015, 0x198
dwc_ddrphy_apb_wr(32'h1200c,32'hcc);
phyinit_io_write: 0x1200c, 0xcc
dwc_ddrphy_apb_wr(32'h1200d,32'hcc);
phyinit_io_write: 0x1200d, 0xcc
dwc_ddrphy_apb_wr(32'h12014,32'h198);
phyinit_io_write: 0x12014, 0x198
dwc_ddrphy_apb_wr(32'h12015,32'h198);
phyinit_io_write: 0x12015, 0x198
dwc_ddrphy_apb_wr(32'h1300c,32'hcc);
phyinit_io_write: 0x1300c, 0xcc
dwc_ddrphy_apb_wr(32'h1300d,32'hcc);
phyinit_io_write: 0x1300d, 0xcc
dwc_ddrphy_apb_wr(32'h13014,32'h198);
phyinit_io_write: 0x13014, 0x198
dwc_ddrphy_apb_wr(32'h13015,32'h198);
phyinit_io_write: 0x13015, 0x198
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming HwtCtrl to 0x0
dwc_ddrphy_apb_wr(32'h70077,32'h0);
phyinit_io_write: 0x70077, 0x0
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming DxSeed to 0x34
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming AcSeed to 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming HMRxLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming HMRxReplicaLcdlSeed HMRxSeed to 0x62 HMRxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h20071,32'h66);
phyinit_io_write: 0x20071, 0x66
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC0 Instance0 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h63,32'h62);
phyinit_io_write: 0x63, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC1 Instance1 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h1063,32'h62);
phyinit_io_write: 0x1063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC2 Instance2 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h2063,32'h62);
phyinit_io_write: 0x2063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC3 Instance3 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h3063,32'h62);
phyinit_io_write: 0x3063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC4 Instance4 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h4063,32'h62);
phyinit_io_write: 0x4063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX0 HMAC5 Instance5 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h5063,32'h62);
phyinit_io_write: 0x5063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC0 Instance7 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h7063,32'h62);
phyinit_io_write: 0x7063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC1 Instance8 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h8063,32'h62);
phyinit_io_write: 0x8063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC2 Instance9 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'h9063,32'h62);
phyinit_io_write: 0x9063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC3 Instance10 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'ha063,32'h62);
phyinit_io_write: 0xa063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC4 Instance11 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'hb063,32'h62);
phyinit_io_write: 0xb063, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] LcdlSeed Pstate=0, Memclk=800MHz, Programming ACX1 HMAC5 Instance12 HMTxLcdlSeed HMTxSeed to 0x62 HMTxSeedIs1UI 0x0 
dwc_ddrphy_apb_wr(32'hc063,32'h62);
phyinit_io_write: 0xc063, 0x62
dwc_ddrphy_apb_wr(32'he0063,32'h62);
phyinit_io_write: 0xe0063, 0x62
dwc_ddrphy_apb_wr(32'he0064,32'h62);
phyinit_io_write: 0xe0064, 0x62
dwc_ddrphy_apb_wr(32'he0087,32'h62);
phyinit_io_write: 0xe0087, 0x62
dwc_ddrphy_apb_wr(32'he1063,32'h62);
phyinit_io_write: 0xe1063, 0x62
dwc_ddrphy_apb_wr(32'he1064,32'h62);
phyinit_io_write: 0xe1064, 0x62
dwc_ddrphy_apb_wr(32'he1087,32'h62);
phyinit_io_write: 0xe1087, 0x62
dwc_ddrphy_apb_wr(32'he2063,32'h62);
phyinit_io_write: 0xe2063, 0x62
dwc_ddrphy_apb_wr(32'he2064,32'h62);
phyinit_io_write: 0xe2064, 0x62
dwc_ddrphy_apb_wr(32'he2087,32'h62);
phyinit_io_write: 0xe2087, 0x62
dwc_ddrphy_apb_wr(32'he3063,32'h62);
phyinit_io_write: 0xe3063, 0x62
dwc_ddrphy_apb_wr(32'he3064,32'h62);
phyinit_io_write: 0xe3064, 0x62
dwc_ddrphy_apb_wr(32'he3087,32'h62);
phyinit_io_write: 0xe3087, 0x62
dwc_ddrphy_apb_wr(32'he4063,32'h62);
phyinit_io_write: 0xe4063, 0x62
dwc_ddrphy_apb_wr(32'he4064,32'h62);
phyinit_io_write: 0xe4064, 0x62
dwc_ddrphy_apb_wr(32'he4087,32'h62);
phyinit_io_write: 0xe4087, 0x62
dwc_ddrphy_apb_wr(32'he5063,32'h62);
phyinit_io_write: 0xe5063, 0x62
dwc_ddrphy_apb_wr(32'he5064,32'h62);
phyinit_io_write: 0xe5064, 0x62
dwc_ddrphy_apb_wr(32'he5087,32'h62);
phyinit_io_write: 0xe5087, 0x62
dwc_ddrphy_apb_wr(32'he6063,32'h62);
phyinit_io_write: 0xe6063, 0x62
dwc_ddrphy_apb_wr(32'he6064,32'h62);
phyinit_io_write: 0xe6064, 0x62
dwc_ddrphy_apb_wr(32'he6087,32'h62);
phyinit_io_write: 0xe6087, 0x62
dwc_ddrphy_apb_wr(32'he7063,32'h62);
phyinit_io_write: 0xe7063, 0x62
dwc_ddrphy_apb_wr(32'he7064,32'h62);
phyinit_io_write: 0xe7064, 0x62
dwc_ddrphy_apb_wr(32'he7087,32'h62);
phyinit_io_write: 0xe7087, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=0 Programming Seq0bGPR10 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h9080a,32'h262);
phyinit_io_write: 0x9080a, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=0 Programming Seq0bGPR11 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h9080b,32'h62);
phyinit_io_write: 0x9080b, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=0 Programming Seq0bGPR21 to mission mode HMTxLcdlSeed value 0x262
dwc_ddrphy_apb_wr(32'h90815,32'h262);
phyinit_io_write: 0x90815, 0x262
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=0 Programming Seq0bGPR22 to mission mode HMTxLcdlSeed value 0x62
dwc_ddrphy_apb_wr(32'h90816,32'h62);
phyinit_io_write: 0x90816, 0x62
[dwc_ddrphy_phyinit_programLCDLSeed] Pstate=0, Memclk=800MHz, Programming RDqRDqsCntrl to 0x62
dwc_ddrphy_apb_wr(32'h1015f,32'h62);
phyinit_io_write: 0x1015f, 0x62
dwc_ddrphy_apb_wr(32'h1115f,32'h62);
phyinit_io_write: 0x1115f, 0x62
dwc_ddrphy_apb_wr(32'h1215f,32'h62);
phyinit_io_write: 0x1215f, 0x62
dwc_ddrphy_apb_wr(32'h1315f,32'h62);
phyinit_io_write: 0x1315f, 0x62
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Memclk=800MHz, Programming CPllDacValIn to 0x10
dwc_ddrphy_apb_wr(32'h60009,32'h10);
phyinit_io_write: 0x60009, 0x10
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h102a0,32'h0);
phyinit_io_write: 0x102a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h102a1,32'h0);
phyinit_io_write: 0x102a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h102a2,32'ha);
phyinit_io_write: 0x102a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h102a3,32'h3e);
phyinit_io_write: 0x102a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h102a4,32'h72);
phyinit_io_write: 0x102a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h112a0,32'h0);
phyinit_io_write: 0x112a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h112a1,32'h0);
phyinit_io_write: 0x112a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h112a2,32'ha);
phyinit_io_write: 0x112a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h112a3,32'h3e);
phyinit_io_write: 0x112a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h112a4,32'h72);
phyinit_io_write: 0x112a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h122a0,32'h0);
phyinit_io_write: 0x122a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h122a1,32'h0);
phyinit_io_write: 0x122a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h122a2,32'ha);
phyinit_io_write: 0x122a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h122a3,32'h3e);
phyinit_io_write: 0x122a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h122a4,32'h72);
phyinit_io_write: 0x122a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaPathPhase0 to 0x0
dwc_ddrphy_apb_wr(32'h132a0,32'h0);
phyinit_io_write: 0x132a0, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaPathPhase1 to 0x0
dwc_ddrphy_apb_wr(32'h132a1,32'h0);
phyinit_io_write: 0x132a1, 0x0
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaPathPhase2 to 0xa
dwc_ddrphy_apb_wr(32'h132a2,32'ha);
phyinit_io_write: 0x132a2, 0xa
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaPathPhase3 to 0x3e
dwc_ddrphy_apb_wr(32'h132a3,32'h3e);
phyinit_io_write: 0x132a3, 0x3e
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaPathPhase4 to 0x72
dwc_ddrphy_apb_wr(32'h132a4,32'h72);
phyinit_io_write: 0x132a4, 0x72
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h102ad,32'h3);
phyinit_io_write: 0x102ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h112ad,32'h3);
phyinit_io_write: 0x112ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h122ad,32'h3);
phyinit_io_write: 0x122ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaCtl01::RxReplicaSelPathPhase to 0x3
dwc_ddrphy_apb_wr(32'h132ad,32'h3);
phyinit_io_write: 0x132ad, 0x3
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE0.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h102af,32'h4c);
phyinit_io_write: 0x102af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE1.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h112af,32'h4c);
phyinit_io_write: 0x112af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE2.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h122af,32'h4c);
phyinit_io_write: 0x122af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming DBYTE3.RxReplicaCtl03 to 0x4c
dwc_ddrphy_apb_wr(32'h132af,32'h4c);
phyinit_io_write: 0x132af, 0x4c
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming Seq0BGPR7 to save ZQCalCodeOvrValPU=0x12e and ZQCalCodeOvrEnPU=1
dwc_ddrphy_apb_wr(32'h90807,32'h9701);
phyinit_io_write: 0x90807, 0x9701
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Pstate=0, Programming Seq0BGPR8 to save ZQCalCodeOvrValPD=0x16d and ZQCalCodeOvrEnPD=1
dwc_ddrphy_apb_wr(32'h90808,32'hb681);
phyinit_io_write: 0x90808, 0xb681
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1003f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1003f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1103f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1103f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1203f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1203f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x1
dwc_ddrphy_apb_wr(32'h1303f,32'h1);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] Programming TtcfControl[TtcfForceSendAll] to 0x0
dwc_ddrphy_apb_wr(32'h1303f,32'h0);
[dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop] End of dwc_ddrphy_phyinit_progCsrSkipTrainPsLoop(), PState=0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Start of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Turn on calibration and hold idle until dfi_init_start is asserted sequence is triggered.
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming ZCalReset to 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming ZCalRun to 0x1
dwc_ddrphy_apb_wr(32'hb0310,32'h1);
dwc_ddrphy_apb_wr(32'hb0311,32'h1);
phyinit_io_write: 0xb0311, 0x1
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=0,  Memclk=800MHz, ClookupFreq=3200 mode=1 
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=0,  Memclk=800MHz, Programming CPllDivSel to 156.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=0,  Memclk=800MHz, Programming CPllV2IMode to 3.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=0,  Memclk=800MHz, Programming CPllVcoLowFreq to 1.
[dwc_ddrphy_phyinit_programPLL] [phyinit_I_loadPIEImagePsLoop] Pstate=0,  Memclk=800MHz, Programming CpllCtrl5 to 0x2d56.
dwc_ddrphy_apb_wr(32'h60008,32'h2d56);
phyinit_io_write: 0x60008, 0x2d56
[dwc_ddrphy_phyinit_overridePLLSettings] Start of dwc_ddrphy_phyinit_overridePLLSettings(), PState=0
[phyinit_Step_I_overridePLLSettings] Neither Comand Line or Environment path set
[dwc_ddrphy_phyinit_programPLL] End of dwc_ddrphy_phyinit_programPLL(), PState=0
dwc_ddrphy_apb_wr(32'h60006,32'h3f0);
phyinit_io_write: 0x60006, 0x3f0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h30015,32'h0);
phyinit_io_write: 0x30015, 0x0
dwc_ddrphy_apb_wr(32'h31015,32'h0);
phyinit_io_write: 0x31015, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h1007c,32'h0);
phyinit_io_write: 0x1007c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h1107c,32'h0);
phyinit_io_write: 0x1107c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h1207c,32'h0);
phyinit_io_write: 0x1207c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedDQS to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode::SingleEndedWCK to 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming SingleEndedMode to 0x0
dwc_ddrphy_apb_wr(32'h1307c,32'h0);
phyinit_io_write: 0x1307c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming ACSMWckFreeRunMode to 0x1
dwc_ddrphy_apb_wr(32'h70141,32'h1);
phyinit_io_write: 0x70141, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming ZcalClkDiv to 0x0
dwc_ddrphy_apb_wr(32'hb0001,32'h0);
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming GPR12 with Zcalkclkdiv to 0x0
dwc_ddrphy_apb_wr(32'h9080c,32'h0);
phyinit_io_write: 0x9080c, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming RxClkCntl1 to 0x0
dwc_ddrphy_apb_wr(32'h10027,32'h0);
phyinit_io_write: 0x10027, 0x0
dwc_ddrphy_apb_wr(32'h11027,32'h0);
phyinit_io_write: 0x11027, 0x0
dwc_ddrphy_apb_wr(32'h12027,32'h0);
phyinit_io_write: 0x12027, 0x0
dwc_ddrphy_apb_wr(32'h13027,32'h0);
phyinit_io_write: 0x13027, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Pstate=0, Programming RxReplicaCtl04 to 0x8
dwc_ddrphy_apb_wr(32'h1020f,32'h8);
phyinit_io_write: 0x1020f, 0x8
dwc_ddrphy_apb_wr(32'h1120f,32'h8);
phyinit_io_write: 0x1120f, 0x8
dwc_ddrphy_apb_wr(32'h1220f,32'h8);
phyinit_io_write: 0x1220f, 0x8
dwc_ddrphy_apb_wr(32'h1320f,32'h8);
phyinit_io_write: 0x1320f, 0x8
dwc_ddrphy_apb_wr(32'he003f,32'h1);
phyinit_io_write: 0xe003f, 0x1
dwc_ddrphy_apb_wr(32'he008d,32'h1);
phyinit_io_write: 0xe008d, 0x1
dwc_ddrphy_apb_wr(32'he103f,32'h1);
phyinit_io_write: 0xe103f, 0x1
dwc_ddrphy_apb_wr(32'he108d,32'h1);
phyinit_io_write: 0xe108d, 0x1
dwc_ddrphy_apb_wr(32'he203f,32'h1);
phyinit_io_write: 0xe203f, 0x1
dwc_ddrphy_apb_wr(32'he208d,32'h1);
phyinit_io_write: 0xe208d, 0x1
dwc_ddrphy_apb_wr(32'he303f,32'h1);
phyinit_io_write: 0xe303f, 0x1
dwc_ddrphy_apb_wr(32'he308d,32'h1);
phyinit_io_write: 0xe308d, 0x1
dwc_ddrphy_apb_wr(32'he403f,32'h1);
phyinit_io_write: 0xe403f, 0x1
dwc_ddrphy_apb_wr(32'he408d,32'h1);
phyinit_io_write: 0xe408d, 0x1
dwc_ddrphy_apb_wr(32'he503f,32'h1);
phyinit_io_write: 0xe503f, 0x1
dwc_ddrphy_apb_wr(32'he508d,32'h1);
phyinit_io_write: 0xe508d, 0x1
dwc_ddrphy_apb_wr(32'he603f,32'h1);
phyinit_io_write: 0xe603f, 0x1
dwc_ddrphy_apb_wr(32'he608d,32'h1);
phyinit_io_write: 0xe608d, 0x1
dwc_ddrphy_apb_wr(32'he703f,32'h1);
phyinit_io_write: 0xe703f, 0x1
dwc_ddrphy_apb_wr(32'he708d,32'h1);
phyinit_io_write: 0xe708d, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] PState=0, Programming RtrnMode to 0x0
dwc_ddrphy_apb_wr(32'h90903,32'h0);
phyinit_io_write: 0x90903, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnA to 0x3
dwc_ddrphy_apb_wr(32'h70072,32'h3);
phyinit_io_write: 0x70072, 0x3
dwc_ddrphy_apb_wr(32'h9080e,32'h3);
phyinit_io_write: 0x9080e, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] Programming HwtLpCsEnB to 0x3
dwc_ddrphy_apb_wr(32'h70073,32'h3);
phyinit_io_write: 0x70073, 0x3
dwc_ddrphy_apb_wr(32'h9080f,32'h3);
phyinit_io_write: 0x9080f, 0x3
[dwc_ddrphy_phyinit_I_loadPIEImagePsLoop] End of dwc_ddrphy_phyinit_I_loadPIEImagePsLoop(), PState=0


-----------------------------------------------------

 dwc_ddrphy_phyihunit_userCustom_customPostTrainPsLoop is a user-editable function.

 See PhyInit App Note for detailed description and function usage

-----------------------------------------------------

[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] Start of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=0
[dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop] End of dwc_ddrphy_phyinit_userCustom_customPostTrainPsLoop(), PState=0
[dwc_ddrphy_phyinit_I_loadPIEImage] Start of dwc_ddrphy_phyinit_I_loadPIEImage() prog_csr=1
initRuntimeConfigEnableBits Start of initRuntimeConfigEnableBits()
[initRuntimeConfigEnableBits] enableBits[0] = 0x00000001
[initRuntimeConfigEnableBits] End of initRuntimeConfigEnableBits()


##############################################################

 (I) Load PHY Init Engine Image

Load the PHY Initialization Engine memory with the provided initialization sequence.
See PhyInit App Note for detailed description and function usage

 For LPDDR4/LPDDR5, this sequence will include the necessary retraining code.

##############################################################


[dwc_ddrphy_phyinit_I_loadPIEImage] Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0.
[dwc_ddrphy_phyinit_I_loadPIEImage] This allows the memory controller unrestricted access to the configuration CSRs.
[dwc_ddrphy_phyinit_MicroContMuxSel_write32] Wait 40 nDfiClks before clearing csrMicroContMuxSel;
dwc_ddrphy_phyinit_userCustom_wait(40);
Calling  [dwc_ddrphy_phyinit_userCustom_wait] to wait 40 DfiClks;
dwc_ddrphy_apb_wr(32'hd0000,32'h0);
[dwc_ddrphy_phyinit_MicroContMuxSel_write32] phyinit_io_write to csr MicroContMuxSel: 0xd0000, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PIE Production Code
 [dwc_ddrphy_phyinit_LoadPieProdCode] indx = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Start of dwc_ddrphy_phyinit_LoadPIECodeSections()
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x0 to 0x41000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h41000,32'h0);
phyinit_io_write: 0x41000, 0x0
dwc_ddrphy_apb_wr(32'h41001,32'h0);
phyinit_io_write: 0x41001, 0x0
dwc_ddrphy_apb_wr(32'h41002,32'h0);
phyinit_io_write: 0x41002, 0x0
dwc_ddrphy_apb_wr(32'h41003,32'h0);
phyinit_io_write: 0x41003, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41004 to 0x41064, section size = 96
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41064 to 0x410f0, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x410f0 to 0x4117c, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x4117c to 0x411dc, section size = 96
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x411dc to 0x41268, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41268 to 0x412f4, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x412f4 to 0x41354, section size = 96
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41354 to 0x413e0, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x413e0 to 0x4146c, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x4146c to 0x414cc, section size = 96
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x414cc to 0x41558, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41558 to 0x415e4, section size = 140
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 16
dwc_ddrphy_apb_wr(32'h415e4,32'hc028);
phyinit_io_write: 0x415e4, 0xc028
dwc_ddrphy_apb_wr(32'h415e5,32'h100000);
phyinit_io_write: 0x415e5, 0x100000
dwc_ddrphy_apb_wr(32'h415e6,32'h0);
phyinit_io_write: 0x415e6, 0x0
dwc_ddrphy_apb_wr(32'h415e7,32'h0);
phyinit_io_write: 0x415e7, 0x0
dwc_ddrphy_apb_wr(32'h415e8,32'h0);
phyinit_io_write: 0x415e8, 0x0
dwc_ddrphy_apb_wr(32'h415e9,32'h4000000);
phyinit_io_write: 0x415e9, 0x4000000
dwc_ddrphy_apb_wr(32'h415ea,32'h0);
phyinit_io_write: 0x415ea, 0x0
dwc_ddrphy_apb_wr(32'h415eb,32'h0);
phyinit_io_write: 0x415eb, 0x0
dwc_ddrphy_apb_wr(32'h415ec,32'h0);
phyinit_io_write: 0x415ec, 0x0
dwc_ddrphy_apb_wr(32'h415ed,32'h0);
phyinit_io_write: 0x415ed, 0x0
dwc_ddrphy_apb_wr(32'h415ee,32'h0);
phyinit_io_write: 0x415ee, 0x0
dwc_ddrphy_apb_wr(32'h415ef,32'h0);
phyinit_io_write: 0x415ef, 0x0
dwc_ddrphy_apb_wr(32'h415f0,32'hc858);
phyinit_io_write: 0x415f0, 0xc858
dwc_ddrphy_apb_wr(32'h415f1,32'h100000);
phyinit_io_write: 0x415f1, 0x100000
dwc_ddrphy_apb_wr(32'h415f2,32'he088);
phyinit_io_write: 0x415f2, 0xe088
dwc_ddrphy_apb_wr(32'h415f3,32'h100000);
phyinit_io_write: 0x415f3, 0x100000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h415f4,32'he038);
phyinit_io_write: 0x415f4, 0xe038
dwc_ddrphy_apb_wr(32'h415f5,32'h100000);
phyinit_io_write: 0x415f5, 0x100000
dwc_ddrphy_apb_wr(32'h415f6,32'hc858);
phyinit_io_write: 0x415f6, 0xc858
dwc_ddrphy_apb_wr(32'h415f7,32'h100000);
phyinit_io_write: 0x415f7, 0x100000
dwc_ddrphy_apb_wr(32'h415f8,32'hc088);
phyinit_io_write: 0x415f8, 0xc088
dwc_ddrphy_apb_wr(32'h415f9,32'h100000);
phyinit_io_write: 0x415f9, 0x100000
dwc_ddrphy_apb_wr(32'h415fa,32'h0);
phyinit_io_write: 0x415fa, 0x0
dwc_ddrphy_apb_wr(32'h415fb,32'h0);
phyinit_io_write: 0x415fb, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 16
dwc_ddrphy_apb_wr(32'h415fc,32'hc028);
phyinit_io_write: 0x415fc, 0xc028
dwc_ddrphy_apb_wr(32'h415fd,32'h100000);
phyinit_io_write: 0x415fd, 0x100000
dwc_ddrphy_apb_wr(32'h415fe,32'h0);
phyinit_io_write: 0x415fe, 0x0
dwc_ddrphy_apb_wr(32'h415ff,32'h0);
phyinit_io_write: 0x415ff, 0x0
dwc_ddrphy_apb_wr(32'h41600,32'h0);
phyinit_io_write: 0x41600, 0x0
dwc_ddrphy_apb_wr(32'h41601,32'h4000000);
phyinit_io_write: 0x41601, 0x4000000
dwc_ddrphy_apb_wr(32'h41602,32'h0);
phyinit_io_write: 0x41602, 0x0
dwc_ddrphy_apb_wr(32'h41603,32'h0);
phyinit_io_write: 0x41603, 0x0
dwc_ddrphy_apb_wr(32'h41604,32'h0);
phyinit_io_write: 0x41604, 0x0
dwc_ddrphy_apb_wr(32'h41605,32'h0);
phyinit_io_write: 0x41605, 0x0
dwc_ddrphy_apb_wr(32'h41606,32'h0);
phyinit_io_write: 0x41606, 0x0
dwc_ddrphy_apb_wr(32'h41607,32'h0);
phyinit_io_write: 0x41607, 0x0
dwc_ddrphy_apb_wr(32'h41608,32'hc858);
phyinit_io_write: 0x41608, 0xc858
dwc_ddrphy_apb_wr(32'h41609,32'h100000);
phyinit_io_write: 0x41609, 0x100000
dwc_ddrphy_apb_wr(32'h4160a,32'he208);
phyinit_io_write: 0x4160a, 0xe208
dwc_ddrphy_apb_wr(32'h4160b,32'h100000);
phyinit_io_write: 0x4160b, 0x100000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h4160c,32'he038);
phyinit_io_write: 0x4160c, 0xe038
dwc_ddrphy_apb_wr(32'h4160d,32'h100000);
phyinit_io_write: 0x4160d, 0x100000
dwc_ddrphy_apb_wr(32'h4160e,32'hc858);
phyinit_io_write: 0x4160e, 0xc858
dwc_ddrphy_apb_wr(32'h4160f,32'h100000);
phyinit_io_write: 0x4160f, 0x100000
dwc_ddrphy_apb_wr(32'h41610,32'hc208);
phyinit_io_write: 0x41610, 0xc208
dwc_ddrphy_apb_wr(32'h41611,32'h100000);
phyinit_io_write: 0x41611, 0x100000
dwc_ddrphy_apb_wr(32'h41612,32'h0);
phyinit_io_write: 0x41612, 0x0
dwc_ddrphy_apb_wr(32'h41613,32'h0);
phyinit_io_write: 0x41613, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h41614,32'hc040);
phyinit_io_write: 0x41614, 0xc040
dwc_ddrphy_apb_wr(32'h41615,32'h100000);
phyinit_io_write: 0x41615, 0x100000
dwc_ddrphy_apb_wr(32'h41616,32'h0);
phyinit_io_write: 0x41616, 0x0
dwc_ddrphy_apb_wr(32'h41617,32'h100000);
phyinit_io_write: 0x41617, 0x100000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h41618,32'hc068);
phyinit_io_write: 0x41618, 0xc068
dwc_ddrphy_apb_wr(32'h41619,32'h100000);
phyinit_io_write: 0x41619, 0x100000
dwc_ddrphy_apb_wr(32'h4161a,32'h0);
phyinit_io_write: 0x4161a, 0x0
dwc_ddrphy_apb_wr(32'h4161b,32'h0);
phyinit_io_write: 0x4161b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0xc, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0xc, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0xc, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x8, AND disable_bits = 0x4, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x8, AND disable_bits = 0x4, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x8, AND disable_bits = 0x4, type = 0x0, section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x4, AND disable_bits = 0x8, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x4, AND disable_bits = 0x8, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for enable_bits = 0x4, AND disable_bits = 0x8, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0xc, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h4161c,32'hce58);
phyinit_io_write: 0x4161c, 0xce58
dwc_ddrphy_apb_wr(32'h4161d,32'h100000);
phyinit_io_write: 0x4161d, 0x100000
dwc_ddrphy_apb_wr(32'h4161e,32'hc208);
phyinit_io_write: 0x4161e, 0xc208
dwc_ddrphy_apb_wr(32'h4161f,32'h100000);
phyinit_io_write: 0x4161f, 0x100000
dwc_ddrphy_apb_wr(32'h41620,32'h0);
phyinit_io_write: 0x41620, 0x0
dwc_ddrphy_apb_wr(32'h41621,32'h0);
phyinit_io_write: 0x41621, 0x0
dwc_ddrphy_apb_wr(32'h41622,32'h0);
phyinit_io_write: 0x41622, 0x0
dwc_ddrphy_apb_wr(32'h41623,32'h0);
phyinit_io_write: 0x41623, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0xc, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h41624,32'hc370);
phyinit_io_write: 0x41624, 0xc370
dwc_ddrphy_apb_wr(32'h41625,32'h100000);
phyinit_io_write: 0x41625, 0x100000
dwc_ddrphy_apb_wr(32'h41626,32'h0);
phyinit_io_write: 0x41626, 0x0
dwc_ddrphy_apb_wr(32'h41627,32'h0);
phyinit_io_write: 0x41627, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0xc, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 100
dwc_ddrphy_apb_wr(32'h41628,32'hd2d8);
phyinit_io_write: 0x41628, 0xd2d8
dwc_ddrphy_apb_wr(32'h41629,32'h100000);
phyinit_io_write: 0x41629, 0x100000
dwc_ddrphy_apb_wr(32'h4162a,32'he008);
phyinit_io_write: 0x4162a, 0xe008
dwc_ddrphy_apb_wr(32'h4162b,32'h100000);
phyinit_io_write: 0x4162b, 0x100000
dwc_ddrphy_apb_wr(32'h4162c,32'h0);
phyinit_io_write: 0x4162c, 0x0
dwc_ddrphy_apb_wr(32'h4162d,32'h7b000000);
phyinit_io_write: 0x4162d, 0x7b000000
dwc_ddrphy_apb_wr(32'h4162e,32'h0);
phyinit_io_write: 0x4162e, 0x0
dwc_ddrphy_apb_wr(32'h4162f,32'h0);
phyinit_io_write: 0x4162f, 0x0
dwc_ddrphy_apb_wr(32'h41630,32'hc0f0);
phyinit_io_write: 0x41630, 0xc0f0
dwc_ddrphy_apb_wr(32'h41631,32'h100000);
phyinit_io_write: 0x41631, 0x100000
dwc_ddrphy_apb_wr(32'h41632,32'hcfd8);
phyinit_io_write: 0x41632, 0xcfd8
dwc_ddrphy_apb_wr(32'h41633,32'h100000);
phyinit_io_write: 0x41633, 0x100000
dwc_ddrphy_apb_wr(32'h41634,32'hc008);
phyinit_io_write: 0x41634, 0xc008
dwc_ddrphy_apb_wr(32'h41635,32'h100000);
phyinit_io_write: 0x41635, 0x100000
dwc_ddrphy_apb_wr(32'h41636,32'h0);
phyinit_io_write: 0x41636, 0x0
dwc_ddrphy_apb_wr(32'h41637,32'h0);
phyinit_io_write: 0x41637, 0x0
dwc_ddrphy_apb_wr(32'h41638,32'h0);
phyinit_io_write: 0x41638, 0x0
dwc_ddrphy_apb_wr(32'h41639,32'h3b000000);
phyinit_io_write: 0x41639, 0x3b000000
dwc_ddrphy_apb_wr(32'h4163a,32'h0);
phyinit_io_write: 0x4163a, 0x0
dwc_ddrphy_apb_wr(32'h4163b,32'h0);
phyinit_io_write: 0x4163b, 0x0
dwc_ddrphy_apb_wr(32'h4163c,32'h0);
phyinit_io_write: 0x4163c, 0x0
dwc_ddrphy_apb_wr(32'h4163d,32'h0);
phyinit_io_write: 0x4163d, 0x0
dwc_ddrphy_apb_wr(32'h4163e,32'hd058);
phyinit_io_write: 0x4163e, 0xd058
dwc_ddrphy_apb_wr(32'h4163f,32'h100000);
phyinit_io_write: 0x4163f, 0x100000
dwc_ddrphy_apb_wr(32'h41640,32'hc008);
phyinit_io_write: 0x41640, 0xc008
dwc_ddrphy_apb_wr(32'h41641,32'h100000);
phyinit_io_write: 0x41641, 0x100000
dwc_ddrphy_apb_wr(32'h41642,32'h0);
phyinit_io_write: 0x41642, 0x0
dwc_ddrphy_apb_wr(32'h41643,32'h0);
phyinit_io_write: 0x41643, 0x0
dwc_ddrphy_apb_wr(32'h41644,32'h0);
phyinit_io_write: 0x41644, 0x0
dwc_ddrphy_apb_wr(32'h41645,32'h3b000000);
phyinit_io_write: 0x41645, 0x3b000000
dwc_ddrphy_apb_wr(32'h41646,32'h0);
phyinit_io_write: 0x41646, 0x0
dwc_ddrphy_apb_wr(32'h41647,32'h0);
phyinit_io_write: 0x41647, 0x0
dwc_ddrphy_apb_wr(32'h41648,32'h0);
phyinit_io_write: 0x41648, 0x0
dwc_ddrphy_apb_wr(32'h41649,32'h0);
phyinit_io_write: 0x41649, 0x0
dwc_ddrphy_apb_wr(32'h4164a,32'hd0d8);
phyinit_io_write: 0x4164a, 0xd0d8
dwc_ddrphy_apb_wr(32'h4164b,32'h100000);
phyinit_io_write: 0x4164b, 0x100000
dwc_ddrphy_apb_wr(32'h4164c,32'hc088);
phyinit_io_write: 0x4164c, 0xc088
dwc_ddrphy_apb_wr(32'h4164d,32'h100000);
phyinit_io_write: 0x4164d, 0x100000
dwc_ddrphy_apb_wr(32'h4164e,32'h0);
phyinit_io_write: 0x4164e, 0x0
dwc_ddrphy_apb_wr(32'h4164f,32'h0);
phyinit_io_write: 0x4164f, 0x0
dwc_ddrphy_apb_wr(32'h41650,32'h0);
phyinit_io_write: 0x41650, 0x0
dwc_ddrphy_apb_wr(32'h41651,32'h3b000000);
phyinit_io_write: 0x41651, 0x3b000000
dwc_ddrphy_apb_wr(32'h41652,32'h0);
phyinit_io_write: 0x41652, 0x0
dwc_ddrphy_apb_wr(32'h41653,32'h0);
phyinit_io_write: 0x41653, 0x0
dwc_ddrphy_apb_wr(32'h41654,32'h0);
phyinit_io_write: 0x41654, 0x0
dwc_ddrphy_apb_wr(32'h41655,32'h0);
phyinit_io_write: 0x41655, 0x0
dwc_ddrphy_apb_wr(32'h41656,32'hd158);
phyinit_io_write: 0x41656, 0xd158
dwc_ddrphy_apb_wr(32'h41657,32'h100000);
phyinit_io_write: 0x41657, 0x100000
dwc_ddrphy_apb_wr(32'h41658,32'hc008);
phyinit_io_write: 0x41658, 0xc008
dwc_ddrphy_apb_wr(32'h41659,32'h100000);
phyinit_io_write: 0x41659, 0x100000
dwc_ddrphy_apb_wr(32'h4165a,32'h0);
phyinit_io_write: 0x4165a, 0x0
dwc_ddrphy_apb_wr(32'h4165b,32'h0);
phyinit_io_write: 0x4165b, 0x0
dwc_ddrphy_apb_wr(32'h4165c,32'h0);
phyinit_io_write: 0x4165c, 0x0
dwc_ddrphy_apb_wr(32'h4165d,32'h6b000000);
phyinit_io_write: 0x4165d, 0x6b000000
dwc_ddrphy_apb_wr(32'h4165e,32'h0);
phyinit_io_write: 0x4165e, 0x0
dwc_ddrphy_apb_wr(32'h4165f,32'h0);
phyinit_io_write: 0x4165f, 0x0
dwc_ddrphy_apb_wr(32'h41660,32'h0);
phyinit_io_write: 0x41660, 0x0
dwc_ddrphy_apb_wr(32'h41661,32'h0);
phyinit_io_write: 0x41661, 0x0
dwc_ddrphy_apb_wr(32'h41662,32'h0);
phyinit_io_write: 0x41662, 0x0
dwc_ddrphy_apb_wr(32'h41663,32'h0);
phyinit_io_write: 0x41663, 0x0
dwc_ddrphy_apb_wr(32'h41664,32'hd00402c);
phyinit_io_write: 0x41664, 0xd00402c
dwc_ddrphy_apb_wr(32'h41665,32'h4000001);
phyinit_io_write: 0x41665, 0x4000001
dwc_ddrphy_apb_wr(32'h41666,32'h8004050);
phyinit_io_write: 0x41666, 0x8004050
dwc_ddrphy_apb_wr(32'h41667,32'h0);
phyinit_io_write: 0x41667, 0x0
dwc_ddrphy_apb_wr(32'h41668,32'h0);
phyinit_io_write: 0x41668, 0x0
dwc_ddrphy_apb_wr(32'h41669,32'h4000000);
phyinit_io_write: 0x41669, 0x4000000
dwc_ddrphy_apb_wr(32'h4166a,32'h0);
phyinit_io_write: 0x4166a, 0x0
dwc_ddrphy_apb_wr(32'h4166b,32'h0);
phyinit_io_write: 0x4166b, 0x0
dwc_ddrphy_apb_wr(32'h4166c,32'h0);
phyinit_io_write: 0x4166c, 0x0
dwc_ddrphy_apb_wr(32'h4166d,32'h4000000);
phyinit_io_write: 0x4166d, 0x4000000
dwc_ddrphy_apb_wr(32'h4166e,32'h8034050);
phyinit_io_write: 0x4166e, 0x8034050
dwc_ddrphy_apb_wr(32'h4166f,32'h0);
phyinit_io_write: 0x4166f, 0x0
dwc_ddrphy_apb_wr(32'h41670,32'h0);
phyinit_io_write: 0x41670, 0x0
dwc_ddrphy_apb_wr(32'h41671,32'h1f000000);
phyinit_io_write: 0x41671, 0x1f000000
dwc_ddrphy_apb_wr(32'h41672,32'h0);
phyinit_io_write: 0x41672, 0x0
dwc_ddrphy_apb_wr(32'h41673,32'h8000000);
phyinit_io_write: 0x41673, 0x8000000
dwc_ddrphy_apb_wr(32'h41674,32'h0);
phyinit_io_write: 0x41674, 0x0
dwc_ddrphy_apb_wr(32'h41675,32'h4000000);
phyinit_io_write: 0x41675, 0x4000000
dwc_ddrphy_apb_wr(32'h41676,32'h407c);
phyinit_io_write: 0x41676, 0x407c
dwc_ddrphy_apb_wr(32'h41677,32'h0);
phyinit_io_write: 0x41677, 0x0
dwc_ddrphy_apb_wr(32'h41678,32'h0);
phyinit_io_write: 0x41678, 0x0
dwc_ddrphy_apb_wr(32'h41679,32'h4000000);
phyinit_io_write: 0x41679, 0x4000000
dwc_ddrphy_apb_wr(32'h4167a,32'h0);
phyinit_io_write: 0x4167a, 0x0
dwc_ddrphy_apb_wr(32'h4167b,32'h0);
phyinit_io_write: 0x4167b, 0x0
dwc_ddrphy_apb_wr(32'h4167c,32'h0);
phyinit_io_write: 0x4167c, 0x0
dwc_ddrphy_apb_wr(32'h4167d,32'h4000001);
phyinit_io_write: 0x4167d, 0x4000001
dwc_ddrphy_apb_wr(32'h4167e,32'h0);
phyinit_io_write: 0x4167e, 0x0
dwc_ddrphy_apb_wr(32'h4167f,32'h0);
phyinit_io_write: 0x4167f, 0x0
dwc_ddrphy_apb_wr(32'h41680,32'h0);
phyinit_io_write: 0x41680, 0x0
dwc_ddrphy_apb_wr(32'h41681,32'h4000000);
phyinit_io_write: 0x41681, 0x4000000
dwc_ddrphy_apb_wr(32'h41682,32'h0);
phyinit_io_write: 0x41682, 0x0
dwc_ddrphy_apb_wr(32'h41683,32'h0);
phyinit_io_write: 0x41683, 0x0
dwc_ddrphy_apb_wr(32'h41684,32'h0);
phyinit_io_write: 0x41684, 0x0
dwc_ddrphy_apb_wr(32'h41685,32'h1b000000);
phyinit_io_write: 0x41685, 0x1b000000
dwc_ddrphy_apb_wr(32'h41686,32'h0);
phyinit_io_write: 0x41686, 0x0
dwc_ddrphy_apb_wr(32'h41687,32'h0);
phyinit_io_write: 0x41687, 0x0
dwc_ddrphy_apb_wr(32'h41688,32'h0);
phyinit_io_write: 0x41688, 0x0
dwc_ddrphy_apb_wr(32'h41689,32'h0);
phyinit_io_write: 0x41689, 0x0
dwc_ddrphy_apb_wr(32'h4168a,32'h0);
phyinit_io_write: 0x4168a, 0x0
dwc_ddrphy_apb_wr(32'h4168b,32'h0);
phyinit_io_write: 0x4168b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 40
dwc_ddrphy_apb_wr(32'h4168c,32'hd00802c);
phyinit_io_write: 0x4168c, 0xd00802c
dwc_ddrphy_apb_wr(32'h4168d,32'h4100001);
phyinit_io_write: 0x4168d, 0x4100001
dwc_ddrphy_apb_wr(32'h4168e,32'h8008050);
phyinit_io_write: 0x4168e, 0x8008050
dwc_ddrphy_apb_wr(32'h4168f,32'h100000);
phyinit_io_write: 0x4168f, 0x100000
dwc_ddrphy_apb_wr(32'h41690,32'h0);
phyinit_io_write: 0x41690, 0x0
dwc_ddrphy_apb_wr(32'h41691,32'h4000000);
phyinit_io_write: 0x41691, 0x4000000
dwc_ddrphy_apb_wr(32'h41692,32'h0);
phyinit_io_write: 0x41692, 0x0
dwc_ddrphy_apb_wr(32'h41693,32'h0);
phyinit_io_write: 0x41693, 0x0
dwc_ddrphy_apb_wr(32'h41694,32'h0);
phyinit_io_write: 0x41694, 0x0
dwc_ddrphy_apb_wr(32'h41695,32'h4000000);
phyinit_io_write: 0x41695, 0x4000000
dwc_ddrphy_apb_wr(32'h41696,32'h8038050);
phyinit_io_write: 0x41696, 0x8038050
dwc_ddrphy_apb_wr(32'h41697,32'h100000);
phyinit_io_write: 0x41697, 0x100000
dwc_ddrphy_apb_wr(32'h41698,32'h0);
phyinit_io_write: 0x41698, 0x0
dwc_ddrphy_apb_wr(32'h41699,32'h1f000000);
phyinit_io_write: 0x41699, 0x1f000000
dwc_ddrphy_apb_wr(32'h4169a,32'h0);
phyinit_io_write: 0x4169a, 0x0
dwc_ddrphy_apb_wr(32'h4169b,32'h8000000);
phyinit_io_write: 0x4169b, 0x8000000
dwc_ddrphy_apb_wr(32'h4169c,32'h0);
phyinit_io_write: 0x4169c, 0x0
dwc_ddrphy_apb_wr(32'h4169d,32'h4000000);
phyinit_io_write: 0x4169d, 0x4000000
dwc_ddrphy_apb_wr(32'h4169e,32'h807c);
phyinit_io_write: 0x4169e, 0x807c
dwc_ddrphy_apb_wr(32'h4169f,32'h100000);
phyinit_io_write: 0x4169f, 0x100000
dwc_ddrphy_apb_wr(32'h416a0,32'h0);
phyinit_io_write: 0x416a0, 0x0
dwc_ddrphy_apb_wr(32'h416a1,32'h4000000);
phyinit_io_write: 0x416a1, 0x4000000
dwc_ddrphy_apb_wr(32'h416a2,32'h0);
phyinit_io_write: 0x416a2, 0x0
dwc_ddrphy_apb_wr(32'h416a3,32'h0);
phyinit_io_write: 0x416a3, 0x0
dwc_ddrphy_apb_wr(32'h416a4,32'h0);
phyinit_io_write: 0x416a4, 0x0
dwc_ddrphy_apb_wr(32'h416a5,32'h4000001);
phyinit_io_write: 0x416a5, 0x4000001
dwc_ddrphy_apb_wr(32'h416a6,32'h0);
phyinit_io_write: 0x416a6, 0x0
dwc_ddrphy_apb_wr(32'h416a7,32'h0);
phyinit_io_write: 0x416a7, 0x0
dwc_ddrphy_apb_wr(32'h416a8,32'h0);
phyinit_io_write: 0x416a8, 0x0
dwc_ddrphy_apb_wr(32'h416a9,32'h4000000);
phyinit_io_write: 0x416a9, 0x4000000
dwc_ddrphy_apb_wr(32'h416aa,32'h0);
phyinit_io_write: 0x416aa, 0x0
dwc_ddrphy_apb_wr(32'h416ab,32'h0);
phyinit_io_write: 0x416ab, 0x0
dwc_ddrphy_apb_wr(32'h416ac,32'h0);
phyinit_io_write: 0x416ac, 0x0
dwc_ddrphy_apb_wr(32'h416ad,32'h1b000000);
phyinit_io_write: 0x416ad, 0x1b000000
dwc_ddrphy_apb_wr(32'h416ae,32'h0);
phyinit_io_write: 0x416ae, 0x0
dwc_ddrphy_apb_wr(32'h416af,32'h0);
phyinit_io_write: 0x416af, 0x0
dwc_ddrphy_apb_wr(32'h416b0,32'h0);
phyinit_io_write: 0x416b0, 0x0
dwc_ddrphy_apb_wr(32'h416b1,32'h0);
phyinit_io_write: 0x416b1, 0x0
dwc_ddrphy_apb_wr(32'h416b2,32'h0);
phyinit_io_write: 0x416b2, 0x0
dwc_ddrphy_apb_wr(32'h416b3,32'h0);
phyinit_io_write: 0x416b3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 96
dwc_ddrphy_apb_wr(32'h416b4,32'hd00402c);
phyinit_io_write: 0x416b4, 0xd00402c
dwc_ddrphy_apb_wr(32'h416b5,32'h1);
phyinit_io_write: 0x416b5, 0x1
dwc_ddrphy_apb_wr(32'h416b6,32'h8004050);
phyinit_io_write: 0x416b6, 0x8004050
dwc_ddrphy_apb_wr(32'h416b7,32'h0);
phyinit_io_write: 0x416b7, 0x0
dwc_ddrphy_apb_wr(32'h416b8,32'h0);
phyinit_io_write: 0x416b8, 0x0
dwc_ddrphy_apb_wr(32'h416b9,32'h0);
phyinit_io_write: 0x416b9, 0x0
dwc_ddrphy_apb_wr(32'h416ba,32'h0);
phyinit_io_write: 0x416ba, 0x0
dwc_ddrphy_apb_wr(32'h416bb,32'h0);
phyinit_io_write: 0x416bb, 0x0
dwc_ddrphy_apb_wr(32'h416bc,32'h0);
phyinit_io_write: 0x416bc, 0x0
dwc_ddrphy_apb_wr(32'h416bd,32'h0);
phyinit_io_write: 0x416bd, 0x0
dwc_ddrphy_apb_wr(32'h416be,32'h8034050);
phyinit_io_write: 0x416be, 0x8034050
dwc_ddrphy_apb_wr(32'h416bf,32'h0);
phyinit_io_write: 0x416bf, 0x0
dwc_ddrphy_apb_wr(32'h416c0,32'h0);
phyinit_io_write: 0x416c0, 0x0
dwc_ddrphy_apb_wr(32'h416c1,32'h0);
phyinit_io_write: 0x416c1, 0x0
dwc_ddrphy_apb_wr(32'h416c2,32'h0);
phyinit_io_write: 0x416c2, 0x0
dwc_ddrphy_apb_wr(32'h416c3,32'h0);
phyinit_io_write: 0x416c3, 0x0
dwc_ddrphy_apb_wr(32'h416c4,32'h0);
phyinit_io_write: 0x416c4, 0x0
dwc_ddrphy_apb_wr(32'h416c5,32'h0);
phyinit_io_write: 0x416c5, 0x0
dwc_ddrphy_apb_wr(32'h416c6,32'h8034050);
phyinit_io_write: 0x416c6, 0x8034050
dwc_ddrphy_apb_wr(32'h416c7,32'h0);
phyinit_io_write: 0x416c7, 0x0
dwc_ddrphy_apb_wr(32'h416c8,32'h0);
phyinit_io_write: 0x416c8, 0x0
dwc_ddrphy_apb_wr(32'h416c9,32'h0);
phyinit_io_write: 0x416c9, 0x0
dwc_ddrphy_apb_wr(32'h416ca,32'h0);
phyinit_io_write: 0x416ca, 0x0
dwc_ddrphy_apb_wr(32'h416cb,32'h0);
phyinit_io_write: 0x416cb, 0x0
dwc_ddrphy_apb_wr(32'h416cc,32'h0);
phyinit_io_write: 0x416cc, 0x0
dwc_ddrphy_apb_wr(32'h416cd,32'h0);
phyinit_io_write: 0x416cd, 0x0
dwc_ddrphy_apb_wr(32'h416ce,32'h8004050);
phyinit_io_write: 0x416ce, 0x8004050
dwc_ddrphy_apb_wr(32'h416cf,32'h0);
phyinit_io_write: 0x416cf, 0x0
dwc_ddrphy_apb_wr(32'h416d0,32'h0);
phyinit_io_write: 0x416d0, 0x0
dwc_ddrphy_apb_wr(32'h416d1,32'h1b000000);
phyinit_io_write: 0x416d1, 0x1b000000
dwc_ddrphy_apb_wr(32'h416d2,32'h0);
phyinit_io_write: 0x416d2, 0x0
dwc_ddrphy_apb_wr(32'h416d3,32'h8000000);
phyinit_io_write: 0x416d3, 0x8000000
dwc_ddrphy_apb_wr(32'h416d4,32'h0);
phyinit_io_write: 0x416d4, 0x0
dwc_ddrphy_apb_wr(32'h416d5,32'h0);
phyinit_io_write: 0x416d5, 0x0
dwc_ddrphy_apb_wr(32'h416d6,32'h407c);
phyinit_io_write: 0x416d6, 0x407c
dwc_ddrphy_apb_wr(32'h416d7,32'h0);
phyinit_io_write: 0x416d7, 0x0
dwc_ddrphy_apb_wr(32'h416d8,32'h0);
phyinit_io_write: 0x416d8, 0x0
dwc_ddrphy_apb_wr(32'h416d9,32'h0);
phyinit_io_write: 0x416d9, 0x0
dwc_ddrphy_apb_wr(32'h416da,32'h0);
phyinit_io_write: 0x416da, 0x0
dwc_ddrphy_apb_wr(32'h416db,32'h0);
phyinit_io_write: 0x416db, 0x0
dwc_ddrphy_apb_wr(32'h416dc,32'h0);
phyinit_io_write: 0x416dc, 0x0
dwc_ddrphy_apb_wr(32'h416dd,32'h1);
phyinit_io_write: 0x416dd, 0x1
dwc_ddrphy_apb_wr(32'h416de,32'h0);
phyinit_io_write: 0x416de, 0x0
dwc_ddrphy_apb_wr(32'h416df,32'h0);
phyinit_io_write: 0x416df, 0x0
dwc_ddrphy_apb_wr(32'h416e0,32'h0);
phyinit_io_write: 0x416e0, 0x0
dwc_ddrphy_apb_wr(32'h416e1,32'h5b000000);
phyinit_io_write: 0x416e1, 0x5b000000
dwc_ddrphy_apb_wr(32'h416e2,32'h0);
phyinit_io_write: 0x416e2, 0x0
dwc_ddrphy_apb_wr(32'h416e3,32'h1c000000);
phyinit_io_write: 0x416e3, 0x1c000000
dwc_ddrphy_apb_wr(32'h416e4,32'hd00802c);
phyinit_io_write: 0x416e4, 0xd00802c
dwc_ddrphy_apb_wr(32'h416e5,32'h100001);
phyinit_io_write: 0x416e5, 0x100001
dwc_ddrphy_apb_wr(32'h416e6,32'h8008050);
phyinit_io_write: 0x416e6, 0x8008050
dwc_ddrphy_apb_wr(32'h416e7,32'h100000);
phyinit_io_write: 0x416e7, 0x100000
dwc_ddrphy_apb_wr(32'h416e8,32'h0);
phyinit_io_write: 0x416e8, 0x0
dwc_ddrphy_apb_wr(32'h416e9,32'h0);
phyinit_io_write: 0x416e9, 0x0
dwc_ddrphy_apb_wr(32'h416ea,32'h0);
phyinit_io_write: 0x416ea, 0x0
dwc_ddrphy_apb_wr(32'h416eb,32'h0);
phyinit_io_write: 0x416eb, 0x0
dwc_ddrphy_apb_wr(32'h416ec,32'h0);
phyinit_io_write: 0x416ec, 0x0
dwc_ddrphy_apb_wr(32'h416ed,32'h0);
phyinit_io_write: 0x416ed, 0x0
dwc_ddrphy_apb_wr(32'h416ee,32'h8038050);
phyinit_io_write: 0x416ee, 0x8038050
dwc_ddrphy_apb_wr(32'h416ef,32'h100000);
phyinit_io_write: 0x416ef, 0x100000
dwc_ddrphy_apb_wr(32'h416f0,32'h0);
phyinit_io_write: 0x416f0, 0x0
dwc_ddrphy_apb_wr(32'h416f1,32'h0);
phyinit_io_write: 0x416f1, 0x0
dwc_ddrphy_apb_wr(32'h416f2,32'h0);
phyinit_io_write: 0x416f2, 0x0
dwc_ddrphy_apb_wr(32'h416f3,32'h0);
phyinit_io_write: 0x416f3, 0x0
dwc_ddrphy_apb_wr(32'h416f4,32'h0);
phyinit_io_write: 0x416f4, 0x0
dwc_ddrphy_apb_wr(32'h416f5,32'h0);
phyinit_io_write: 0x416f5, 0x0
dwc_ddrphy_apb_wr(32'h416f6,32'h8038050);
phyinit_io_write: 0x416f6, 0x8038050
dwc_ddrphy_apb_wr(32'h416f7,32'h100000);
phyinit_io_write: 0x416f7, 0x100000
dwc_ddrphy_apb_wr(32'h416f8,32'h0);
phyinit_io_write: 0x416f8, 0x0
dwc_ddrphy_apb_wr(32'h416f9,32'h0);
phyinit_io_write: 0x416f9, 0x0
dwc_ddrphy_apb_wr(32'h416fa,32'h0);
phyinit_io_write: 0x416fa, 0x0
dwc_ddrphy_apb_wr(32'h416fb,32'h0);
phyinit_io_write: 0x416fb, 0x0
dwc_ddrphy_apb_wr(32'h416fc,32'h0);
phyinit_io_write: 0x416fc, 0x0
dwc_ddrphy_apb_wr(32'h416fd,32'h0);
phyinit_io_write: 0x416fd, 0x0
dwc_ddrphy_apb_wr(32'h416fe,32'h8008050);
phyinit_io_write: 0x416fe, 0x8008050
dwc_ddrphy_apb_wr(32'h416ff,32'h100000);
phyinit_io_write: 0x416ff, 0x100000
dwc_ddrphy_apb_wr(32'h41700,32'h0);
phyinit_io_write: 0x41700, 0x0
dwc_ddrphy_apb_wr(32'h41701,32'h1b000000);
phyinit_io_write: 0x41701, 0x1b000000
dwc_ddrphy_apb_wr(32'h41702,32'h0);
phyinit_io_write: 0x41702, 0x0
dwc_ddrphy_apb_wr(32'h41703,32'h8000000);
phyinit_io_write: 0x41703, 0x8000000
dwc_ddrphy_apb_wr(32'h41704,32'h0);
phyinit_io_write: 0x41704, 0x0
dwc_ddrphy_apb_wr(32'h41705,32'h0);
phyinit_io_write: 0x41705, 0x0
dwc_ddrphy_apb_wr(32'h41706,32'h807c);
phyinit_io_write: 0x41706, 0x807c
dwc_ddrphy_apb_wr(32'h41707,32'h100000);
phyinit_io_write: 0x41707, 0x100000
dwc_ddrphy_apb_wr(32'h41708,32'h0);
phyinit_io_write: 0x41708, 0x0
dwc_ddrphy_apb_wr(32'h41709,32'h0);
phyinit_io_write: 0x41709, 0x0
dwc_ddrphy_apb_wr(32'h4170a,32'h0);
phyinit_io_write: 0x4170a, 0x0
dwc_ddrphy_apb_wr(32'h4170b,32'h0);
phyinit_io_write: 0x4170b, 0x0
dwc_ddrphy_apb_wr(32'h4170c,32'h0);
phyinit_io_write: 0x4170c, 0x0
dwc_ddrphy_apb_wr(32'h4170d,32'h1);
phyinit_io_write: 0x4170d, 0x1
dwc_ddrphy_apb_wr(32'h4170e,32'h0);
phyinit_io_write: 0x4170e, 0x0
dwc_ddrphy_apb_wr(32'h4170f,32'h0);
phyinit_io_write: 0x4170f, 0x0
dwc_ddrphy_apb_wr(32'h41710,32'h0);
phyinit_io_write: 0x41710, 0x0
dwc_ddrphy_apb_wr(32'h41711,32'h4b000000);
phyinit_io_write: 0x41711, 0x4b000000
dwc_ddrphy_apb_wr(32'h41712,32'h0);
phyinit_io_write: 0x41712, 0x0
dwc_ddrphy_apb_wr(32'h41713,32'h28000000);
phyinit_io_write: 0x41713, 0x28000000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 64
dwc_ddrphy_apb_wr(32'h41714,32'hd00402c);
phyinit_io_write: 0x41714, 0xd00402c
dwc_ddrphy_apb_wr(32'h41715,32'h1);
phyinit_io_write: 0x41715, 0x1
dwc_ddrphy_apb_wr(32'h41716,32'h8035198);
phyinit_io_write: 0x41716, 0x8035198
dwc_ddrphy_apb_wr(32'h41717,32'h0);
phyinit_io_write: 0x41717, 0x0
dwc_ddrphy_apb_wr(32'h41718,32'h0);
phyinit_io_write: 0x41718, 0x0
dwc_ddrphy_apb_wr(32'h41719,32'h2b000000);
phyinit_io_write: 0x41719, 0x2b000000
dwc_ddrphy_apb_wr(32'h4171a,32'h0);
phyinit_io_write: 0x4171a, 0x0
dwc_ddrphy_apb_wr(32'h4171b,32'h0);
phyinit_io_write: 0x4171b, 0x0
dwc_ddrphy_apb_wr(32'h4171c,32'h0);
phyinit_io_write: 0x4171c, 0x0
dwc_ddrphy_apb_wr(32'h4171d,32'h0);
phyinit_io_write: 0x4171d, 0x0
dwc_ddrphy_apb_wr(32'h4171e,32'h8035218);
phyinit_io_write: 0x4171e, 0x8035218
dwc_ddrphy_apb_wr(32'h4171f,32'h0);
phyinit_io_write: 0x4171f, 0x0
dwc_ddrphy_apb_wr(32'h41720,32'h0);
phyinit_io_write: 0x41720, 0x0
dwc_ddrphy_apb_wr(32'h41721,32'h1b000000);
phyinit_io_write: 0x41721, 0x1b000000
dwc_ddrphy_apb_wr(32'h41722,32'h0);
phyinit_io_write: 0x41722, 0x0
dwc_ddrphy_apb_wr(32'h41723,32'h8000000);
phyinit_io_write: 0x41723, 0x8000000
dwc_ddrphy_apb_wr(32'h41724,32'h0);
phyinit_io_write: 0x41724, 0x0
dwc_ddrphy_apb_wr(32'h41725,32'h0);
phyinit_io_write: 0x41725, 0x0
dwc_ddrphy_apb_wr(32'h41726,32'h407c);
phyinit_io_write: 0x41726, 0x407c
dwc_ddrphy_apb_wr(32'h41727,32'h0);
phyinit_io_write: 0x41727, 0x0
dwc_ddrphy_apb_wr(32'h41728,32'h0);
phyinit_io_write: 0x41728, 0x0
dwc_ddrphy_apb_wr(32'h41729,32'h0);
phyinit_io_write: 0x41729, 0x0
dwc_ddrphy_apb_wr(32'h4172a,32'h0);
phyinit_io_write: 0x4172a, 0x0
dwc_ddrphy_apb_wr(32'h4172b,32'h0);
phyinit_io_write: 0x4172b, 0x0
dwc_ddrphy_apb_wr(32'h4172c,32'h0);
phyinit_io_write: 0x4172c, 0x0
dwc_ddrphy_apb_wr(32'h4172d,32'h1);
phyinit_io_write: 0x4172d, 0x1
dwc_ddrphy_apb_wr(32'h4172e,32'h0);
phyinit_io_write: 0x4172e, 0x0
dwc_ddrphy_apb_wr(32'h4172f,32'h0);
phyinit_io_write: 0x4172f, 0x0
dwc_ddrphy_apb_wr(32'h41730,32'h0);
phyinit_io_write: 0x41730, 0x0
dwc_ddrphy_apb_wr(32'h41731,32'h1b000000);
phyinit_io_write: 0x41731, 0x1b000000
dwc_ddrphy_apb_wr(32'h41732,32'h0);
phyinit_io_write: 0x41732, 0x0
dwc_ddrphy_apb_wr(32'h41733,32'h0);
phyinit_io_write: 0x41733, 0x0
dwc_ddrphy_apb_wr(32'h41734,32'hd00802c);
phyinit_io_write: 0x41734, 0xd00802c
dwc_ddrphy_apb_wr(32'h41735,32'h100001);
phyinit_io_write: 0x41735, 0x100001
dwc_ddrphy_apb_wr(32'h41736,32'h8039198);
phyinit_io_write: 0x41736, 0x8039198
dwc_ddrphy_apb_wr(32'h41737,32'h100000);
phyinit_io_write: 0x41737, 0x100000
dwc_ddrphy_apb_wr(32'h41738,32'h0);
phyinit_io_write: 0x41738, 0x0
dwc_ddrphy_apb_wr(32'h41739,32'h2b000000);
phyinit_io_write: 0x41739, 0x2b000000
dwc_ddrphy_apb_wr(32'h4173a,32'h0);
phyinit_io_write: 0x4173a, 0x0
dwc_ddrphy_apb_wr(32'h4173b,32'h0);
phyinit_io_write: 0x4173b, 0x0
dwc_ddrphy_apb_wr(32'h4173c,32'h0);
phyinit_io_write: 0x4173c, 0x0
dwc_ddrphy_apb_wr(32'h4173d,32'h0);
phyinit_io_write: 0x4173d, 0x0
dwc_ddrphy_apb_wr(32'h4173e,32'h8039218);
phyinit_io_write: 0x4173e, 0x8039218
dwc_ddrphy_apb_wr(32'h4173f,32'h100000);
phyinit_io_write: 0x4173f, 0x100000
dwc_ddrphy_apb_wr(32'h41740,32'h0);
phyinit_io_write: 0x41740, 0x0
dwc_ddrphy_apb_wr(32'h41741,32'h1b000000);
phyinit_io_write: 0x41741, 0x1b000000
dwc_ddrphy_apb_wr(32'h41742,32'h0);
phyinit_io_write: 0x41742, 0x0
dwc_ddrphy_apb_wr(32'h41743,32'h8000000);
phyinit_io_write: 0x41743, 0x8000000
dwc_ddrphy_apb_wr(32'h41744,32'h0);
phyinit_io_write: 0x41744, 0x0
dwc_ddrphy_apb_wr(32'h41745,32'h0);
phyinit_io_write: 0x41745, 0x0
dwc_ddrphy_apb_wr(32'h41746,32'h807c);
phyinit_io_write: 0x41746, 0x807c
dwc_ddrphy_apb_wr(32'h41747,32'h100000);
phyinit_io_write: 0x41747, 0x100000
dwc_ddrphy_apb_wr(32'h41748,32'h0);
phyinit_io_write: 0x41748, 0x0
dwc_ddrphy_apb_wr(32'h41749,32'h0);
phyinit_io_write: 0x41749, 0x0
dwc_ddrphy_apb_wr(32'h4174a,32'h0);
phyinit_io_write: 0x4174a, 0x0
dwc_ddrphy_apb_wr(32'h4174b,32'h0);
phyinit_io_write: 0x4174b, 0x0
dwc_ddrphy_apb_wr(32'h4174c,32'h0);
phyinit_io_write: 0x4174c, 0x0
dwc_ddrphy_apb_wr(32'h4174d,32'h1);
phyinit_io_write: 0x4174d, 0x1
dwc_ddrphy_apb_wr(32'h4174e,32'h0);
phyinit_io_write: 0x4174e, 0x0
dwc_ddrphy_apb_wr(32'h4174f,32'h0);
phyinit_io_write: 0x4174f, 0x0
dwc_ddrphy_apb_wr(32'h41750,32'h0);
phyinit_io_write: 0x41750, 0x0
dwc_ddrphy_apb_wr(32'h41751,32'h3b000000);
phyinit_io_write: 0x41751, 0x3b000000
dwc_ddrphy_apb_wr(32'h41752,32'h0);
phyinit_io_write: 0x41752, 0x0
dwc_ddrphy_apb_wr(32'h41753,32'h4000000);
phyinit_io_write: 0x41753, 0x4000000
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 32
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 32
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 96
dwc_ddrphy_apb_wr(32'h41754,32'hd2d8);
phyinit_io_write: 0x41754, 0xd2d8
dwc_ddrphy_apb_wr(32'h41755,32'h100000);
phyinit_io_write: 0x41755, 0x100000
dwc_ddrphy_apb_wr(32'h41756,32'he008);
phyinit_io_write: 0x41756, 0xe008
dwc_ddrphy_apb_wr(32'h41757,32'h100000);
phyinit_io_write: 0x41757, 0x100000
dwc_ddrphy_apb_wr(32'h41758,32'h0);
phyinit_io_write: 0x41758, 0x0
dwc_ddrphy_apb_wr(32'h41759,32'h7b000000);
phyinit_io_write: 0x41759, 0x7b000000
dwc_ddrphy_apb_wr(32'h4175a,32'h0);
phyinit_io_write: 0x4175a, 0x0
dwc_ddrphy_apb_wr(32'h4175b,32'h0);
phyinit_io_write: 0x4175b, 0x0
dwc_ddrphy_apb_wr(32'h4175c,32'hc0f0);
phyinit_io_write: 0x4175c, 0xc0f0
dwc_ddrphy_apb_wr(32'h4175d,32'h100000);
phyinit_io_write: 0x4175d, 0x100000
dwc_ddrphy_apb_wr(32'h4175e,32'hcfd8);
phyinit_io_write: 0x4175e, 0xcfd8
dwc_ddrphy_apb_wr(32'h4175f,32'h100000);
phyinit_io_write: 0x4175f, 0x100000
dwc_ddrphy_apb_wr(32'h41760,32'hc008);
phyinit_io_write: 0x41760, 0xc008
dwc_ddrphy_apb_wr(32'h41761,32'h100000);
phyinit_io_write: 0x41761, 0x100000
dwc_ddrphy_apb_wr(32'h41762,32'h0);
phyinit_io_write: 0x41762, 0x0
dwc_ddrphy_apb_wr(32'h41763,32'h0);
phyinit_io_write: 0x41763, 0x0
dwc_ddrphy_apb_wr(32'h41764,32'h0);
phyinit_io_write: 0x41764, 0x0
dwc_ddrphy_apb_wr(32'h41765,32'h3b000000);
phyinit_io_write: 0x41765, 0x3b000000
dwc_ddrphy_apb_wr(32'h41766,32'h0);
phyinit_io_write: 0x41766, 0x0
dwc_ddrphy_apb_wr(32'h41767,32'h0);
phyinit_io_write: 0x41767, 0x0
dwc_ddrphy_apb_wr(32'h41768,32'h0);
phyinit_io_write: 0x41768, 0x0
dwc_ddrphy_apb_wr(32'h41769,32'h0);
phyinit_io_write: 0x41769, 0x0
dwc_ddrphy_apb_wr(32'h4176a,32'hd058);
phyinit_io_write: 0x4176a, 0xd058
dwc_ddrphy_apb_wr(32'h4176b,32'h100000);
phyinit_io_write: 0x4176b, 0x100000
dwc_ddrphy_apb_wr(32'h4176c,32'hc008);
phyinit_io_write: 0x4176c, 0xc008
dwc_ddrphy_apb_wr(32'h4176d,32'h100000);
phyinit_io_write: 0x4176d, 0x100000
dwc_ddrphy_apb_wr(32'h4176e,32'h0);
phyinit_io_write: 0x4176e, 0x0
dwc_ddrphy_apb_wr(32'h4176f,32'h0);
phyinit_io_write: 0x4176f, 0x0
dwc_ddrphy_apb_wr(32'h41770,32'h0);
phyinit_io_write: 0x41770, 0x0
dwc_ddrphy_apb_wr(32'h41771,32'h3b000000);
phyinit_io_write: 0x41771, 0x3b000000
dwc_ddrphy_apb_wr(32'h41772,32'h0);
phyinit_io_write: 0x41772, 0x0
dwc_ddrphy_apb_wr(32'h41773,32'h0);
phyinit_io_write: 0x41773, 0x0
dwc_ddrphy_apb_wr(32'h41774,32'h0);
phyinit_io_write: 0x41774, 0x0
dwc_ddrphy_apb_wr(32'h41775,32'h0);
phyinit_io_write: 0x41775, 0x0
dwc_ddrphy_apb_wr(32'h41776,32'hd0d8);
phyinit_io_write: 0x41776, 0xd0d8
dwc_ddrphy_apb_wr(32'h41777,32'h100000);
phyinit_io_write: 0x41777, 0x100000
dwc_ddrphy_apb_wr(32'h41778,32'hc088);
phyinit_io_write: 0x41778, 0xc088
dwc_ddrphy_apb_wr(32'h41779,32'h100000);
phyinit_io_write: 0x41779, 0x100000
dwc_ddrphy_apb_wr(32'h4177a,32'h0);
phyinit_io_write: 0x4177a, 0x0
dwc_ddrphy_apb_wr(32'h4177b,32'h0);
phyinit_io_write: 0x4177b, 0x0
dwc_ddrphy_apb_wr(32'h4177c,32'h0);
phyinit_io_write: 0x4177c, 0x0
dwc_ddrphy_apb_wr(32'h4177d,32'h3b000000);
phyinit_io_write: 0x4177d, 0x3b000000
dwc_ddrphy_apb_wr(32'h4177e,32'h0);
phyinit_io_write: 0x4177e, 0x0
dwc_ddrphy_apb_wr(32'h4177f,32'h0);
phyinit_io_write: 0x4177f, 0x0
dwc_ddrphy_apb_wr(32'h41780,32'h0);
phyinit_io_write: 0x41780, 0x0
dwc_ddrphy_apb_wr(32'h41781,32'h0);
phyinit_io_write: 0x41781, 0x0
dwc_ddrphy_apb_wr(32'h41782,32'hd158);
phyinit_io_write: 0x41782, 0xd158
dwc_ddrphy_apb_wr(32'h41783,32'h100000);
phyinit_io_write: 0x41783, 0x100000
dwc_ddrphy_apb_wr(32'h41784,32'hc008);
phyinit_io_write: 0x41784, 0xc008
dwc_ddrphy_apb_wr(32'h41785,32'h100000);
phyinit_io_write: 0x41785, 0x100000
dwc_ddrphy_apb_wr(32'h41786,32'h0);
phyinit_io_write: 0x41786, 0x0
dwc_ddrphy_apb_wr(32'h41787,32'h0);
phyinit_io_write: 0x41787, 0x0
dwc_ddrphy_apb_wr(32'h41788,32'h0);
phyinit_io_write: 0x41788, 0x0
dwc_ddrphy_apb_wr(32'h41789,32'h6b000000);
phyinit_io_write: 0x41789, 0x6b000000
dwc_ddrphy_apb_wr(32'h4178a,32'h0);
phyinit_io_write: 0x4178a, 0x0
dwc_ddrphy_apb_wr(32'h4178b,32'h0);
phyinit_io_write: 0x4178b, 0x0
dwc_ddrphy_apb_wr(32'h4178c,32'h0);
phyinit_io_write: 0x4178c, 0x0
dwc_ddrphy_apb_wr(32'h4178d,32'h0);
phyinit_io_write: 0x4178d, 0x0
dwc_ddrphy_apb_wr(32'h4178e,32'h0);
phyinit_io_write: 0x4178e, 0x0
dwc_ddrphy_apb_wr(32'h4178f,32'h0);
phyinit_io_write: 0x4178f, 0x0
dwc_ddrphy_apb_wr(32'h41790,32'hd00402c);
phyinit_io_write: 0x41790, 0xd00402c
dwc_ddrphy_apb_wr(32'h41791,32'h4000001);
phyinit_io_write: 0x41791, 0x4000001
dwc_ddrphy_apb_wr(32'h41792,32'h8004050);
phyinit_io_write: 0x41792, 0x8004050
dwc_ddrphy_apb_wr(32'h41793,32'h0);
phyinit_io_write: 0x41793, 0x0
dwc_ddrphy_apb_wr(32'h41794,32'h0);
phyinit_io_write: 0x41794, 0x0
dwc_ddrphy_apb_wr(32'h41795,32'h4000000);
phyinit_io_write: 0x41795, 0x4000000
dwc_ddrphy_apb_wr(32'h41796,32'h8034050);
phyinit_io_write: 0x41796, 0x8034050
dwc_ddrphy_apb_wr(32'h41797,32'h0);
phyinit_io_write: 0x41797, 0x0
dwc_ddrphy_apb_wr(32'h41798,32'h0);
phyinit_io_write: 0x41798, 0x0
dwc_ddrphy_apb_wr(32'h41799,32'h4f000000);
phyinit_io_write: 0x41799, 0x4f000000
dwc_ddrphy_apb_wr(32'h4179a,32'h0);
phyinit_io_write: 0x4179a, 0x0
dwc_ddrphy_apb_wr(32'h4179b,32'h8000000);
phyinit_io_write: 0x4179b, 0x8000000
dwc_ddrphy_apb_wr(32'h4179c,32'h407c);
phyinit_io_write: 0x4179c, 0x407c
dwc_ddrphy_apb_wr(32'h4179d,32'h4000000);
phyinit_io_write: 0x4179d, 0x4000000
dwc_ddrphy_apb_wr(32'h4179e,32'h0);
phyinit_io_write: 0x4179e, 0x0
dwc_ddrphy_apb_wr(32'h4179f,32'h0);
phyinit_io_write: 0x4179f, 0x0
dwc_ddrphy_apb_wr(32'h417a0,32'h0);
phyinit_io_write: 0x417a0, 0x0
dwc_ddrphy_apb_wr(32'h417a1,32'h1f000000);
phyinit_io_write: 0x417a1, 0x1f000000
dwc_ddrphy_apb_wr(32'h417a2,32'h0);
phyinit_io_write: 0x417a2, 0x0
dwc_ddrphy_apb_wr(32'h417a3,32'h0);
phyinit_io_write: 0x417a3, 0x0
dwc_ddrphy_apb_wr(32'h417a4,32'h0);
phyinit_io_write: 0x417a4, 0x0
dwc_ddrphy_apb_wr(32'h417a5,32'h4000001);
phyinit_io_write: 0x417a5, 0x4000001
dwc_ddrphy_apb_wr(32'h417a6,32'h0);
phyinit_io_write: 0x417a6, 0x0
dwc_ddrphy_apb_wr(32'h417a7,32'h0);
phyinit_io_write: 0x417a7, 0x0
dwc_ddrphy_apb_wr(32'h417a8,32'h0);
phyinit_io_write: 0x417a8, 0x0
dwc_ddrphy_apb_wr(32'h417a9,32'h4000000);
phyinit_io_write: 0x417a9, 0x4000000
dwc_ddrphy_apb_wr(32'h417aa,32'h0);
phyinit_io_write: 0x417aa, 0x0
dwc_ddrphy_apb_wr(32'h417ab,32'h0);
phyinit_io_write: 0x417ab, 0x0
dwc_ddrphy_apb_wr(32'h417ac,32'h0);
phyinit_io_write: 0x417ac, 0x0
dwc_ddrphy_apb_wr(32'h417ad,32'h1b000000);
phyinit_io_write: 0x417ad, 0x1b000000
dwc_ddrphy_apb_wr(32'h417ae,32'h0);
phyinit_io_write: 0x417ae, 0x0
dwc_ddrphy_apb_wr(32'h417af,32'h0);
phyinit_io_write: 0x417af, 0x0
dwc_ddrphy_apb_wr(32'h417b0,32'h0);
phyinit_io_write: 0x417b0, 0x0
dwc_ddrphy_apb_wr(32'h417b1,32'h0);
phyinit_io_write: 0x417b1, 0x0
dwc_ddrphy_apb_wr(32'h417b2,32'h0);
phyinit_io_write: 0x417b2, 0x0
dwc_ddrphy_apb_wr(32'h417b3,32'h0);
phyinit_io_write: 0x417b3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 36
dwc_ddrphy_apb_wr(32'h417b4,32'hd00802c);
phyinit_io_write: 0x417b4, 0xd00802c
dwc_ddrphy_apb_wr(32'h417b5,32'h4100001);
phyinit_io_write: 0x417b5, 0x4100001
dwc_ddrphy_apb_wr(32'h417b6,32'h8008050);
phyinit_io_write: 0x417b6, 0x8008050
dwc_ddrphy_apb_wr(32'h417b7,32'h100000);
phyinit_io_write: 0x417b7, 0x100000
dwc_ddrphy_apb_wr(32'h417b8,32'h0);
phyinit_io_write: 0x417b8, 0x0
dwc_ddrphy_apb_wr(32'h417b9,32'h4000000);
phyinit_io_write: 0x417b9, 0x4000000
dwc_ddrphy_apb_wr(32'h417ba,32'h8038050);
phyinit_io_write: 0x417ba, 0x8038050
dwc_ddrphy_apb_wr(32'h417bb,32'h100000);
phyinit_io_write: 0x417bb, 0x100000
dwc_ddrphy_apb_wr(32'h417bc,32'h0);
phyinit_io_write: 0x417bc, 0x0
dwc_ddrphy_apb_wr(32'h417bd,32'h4f000000);
phyinit_io_write: 0x417bd, 0x4f000000
dwc_ddrphy_apb_wr(32'h417be,32'h0);
phyinit_io_write: 0x417be, 0x0
dwc_ddrphy_apb_wr(32'h417bf,32'h8000000);
phyinit_io_write: 0x417bf, 0x8000000
dwc_ddrphy_apb_wr(32'h417c0,32'h807c);
phyinit_io_write: 0x417c0, 0x807c
dwc_ddrphy_apb_wr(32'h417c1,32'h4100000);
phyinit_io_write: 0x417c1, 0x4100000
dwc_ddrphy_apb_wr(32'h417c2,32'h0);
phyinit_io_write: 0x417c2, 0x0
dwc_ddrphy_apb_wr(32'h417c3,32'h0);
phyinit_io_write: 0x417c3, 0x0
dwc_ddrphy_apb_wr(32'h417c4,32'h0);
phyinit_io_write: 0x417c4, 0x0
dwc_ddrphy_apb_wr(32'h417c5,32'h1f000000);
phyinit_io_write: 0x417c5, 0x1f000000
dwc_ddrphy_apb_wr(32'h417c6,32'h0);
phyinit_io_write: 0x417c6, 0x0
dwc_ddrphy_apb_wr(32'h417c7,32'h0);
phyinit_io_write: 0x417c7, 0x0
dwc_ddrphy_apb_wr(32'h417c8,32'h0);
phyinit_io_write: 0x417c8, 0x0
dwc_ddrphy_apb_wr(32'h417c9,32'h4000001);
phyinit_io_write: 0x417c9, 0x4000001
dwc_ddrphy_apb_wr(32'h417ca,32'h0);
phyinit_io_write: 0x417ca, 0x0
dwc_ddrphy_apb_wr(32'h417cb,32'h0);
phyinit_io_write: 0x417cb, 0x0
dwc_ddrphy_apb_wr(32'h417cc,32'h0);
phyinit_io_write: 0x417cc, 0x0
dwc_ddrphy_apb_wr(32'h417cd,32'h4000000);
phyinit_io_write: 0x417cd, 0x4000000
dwc_ddrphy_apb_wr(32'h417ce,32'h0);
phyinit_io_write: 0x417ce, 0x0
dwc_ddrphy_apb_wr(32'h417cf,32'h0);
phyinit_io_write: 0x417cf, 0x0
dwc_ddrphy_apb_wr(32'h417d0,32'h0);
phyinit_io_write: 0x417d0, 0x0
dwc_ddrphy_apb_wr(32'h417d1,32'h1b000000);
phyinit_io_write: 0x417d1, 0x1b000000
dwc_ddrphy_apb_wr(32'h417d2,32'h0);
phyinit_io_write: 0x417d2, 0x0
dwc_ddrphy_apb_wr(32'h417d3,32'h0);
phyinit_io_write: 0x417d3, 0x0
dwc_ddrphy_apb_wr(32'h417d4,32'h0);
phyinit_io_write: 0x417d4, 0x0
dwc_ddrphy_apb_wr(32'h417d5,32'h0);
phyinit_io_write: 0x417d5, 0x0
dwc_ddrphy_apb_wr(32'h417d6,32'h0);
phyinit_io_write: 0x417d6, 0x0
dwc_ddrphy_apb_wr(32'h417d7,32'h0);
phyinit_io_write: 0x417d7, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 72
dwc_ddrphy_apb_wr(32'h417d8,32'hd00402c);
phyinit_io_write: 0x417d8, 0xd00402c
dwc_ddrphy_apb_wr(32'h417d9,32'h1);
phyinit_io_write: 0x417d9, 0x1
dwc_ddrphy_apb_wr(32'h417da,32'h8004050);
phyinit_io_write: 0x417da, 0x8004050
dwc_ddrphy_apb_wr(32'h417db,32'h0);
phyinit_io_write: 0x417db, 0x0
dwc_ddrphy_apb_wr(32'h417dc,32'h0);
phyinit_io_write: 0x417dc, 0x0
dwc_ddrphy_apb_wr(32'h417dd,32'h0);
phyinit_io_write: 0x417dd, 0x0
dwc_ddrphy_apb_wr(32'h417de,32'h8034050);
phyinit_io_write: 0x417de, 0x8034050
dwc_ddrphy_apb_wr(32'h417df,32'h0);
phyinit_io_write: 0x417df, 0x0
dwc_ddrphy_apb_wr(32'h417e0,32'h0);
phyinit_io_write: 0x417e0, 0x0
dwc_ddrphy_apb_wr(32'h417e1,32'h0);
phyinit_io_write: 0x417e1, 0x0
dwc_ddrphy_apb_wr(32'h417e2,32'h8034050);
phyinit_io_write: 0x417e2, 0x8034050
dwc_ddrphy_apb_wr(32'h417e3,32'h0);
phyinit_io_write: 0x417e3, 0x0
dwc_ddrphy_apb_wr(32'h417e4,32'h0);
phyinit_io_write: 0x417e4, 0x0
dwc_ddrphy_apb_wr(32'h417e5,32'h0);
phyinit_io_write: 0x417e5, 0x0
dwc_ddrphy_apb_wr(32'h417e6,32'h8004050);
phyinit_io_write: 0x417e6, 0x8004050
dwc_ddrphy_apb_wr(32'h417e7,32'h0);
phyinit_io_write: 0x417e7, 0x0
dwc_ddrphy_apb_wr(32'h417e8,32'h0);
phyinit_io_write: 0x417e8, 0x0
dwc_ddrphy_apb_wr(32'h417e9,32'h4b000000);
phyinit_io_write: 0x417e9, 0x4b000000
dwc_ddrphy_apb_wr(32'h417ea,32'h0);
phyinit_io_write: 0x417ea, 0x0
dwc_ddrphy_apb_wr(32'h417eb,32'h8000000);
phyinit_io_write: 0x417eb, 0x8000000
dwc_ddrphy_apb_wr(32'h417ec,32'h407c);
phyinit_io_write: 0x417ec, 0x407c
dwc_ddrphy_apb_wr(32'h417ed,32'h0);
phyinit_io_write: 0x417ed, 0x0
dwc_ddrphy_apb_wr(32'h417ee,32'h0);
phyinit_io_write: 0x417ee, 0x0
dwc_ddrphy_apb_wr(32'h417ef,32'h0);
phyinit_io_write: 0x417ef, 0x0
dwc_ddrphy_apb_wr(32'h417f0,32'h0);
phyinit_io_write: 0x417f0, 0x0
dwc_ddrphy_apb_wr(32'h417f1,32'h1b000000);
phyinit_io_write: 0x417f1, 0x1b000000
dwc_ddrphy_apb_wr(32'h417f2,32'h0);
phyinit_io_write: 0x417f2, 0x0
dwc_ddrphy_apb_wr(32'h417f3,32'h0);
phyinit_io_write: 0x417f3, 0x0
dwc_ddrphy_apb_wr(32'h417f4,32'h0);
phyinit_io_write: 0x417f4, 0x0
dwc_ddrphy_apb_wr(32'h417f5,32'h1);
phyinit_io_write: 0x417f5, 0x1
dwc_ddrphy_apb_wr(32'h417f6,32'h0);
phyinit_io_write: 0x417f6, 0x0
dwc_ddrphy_apb_wr(32'h417f7,32'h0);
phyinit_io_write: 0x417f7, 0x0
dwc_ddrphy_apb_wr(32'h417f8,32'h0);
phyinit_io_write: 0x417f8, 0x0
dwc_ddrphy_apb_wr(32'h417f9,32'h5b000000);
phyinit_io_write: 0x417f9, 0x5b000000
dwc_ddrphy_apb_wr(32'h417fa,32'h0);
phyinit_io_write: 0x417fa, 0x0
dwc_ddrphy_apb_wr(32'h417fb,32'h1c000000);
phyinit_io_write: 0x417fb, 0x1c000000
dwc_ddrphy_apb_wr(32'h417fc,32'hd00802c);
phyinit_io_write: 0x417fc, 0xd00802c
dwc_ddrphy_apb_wr(32'h417fd,32'h100001);
phyinit_io_write: 0x417fd, 0x100001
dwc_ddrphy_apb_wr(32'h417fe,32'h8008050);
phyinit_io_write: 0x417fe, 0x8008050
dwc_ddrphy_apb_wr(32'h417ff,32'h100000);
phyinit_io_write: 0x417ff, 0x100000
dwc_ddrphy_apb_wr(32'h41800,32'h0);
phyinit_io_write: 0x41800, 0x0
dwc_ddrphy_apb_wr(32'h41801,32'h0);
phyinit_io_write: 0x41801, 0x0
dwc_ddrphy_apb_wr(32'h41802,32'h8038050);
phyinit_io_write: 0x41802, 0x8038050
dwc_ddrphy_apb_wr(32'h41803,32'h100000);
phyinit_io_write: 0x41803, 0x100000
dwc_ddrphy_apb_wr(32'h41804,32'h0);
phyinit_io_write: 0x41804, 0x0
dwc_ddrphy_apb_wr(32'h41805,32'h0);
phyinit_io_write: 0x41805, 0x0
dwc_ddrphy_apb_wr(32'h41806,32'h8038050);
phyinit_io_write: 0x41806, 0x8038050
dwc_ddrphy_apb_wr(32'h41807,32'h100000);
phyinit_io_write: 0x41807, 0x100000
dwc_ddrphy_apb_wr(32'h41808,32'h0);
phyinit_io_write: 0x41808, 0x0
dwc_ddrphy_apb_wr(32'h41809,32'h0);
phyinit_io_write: 0x41809, 0x0
dwc_ddrphy_apb_wr(32'h4180a,32'h8008050);
phyinit_io_write: 0x4180a, 0x8008050
dwc_ddrphy_apb_wr(32'h4180b,32'h100000);
phyinit_io_write: 0x4180b, 0x100000
dwc_ddrphy_apb_wr(32'h4180c,32'h0);
phyinit_io_write: 0x4180c, 0x0
dwc_ddrphy_apb_wr(32'h4180d,32'h4b000000);
phyinit_io_write: 0x4180d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4180e,32'h0);
phyinit_io_write: 0x4180e, 0x0
dwc_ddrphy_apb_wr(32'h4180f,32'h8000000);
phyinit_io_write: 0x4180f, 0x8000000
dwc_ddrphy_apb_wr(32'h41810,32'h807c);
phyinit_io_write: 0x41810, 0x807c
dwc_ddrphy_apb_wr(32'h41811,32'h100000);
phyinit_io_write: 0x41811, 0x100000
dwc_ddrphy_apb_wr(32'h41812,32'h0);
phyinit_io_write: 0x41812, 0x0
dwc_ddrphy_apb_wr(32'h41813,32'h0);
phyinit_io_write: 0x41813, 0x0
dwc_ddrphy_apb_wr(32'h41814,32'h0);
phyinit_io_write: 0x41814, 0x0
dwc_ddrphy_apb_wr(32'h41815,32'h1b000000);
phyinit_io_write: 0x41815, 0x1b000000
dwc_ddrphy_apb_wr(32'h41816,32'h0);
phyinit_io_write: 0x41816, 0x0
dwc_ddrphy_apb_wr(32'h41817,32'h0);
phyinit_io_write: 0x41817, 0x0
dwc_ddrphy_apb_wr(32'h41818,32'h0);
phyinit_io_write: 0x41818, 0x0
dwc_ddrphy_apb_wr(32'h41819,32'h1);
phyinit_io_write: 0x41819, 0x1
dwc_ddrphy_apb_wr(32'h4181a,32'h0);
phyinit_io_write: 0x4181a, 0x0
dwc_ddrphy_apb_wr(32'h4181b,32'h0);
phyinit_io_write: 0x4181b, 0x0
dwc_ddrphy_apb_wr(32'h4181c,32'h0);
phyinit_io_write: 0x4181c, 0x0
dwc_ddrphy_apb_wr(32'h4181d,32'h2b000000);
phyinit_io_write: 0x4181d, 0x2b000000
dwc_ddrphy_apb_wr(32'h4181e,32'h0);
phyinit_io_write: 0x4181e, 0x0
dwc_ddrphy_apb_wr(32'h4181f,32'h28000000);
phyinit_io_write: 0x4181f, 0x28000000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 68
dwc_ddrphy_apb_wr(32'h41820,32'hd00402c);
phyinit_io_write: 0x41820, 0xd00402c
dwc_ddrphy_apb_wr(32'h41821,32'h1);
phyinit_io_write: 0x41821, 0x1
dwc_ddrphy_apb_wr(32'h41822,32'h8035198);
phyinit_io_write: 0x41822, 0x8035198
dwc_ddrphy_apb_wr(32'h41823,32'h0);
phyinit_io_write: 0x41823, 0x0
dwc_ddrphy_apb_wr(32'h41824,32'h0);
phyinit_io_write: 0x41824, 0x0
dwc_ddrphy_apb_wr(32'h41825,32'h0);
phyinit_io_write: 0x41825, 0x0
dwc_ddrphy_apb_wr(32'h41826,32'h0);
phyinit_io_write: 0x41826, 0x0
dwc_ddrphy_apb_wr(32'h41827,32'h0);
phyinit_io_write: 0x41827, 0x0
dwc_ddrphy_apb_wr(32'h41828,32'h0);
phyinit_io_write: 0x41828, 0x0
dwc_ddrphy_apb_wr(32'h41829,32'h0);
phyinit_io_write: 0x41829, 0x0
dwc_ddrphy_apb_wr(32'h4182a,32'h8035218);
phyinit_io_write: 0x4182a, 0x8035218
dwc_ddrphy_apb_wr(32'h4182b,32'h0);
phyinit_io_write: 0x4182b, 0x0
dwc_ddrphy_apb_wr(32'h4182c,32'h0);
phyinit_io_write: 0x4182c, 0x0
dwc_ddrphy_apb_wr(32'h4182d,32'h4b000000);
phyinit_io_write: 0x4182d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4182e,32'h0);
phyinit_io_write: 0x4182e, 0x0
dwc_ddrphy_apb_wr(32'h4182f,32'h8000000);
phyinit_io_write: 0x4182f, 0x8000000
dwc_ddrphy_apb_wr(32'h41830,32'h407c);
phyinit_io_write: 0x41830, 0x407c
dwc_ddrphy_apb_wr(32'h41831,32'h0);
phyinit_io_write: 0x41831, 0x0
dwc_ddrphy_apb_wr(32'h41832,32'h0);
phyinit_io_write: 0x41832, 0x0
dwc_ddrphy_apb_wr(32'h41833,32'h0);
phyinit_io_write: 0x41833, 0x0
dwc_ddrphy_apb_wr(32'h41834,32'h0);
phyinit_io_write: 0x41834, 0x0
dwc_ddrphy_apb_wr(32'h41835,32'h1b000000);
phyinit_io_write: 0x41835, 0x1b000000
dwc_ddrphy_apb_wr(32'h41836,32'h0);
phyinit_io_write: 0x41836, 0x0
dwc_ddrphy_apb_wr(32'h41837,32'h0);
phyinit_io_write: 0x41837, 0x0
dwc_ddrphy_apb_wr(32'h41838,32'h0);
phyinit_io_write: 0x41838, 0x0
dwc_ddrphy_apb_wr(32'h41839,32'h1);
phyinit_io_write: 0x41839, 0x1
dwc_ddrphy_apb_wr(32'h4183a,32'h0);
phyinit_io_write: 0x4183a, 0x0
dwc_ddrphy_apb_wr(32'h4183b,32'h0);
phyinit_io_write: 0x4183b, 0x0
dwc_ddrphy_apb_wr(32'h4183c,32'h0);
phyinit_io_write: 0x4183c, 0x0
dwc_ddrphy_apb_wr(32'h4183d,32'h0);
phyinit_io_write: 0x4183d, 0x0
dwc_ddrphy_apb_wr(32'h4183e,32'h0);
phyinit_io_write: 0x4183e, 0x0
dwc_ddrphy_apb_wr(32'h4183f,32'h0);
phyinit_io_write: 0x4183f, 0x0
dwc_ddrphy_apb_wr(32'h41840,32'hd00802c);
phyinit_io_write: 0x41840, 0xd00802c
dwc_ddrphy_apb_wr(32'h41841,32'h100001);
phyinit_io_write: 0x41841, 0x100001
dwc_ddrphy_apb_wr(32'h41842,32'h8039198);
phyinit_io_write: 0x41842, 0x8039198
dwc_ddrphy_apb_wr(32'h41843,32'h100000);
phyinit_io_write: 0x41843, 0x100000
dwc_ddrphy_apb_wr(32'h41844,32'h0);
phyinit_io_write: 0x41844, 0x0
dwc_ddrphy_apb_wr(32'h41845,32'h0);
phyinit_io_write: 0x41845, 0x0
dwc_ddrphy_apb_wr(32'h41846,32'h0);
phyinit_io_write: 0x41846, 0x0
dwc_ddrphy_apb_wr(32'h41847,32'h0);
phyinit_io_write: 0x41847, 0x0
dwc_ddrphy_apb_wr(32'h41848,32'h0);
phyinit_io_write: 0x41848, 0x0
dwc_ddrphy_apb_wr(32'h41849,32'h0);
phyinit_io_write: 0x41849, 0x0
dwc_ddrphy_apb_wr(32'h4184a,32'h8039218);
phyinit_io_write: 0x4184a, 0x8039218
dwc_ddrphy_apb_wr(32'h4184b,32'h100000);
phyinit_io_write: 0x4184b, 0x100000
dwc_ddrphy_apb_wr(32'h4184c,32'h0);
phyinit_io_write: 0x4184c, 0x0
dwc_ddrphy_apb_wr(32'h4184d,32'h4b000000);
phyinit_io_write: 0x4184d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4184e,32'h0);
phyinit_io_write: 0x4184e, 0x0
dwc_ddrphy_apb_wr(32'h4184f,32'h8000000);
phyinit_io_write: 0x4184f, 0x8000000
dwc_ddrphy_apb_wr(32'h41850,32'h807c);
phyinit_io_write: 0x41850, 0x807c
dwc_ddrphy_apb_wr(32'h41851,32'h100000);
phyinit_io_write: 0x41851, 0x100000
dwc_ddrphy_apb_wr(32'h41852,32'h0);
phyinit_io_write: 0x41852, 0x0
dwc_ddrphy_apb_wr(32'h41853,32'h0);
phyinit_io_write: 0x41853, 0x0
dwc_ddrphy_apb_wr(32'h41854,32'h0);
phyinit_io_write: 0x41854, 0x0
dwc_ddrphy_apb_wr(32'h41855,32'h1b000000);
phyinit_io_write: 0x41855, 0x1b000000
dwc_ddrphy_apb_wr(32'h41856,32'h0);
phyinit_io_write: 0x41856, 0x0
dwc_ddrphy_apb_wr(32'h41857,32'h0);
phyinit_io_write: 0x41857, 0x0
dwc_ddrphy_apb_wr(32'h41858,32'h0);
phyinit_io_write: 0x41858, 0x0
dwc_ddrphy_apb_wr(32'h41859,32'h1);
phyinit_io_write: 0x41859, 0x1
dwc_ddrphy_apb_wr(32'h4185a,32'h0);
phyinit_io_write: 0x4185a, 0x0
dwc_ddrphy_apb_wr(32'h4185b,32'h0);
phyinit_io_write: 0x4185b, 0x0
dwc_ddrphy_apb_wr(32'h4185c,32'h0);
phyinit_io_write: 0x4185c, 0x0
dwc_ddrphy_apb_wr(32'h4185d,32'h6b000000);
phyinit_io_write: 0x4185d, 0x6b000000
dwc_ddrphy_apb_wr(32'h4185e,32'h0);
phyinit_io_write: 0x4185e, 0x0
dwc_ddrphy_apb_wr(32'h4185f,32'h0);
phyinit_io_write: 0x4185f, 0x0
dwc_ddrphy_apb_wr(32'h41860,32'h0);
phyinit_io_write: 0x41860, 0x0
dwc_ddrphy_apb_wr(32'h41861,32'h0);
phyinit_io_write: 0x41861, 0x0
dwc_ddrphy_apb_wr(32'h41862,32'h0);
phyinit_io_write: 0x41862, 0x0
dwc_ddrphy_apb_wr(32'h41863,32'h0);
phyinit_io_write: 0x41863, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 24
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 24
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 20
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 28
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 28
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h41864,32'h0);
phyinit_io_write: 0x41864, 0x0
dwc_ddrphy_apb_wr(32'h41865,32'h0);
phyinit_io_write: 0x41865, 0x0
dwc_ddrphy_apb_wr(32'h41866,32'h0);
phyinit_io_write: 0x41866, 0x0
dwc_ddrphy_apb_wr(32'h41867,32'h0);
phyinit_io_write: 0x41867, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x41868 to 0x44000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44000,32'h3f7ab480);
phyinit_io_write: 0x44000, 0x3f7ab480
dwc_ddrphy_apb_wr(32'h44001,32'h16420);
phyinit_io_write: 0x44001, 0x16420
dwc_ddrphy_apb_wr(32'h44002,32'h400);
phyinit_io_write: 0x44002, 0x400
dwc_ddrphy_apb_wr(32'h44003,32'h0);
phyinit_io_write: 0x44003, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 12
dwc_ddrphy_apb_wr(32'h44004,32'h80000480);
phyinit_io_write: 0x44004, 0x80000480
dwc_ddrphy_apb_wr(32'h44005,32'hfc0);
phyinit_io_write: 0x44005, 0xfc0
dwc_ddrphy_apb_wr(32'h44006,32'h4000c00);
phyinit_io_write: 0x44006, 0x4000c00
dwc_ddrphy_apb_wr(32'h44007,32'h0);
phyinit_io_write: 0x44007, 0x0
dwc_ddrphy_apb_wr(32'h44008,32'h84000480);
phyinit_io_write: 0x44008, 0x84000480
dwc_ddrphy_apb_wr(32'h44009,32'hc00);
phyinit_io_write: 0x44009, 0xc00
dwc_ddrphy_apb_wr(32'h4400a,32'h4000800);
phyinit_io_write: 0x4400a, 0x4000800
dwc_ddrphy_apb_wr(32'h4400b,32'h0);
phyinit_io_write: 0x4400b, 0x0
dwc_ddrphy_apb_wr(32'h4400c,32'h84000080);
phyinit_io_write: 0x4400c, 0x84000080
dwc_ddrphy_apb_wr(32'h4400d,32'hc00);
phyinit_io_write: 0x4400d, 0xc00
dwc_ddrphy_apb_wr(32'h4400e,32'h1e0);
phyinit_io_write: 0x4400e, 0x1e0
dwc_ddrphy_apb_wr(32'h4400f,32'h0);
phyinit_io_write: 0x4400f, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44010,32'h80068200);
phyinit_io_write: 0x44010, 0x80068200
dwc_ddrphy_apb_wr(32'h44011,32'h400f);
phyinit_io_write: 0x44011, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 50
dwc_ddrphy_apb_wr(32'h44012,32'h8940);
phyinit_io_write: 0x44012, 0x8940
dwc_ddrphy_apb_wr(32'h44013,32'h0);
phyinit_io_write: 0x44013, 0x0
dwc_ddrphy_apb_wr(32'h44014,32'ha0000480);
phyinit_io_write: 0x44014, 0xa0000480
dwc_ddrphy_apb_wr(32'h44015,32'h2420);
phyinit_io_write: 0x44015, 0x2420
dwc_ddrphy_apb_wr(32'h44016,32'h4000400);
phyinit_io_write: 0x44016, 0x4000400
dwc_ddrphy_apb_wr(32'h44017,32'h0);
phyinit_io_write: 0x44017, 0x0
dwc_ddrphy_apb_wr(32'h44018,32'h9c001ca0);
phyinit_io_write: 0x44018, 0x9c001ca0
dwc_ddrphy_apb_wr(32'h44019,32'h1c04);
phyinit_io_write: 0x44019, 0x1c04
dwc_ddrphy_apb_wr(32'h4401a,32'ha8000880);
phyinit_io_write: 0x4401a, 0xa8000880
dwc_ddrphy_apb_wr(32'h4401b,32'h1c06);
phyinit_io_write: 0x4401b, 0x1c06
dwc_ddrphy_apb_wr(32'h4401c,32'h80010080);
phyinit_io_write: 0x4401c, 0x80010080
dwc_ddrphy_apb_wr(32'h4401d,32'h1c04);
phyinit_io_write: 0x4401d, 0x1c04
dwc_ddrphy_apb_wr(32'h4401e,32'h4000400);
phyinit_io_write: 0x4401e, 0x4000400
dwc_ddrphy_apb_wr(32'h4401f,32'h0);
phyinit_io_write: 0x4401f, 0x0
dwc_ddrphy_apb_wr(32'h44020,32'h80010480);
phyinit_io_write: 0x44020, 0x80010480
dwc_ddrphy_apb_wr(32'h44021,32'h1c04);
phyinit_io_write: 0x44021, 0x1c04
dwc_ddrphy_apb_wr(32'h44022,32'h4000800);
phyinit_io_write: 0x44022, 0x4000800
dwc_ddrphy_apb_wr(32'h44023,32'h0);
phyinit_io_write: 0x44023, 0x0
dwc_ddrphy_apb_wr(32'h44024,32'h40);
phyinit_io_write: 0x44024, 0x40
dwc_ddrphy_apb_wr(32'h44025,32'h6000);
phyinit_io_write: 0x44025, 0x6000
dwc_ddrphy_apb_wr(32'h44026,32'ha0000080);
phyinit_io_write: 0x44026, 0xa0000080
dwc_ddrphy_apb_wr(32'h44027,32'h2420);
phyinit_io_write: 0x44027, 0x2420
dwc_ddrphy_apb_wr(32'h44028,32'h1020);
phyinit_io_write: 0x44028, 0x1020
dwc_ddrphy_apb_wr(32'h44029,32'h0);
phyinit_io_write: 0x44029, 0x0
dwc_ddrphy_apb_wr(32'h4402a,32'h1020);
phyinit_io_write: 0x4402a, 0x1020
dwc_ddrphy_apb_wr(32'h4402b,32'h0);
phyinit_io_write: 0x4402b, 0x0
dwc_ddrphy_apb_wr(32'h4402c,32'h3020);
phyinit_io_write: 0x4402c, 0x3020
dwc_ddrphy_apb_wr(32'h4402d,32'h0);
phyinit_io_write: 0x4402d, 0x0
dwc_ddrphy_apb_wr(32'h4402e,32'h80000080);
phyinit_io_write: 0x4402e, 0x80000080
dwc_ddrphy_apb_wr(32'h4402f,32'h1c04);
phyinit_io_write: 0x4402f, 0x1c04
dwc_ddrphy_apb_wr(32'h44030,32'ha8000880);
phyinit_io_write: 0x44030, 0xa8000880
dwc_ddrphy_apb_wr(32'h44031,32'h1c06);
phyinit_io_write: 0x44031, 0x1c06
dwc_ddrphy_apb_wr(32'h44032,32'h80010880);
phyinit_io_write: 0x44032, 0x80010880
dwc_ddrphy_apb_wr(32'h44033,32'h1c04);
phyinit_io_write: 0x44033, 0x1c04
dwc_ddrphy_apb_wr(32'h44034,32'h4000400);
phyinit_io_write: 0x44034, 0x4000400
dwc_ddrphy_apb_wr(32'h44035,32'h0);
phyinit_io_write: 0x44035, 0x0
dwc_ddrphy_apb_wr(32'h44036,32'h80010c80);
phyinit_io_write: 0x44036, 0x80010c80
dwc_ddrphy_apb_wr(32'h44037,32'h1c04);
phyinit_io_write: 0x44037, 0x1c04
dwc_ddrphy_apb_wr(32'h44038,32'h4000800);
phyinit_io_write: 0x44038, 0x4000800
dwc_ddrphy_apb_wr(32'h44039,32'h0);
phyinit_io_write: 0x44039, 0x0
dwc_ddrphy_apb_wr(32'h4403a,32'h1020);
phyinit_io_write: 0x4403a, 0x1020
dwc_ddrphy_apb_wr(32'h4403b,32'h0);
phyinit_io_write: 0x4403b, 0x0
dwc_ddrphy_apb_wr(32'h4403c,32'h2c20);
phyinit_io_write: 0x4403c, 0x2c20
dwc_ddrphy_apb_wr(32'h4403d,32'h0);
phyinit_io_write: 0x4403d, 0x0
dwc_ddrphy_apb_wr(32'h4403e,32'h2c20);
phyinit_io_write: 0x4403e, 0x2c20
dwc_ddrphy_apb_wr(32'h4403f,32'h0);
phyinit_io_write: 0x4403f, 0x0
dwc_ddrphy_apb_wr(32'h44040,32'h2c20);
phyinit_io_write: 0x44040, 0x2c20
dwc_ddrphy_apb_wr(32'h44041,32'h0);
phyinit_io_write: 0x44041, 0x0
dwc_ddrphy_apb_wr(32'h44042,32'h80000080);
phyinit_io_write: 0x44042, 0x80000080
dwc_ddrphy_apb_wr(32'h44043,32'h1c04);
phyinit_io_write: 0x44043, 0x1c04
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44044,32'h1e0);
phyinit_io_write: 0x44044, 0x1e0
dwc_ddrphy_apb_wr(32'h44045,32'h0);
phyinit_io_write: 0x44045, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for NO enable_bits = 0x1, type = 0x0, section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched ALL enable_bits = 0x1, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h44046,32'ha8000480);
phyinit_io_write: 0x44046, 0xa8000480
dwc_ddrphy_apb_wr(32'h44047,32'h1c04);
phyinit_io_write: 0x44047, 0x1c04
dwc_ddrphy_apb_wr(32'h44048,32'h4000400);
phyinit_io_write: 0x44048, 0x4000400
dwc_ddrphy_apb_wr(32'h44049,32'h0);
phyinit_io_write: 0x44049, 0x0
dwc_ddrphy_apb_wr(32'h4404a,32'h40004200);
phyinit_io_write: 0x4404a, 0x40004200
dwc_ddrphy_apb_wr(32'h4404b,32'h4000);
phyinit_io_write: 0x4404b, 0x4000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched ALL enable_bits = 0x1, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 58
dwc_ddrphy_apb_wr(32'h4404c,32'h10d40);
phyinit_io_write: 0x4404c, 0x10d40
dwc_ddrphy_apb_wr(32'h4404d,32'h0);
phyinit_io_write: 0x4404d, 0x0
dwc_ddrphy_apb_wr(32'h4404e,32'hc80038a0);
phyinit_io_write: 0x4404e, 0xc80038a0
dwc_ddrphy_apb_wr(32'h4404f,32'h1c01);
phyinit_io_write: 0x4404f, 0x1c01
dwc_ddrphy_apb_wr(32'h44050,32'hcc003ca0);
phyinit_io_write: 0x44050, 0xcc003ca0
dwc_ddrphy_apb_wr(32'h44051,32'h1c01);
phyinit_io_write: 0x44051, 0x1c01
dwc_ddrphy_apb_wr(32'h44052,32'ha40000a0);
phyinit_io_write: 0x44052, 0xa40000a0
dwc_ddrphy_apb_wr(32'h44053,32'h1c06);
phyinit_io_write: 0x44053, 0x1c06
dwc_ddrphy_apb_wr(32'h44054,32'ha8001c80);
phyinit_io_write: 0x44054, 0xa8001c80
dwc_ddrphy_apb_wr(32'h44055,32'h1c06);
phyinit_io_write: 0x44055, 0x1c06
dwc_ddrphy_apb_wr(32'h44056,32'h80051080);
phyinit_io_write: 0x44056, 0x80051080
dwc_ddrphy_apb_wr(32'h44057,32'h1c04);
phyinit_io_write: 0x44057, 0x1c04
dwc_ddrphy_apb_wr(32'h44058,32'h4000400);
phyinit_io_write: 0x44058, 0x4000400
dwc_ddrphy_apb_wr(32'h44059,32'h0);
phyinit_io_write: 0x44059, 0x0
dwc_ddrphy_apb_wr(32'h4405a,32'h80051480);
phyinit_io_write: 0x4405a, 0x80051480
dwc_ddrphy_apb_wr(32'h4405b,32'h1c04);
phyinit_io_write: 0x4405b, 0x1c04
dwc_ddrphy_apb_wr(32'h4405c,32'h4000800);
phyinit_io_write: 0x4405c, 0x4000800
dwc_ddrphy_apb_wr(32'h4405d,32'h0);
phyinit_io_write: 0x4405d, 0x0
dwc_ddrphy_apb_wr(32'h4405e,32'h840);
phyinit_io_write: 0x4405e, 0x840
dwc_ddrphy_apb_wr(32'h4405f,32'h6000);
phyinit_io_write: 0x4405f, 0x6000
dwc_ddrphy_apb_wr(32'h44060,32'h80000080);
phyinit_io_write: 0x44060, 0x80000080
dwc_ddrphy_apb_wr(32'h44061,32'h1c04);
phyinit_io_write: 0x44061, 0x1c04
dwc_ddrphy_apb_wr(32'h44062,32'hcc000080);
phyinit_io_write: 0x44062, 0xcc000080
dwc_ddrphy_apb_wr(32'h44063,32'h1c01);
phyinit_io_write: 0x44063, 0x1c01
dwc_ddrphy_apb_wr(32'h44064,32'ha8001c80);
phyinit_io_write: 0x44064, 0xa8001c80
dwc_ddrphy_apb_wr(32'h44065,32'h1c06);
phyinit_io_write: 0x44065, 0x1c06
dwc_ddrphy_apb_wr(32'h44066,32'h80051880);
phyinit_io_write: 0x44066, 0x80051880
dwc_ddrphy_apb_wr(32'h44067,32'h1c04);
phyinit_io_write: 0x44067, 0x1c04
dwc_ddrphy_apb_wr(32'h44068,32'h4000400);
phyinit_io_write: 0x44068, 0x4000400
dwc_ddrphy_apb_wr(32'h44069,32'h0);
phyinit_io_write: 0x44069, 0x0
dwc_ddrphy_apb_wr(32'h4406a,32'h80051c80);
phyinit_io_write: 0x4406a, 0x80051c80
dwc_ddrphy_apb_wr(32'h4406b,32'h1c04);
phyinit_io_write: 0x4406b, 0x1c04
dwc_ddrphy_apb_wr(32'h4406c,32'h4000800);
phyinit_io_write: 0x4406c, 0x4000800
dwc_ddrphy_apb_wr(32'h4406d,32'h0);
phyinit_io_write: 0x4406d, 0x0
dwc_ddrphy_apb_wr(32'h4406e,32'h840);
phyinit_io_write: 0x4406e, 0x840
dwc_ddrphy_apb_wr(32'h4406f,32'h6000);
phyinit_io_write: 0x4406f, 0x6000
dwc_ddrphy_apb_wr(32'h44070,32'h80000080);
phyinit_io_write: 0x44070, 0x80000080
dwc_ddrphy_apb_wr(32'h44071,32'h1c04);
phyinit_io_write: 0x44071, 0x1c04
dwc_ddrphy_apb_wr(32'h44072,32'hc8000080);
phyinit_io_write: 0x44072, 0xc8000080
dwc_ddrphy_apb_wr(32'h44073,32'h1c01);
phyinit_io_write: 0x44073, 0x1c01
dwc_ddrphy_apb_wr(32'h44074,32'hcc003ca0);
phyinit_io_write: 0x44074, 0xcc003ca0
dwc_ddrphy_apb_wr(32'h44075,32'h1c01);
phyinit_io_write: 0x44075, 0x1c01
dwc_ddrphy_apb_wr(32'h44076,32'ha8001c80);
phyinit_io_write: 0x44076, 0xa8001c80
dwc_ddrphy_apb_wr(32'h44077,32'h1c06);
phyinit_io_write: 0x44077, 0x1c06
dwc_ddrphy_apb_wr(32'h44078,32'h80052080);
phyinit_io_write: 0x44078, 0x80052080
dwc_ddrphy_apb_wr(32'h44079,32'h1c04);
phyinit_io_write: 0x44079, 0x1c04
dwc_ddrphy_apb_wr(32'h4407a,32'h4000400);
phyinit_io_write: 0x4407a, 0x4000400
dwc_ddrphy_apb_wr(32'h4407b,32'h0);
phyinit_io_write: 0x4407b, 0x0
dwc_ddrphy_apb_wr(32'h4407c,32'h80052480);
phyinit_io_write: 0x4407c, 0x80052480
dwc_ddrphy_apb_wr(32'h4407d,32'h1c04);
phyinit_io_write: 0x4407d, 0x1c04
dwc_ddrphy_apb_wr(32'h4407e,32'h4000800);
phyinit_io_write: 0x4407e, 0x4000800
dwc_ddrphy_apb_wr(32'h4407f,32'h0);
phyinit_io_write: 0x4407f, 0x0
dwc_ddrphy_apb_wr(32'h44080,32'h840);
phyinit_io_write: 0x44080, 0x840
dwc_ddrphy_apb_wr(32'h44081,32'h6000);
phyinit_io_write: 0x44081, 0x6000
dwc_ddrphy_apb_wr(32'h44082,32'h80000080);
phyinit_io_write: 0x44082, 0x80000080
dwc_ddrphy_apb_wr(32'h44083,32'h1c04);
phyinit_io_write: 0x44083, 0x1c04
dwc_ddrphy_apb_wr(32'h44084,32'hc80038a0);
phyinit_io_write: 0x44084, 0xc80038a0
dwc_ddrphy_apb_wr(32'h44085,32'h1c01);
phyinit_io_write: 0x44085, 0x1c01
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h44086,32'h54000091);
phyinit_io_write: 0x44086, 0x54000091
dwc_ddrphy_apb_wr(32'h44087,32'h18fc0);
phyinit_io_write: 0x44087, 0x18fc0
dwc_ddrphy_apb_wr(32'h44088,32'h54000091);
phyinit_io_write: 0x44088, 0x54000091
dwc_ddrphy_apb_wr(32'h44089,32'h14fc0);
phyinit_io_write: 0x44089, 0x14fc0
dwc_ddrphy_apb_wr(32'h4408a,32'hf0000091);
phyinit_io_write: 0x4408a, 0xf0000091
dwc_ddrphy_apb_wr(32'h4408b,32'h187c1);
phyinit_io_write: 0x4408b, 0x187c1
dwc_ddrphy_apb_wr(32'h4408c,32'hf0000091);
phyinit_io_write: 0x4408c, 0xf0000091
dwc_ddrphy_apb_wr(32'h4408d,32'h147c1);
phyinit_io_write: 0x4408d, 0x147c1
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4408e,32'h400611);
phyinit_io_write: 0x4408e, 0x400611
dwc_ddrphy_apb_wr(32'h4408f,32'h40);
phyinit_io_write: 0x4408f, 0x40
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44090,32'h15551);
phyinit_io_write: 0x44090, 0x15551
dwc_ddrphy_apb_wr(32'h44091,32'h0);
phyinit_io_write: 0x44091, 0x0
dwc_ddrphy_apb_wr(32'h44092,32'h24000491);
phyinit_io_write: 0x44092, 0x24000491
dwc_ddrphy_apb_wr(32'h44093,32'h1e420);
phyinit_io_write: 0x44093, 0x1e420
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 22
dwc_ddrphy_apb_wr(32'h44094,32'h21d1);
phyinit_io_write: 0x44094, 0x21d1
dwc_ddrphy_apb_wr(32'h44095,32'h0);
phyinit_io_write: 0x44095, 0x0
dwc_ddrphy_apb_wr(32'h44096,32'h1031);
phyinit_io_write: 0x44096, 0x1031
dwc_ddrphy_apb_wr(32'h44097,32'h0);
phyinit_io_write: 0x44097, 0x0
dwc_ddrphy_apb_wr(32'h44098,32'h1031);
phyinit_io_write: 0x44098, 0x1031
dwc_ddrphy_apb_wr(32'h44099,32'h0);
phyinit_io_write: 0x44099, 0x0
dwc_ddrphy_apb_wr(32'h4409a,32'h2c31);
phyinit_io_write: 0x4409a, 0x2c31
dwc_ddrphy_apb_wr(32'h4409b,32'h0);
phyinit_io_write: 0x4409b, 0x0
dwc_ddrphy_apb_wr(32'h4409c,32'ha8000091);
phyinit_io_write: 0x4409c, 0xa8000091
dwc_ddrphy_apb_wr(32'h4409d,32'h1c06);
phyinit_io_write: 0x4409d, 0x1c06
dwc_ddrphy_apb_wr(32'h4409e,32'h80016891);
phyinit_io_write: 0x4409e, 0x80016891
dwc_ddrphy_apb_wr(32'h4409f,32'h1c04);
phyinit_io_write: 0x4409f, 0x1c04
dwc_ddrphy_apb_wr(32'h440a0,32'h4000400);
phyinit_io_write: 0x440a0, 0x4000400
dwc_ddrphy_apb_wr(32'h440a1,32'h0);
phyinit_io_write: 0x440a1, 0x0
dwc_ddrphy_apb_wr(32'h440a2,32'h80016c91);
phyinit_io_write: 0x440a2, 0x80016c91
dwc_ddrphy_apb_wr(32'h440a3,32'h1c04);
phyinit_io_write: 0x440a3, 0x1c04
dwc_ddrphy_apb_wr(32'h440a4,32'h4000800);
phyinit_io_write: 0x440a4, 0x4000800
dwc_ddrphy_apb_wr(32'h440a5,32'h0);
phyinit_io_write: 0x440a5, 0x0
dwc_ddrphy_apb_wr(32'h440a6,32'h851);
phyinit_io_write: 0x440a6, 0x851
dwc_ddrphy_apb_wr(32'h440a7,32'h6000);
phyinit_io_write: 0x440a7, 0x6000
dwc_ddrphy_apb_wr(32'h440a8,32'h80000091);
phyinit_io_write: 0x440a8, 0x80000091
dwc_ddrphy_apb_wr(32'h440a9,32'h1c04);
phyinit_io_write: 0x440a9, 0x1c04
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched ALL enable_bits = 0x1, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h440aa,32'ha8000080);
phyinit_io_write: 0x440aa, 0xa8000080
dwc_ddrphy_apb_wr(32'h440ab,32'h1c04);
phyinit_io_write: 0x440ab, 0x1c04
dwc_ddrphy_apb_wr(32'h440ac,32'h4000800);
phyinit_io_write: 0x440ac, 0x4000800
dwc_ddrphy_apb_wr(32'h440ad,32'h0);
phyinit_io_write: 0x440ad, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h440ae,32'h1e0);
phyinit_io_write: 0x440ae, 0x1e0
dwc_ddrphy_apb_wr(32'h440af,32'h0);
phyinit_io_write: 0x440af, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h440b0,32'ha8000080);
phyinit_io_write: 0x440b0, 0xa8000080
dwc_ddrphy_apb_wr(32'h440b1,32'h1c06);
phyinit_io_write: 0x440b1, 0x1c06
dwc_ddrphy_apb_wr(32'h440b2,32'h80012880);
phyinit_io_write: 0x440b2, 0x80012880
dwc_ddrphy_apb_wr(32'h440b3,32'h1c04);
phyinit_io_write: 0x440b3, 0x1c04
dwc_ddrphy_apb_wr(32'h440b4,32'h4000400);
phyinit_io_write: 0x440b4, 0x4000400
dwc_ddrphy_apb_wr(32'h440b5,32'h0);
phyinit_io_write: 0x440b5, 0x0
dwc_ddrphy_apb_wr(32'h440b6,32'h80012c80);
phyinit_io_write: 0x440b6, 0x80012c80
dwc_ddrphy_apb_wr(32'h440b7,32'h1c04);
phyinit_io_write: 0x440b7, 0x1c04
dwc_ddrphy_apb_wr(32'h440b8,32'h4000800);
phyinit_io_write: 0x440b8, 0x4000800
dwc_ddrphy_apb_wr(32'h440b9,32'h0);
phyinit_io_write: 0x440b9, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h440ba,32'h840);
phyinit_io_write: 0x440ba, 0x840
dwc_ddrphy_apb_wr(32'h440bb,32'h6000);
phyinit_io_write: 0x440bb, 0x6000
dwc_ddrphy_apb_wr(32'h440bc,32'h80000080);
phyinit_io_write: 0x440bc, 0x80000080
dwc_ddrphy_apb_wr(32'h440bd,32'h1c04);
phyinit_io_write: 0x440bd, 0x1c04
dwc_ddrphy_apb_wr(32'h440be,32'h1e0);
phyinit_io_write: 0x440be, 0x1e0
dwc_ddrphy_apb_wr(32'h440bf,32'h0);
phyinit_io_write: 0x440bf, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h440c0,32'h80200);
phyinit_io_write: 0x440c0, 0x80200
dwc_ddrphy_apb_wr(32'h440c1,32'h400e);
phyinit_io_write: 0x440c1, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h440c2,32'h19540);
phyinit_io_write: 0x440c2, 0x19540
dwc_ddrphy_apb_wr(32'h440c3,32'h0);
phyinit_io_write: 0x440c3, 0x0
dwc_ddrphy_apb_wr(32'h440c4,32'h20200);
phyinit_io_write: 0x440c4, 0x20200
dwc_ddrphy_apb_wr(32'h440c5,32'h400e);
phyinit_io_write: 0x440c5, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h440c6,32'h19540);
phyinit_io_write: 0x440c6, 0x19540
dwc_ddrphy_apb_wr(32'h440c7,32'h0);
phyinit_io_write: 0x440c7, 0x0
dwc_ddrphy_apb_wr(32'h440c8,32'h80068200);
phyinit_io_write: 0x440c8, 0x80068200
dwc_ddrphy_apb_wr(32'h440c9,32'h400f);
phyinit_io_write: 0x440c9, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h440ca,32'h30000cc0);
phyinit_io_write: 0x440ca, 0x30000cc0
dwc_ddrphy_apb_wr(32'h440cb,32'h7c4);
phyinit_io_write: 0x440cb, 0x7c4
dwc_ddrphy_apb_wr(32'h440cc,32'h1e0);
phyinit_io_write: 0x440cc, 0x1e0
dwc_ddrphy_apb_wr(32'h440cd,32'h0);
phyinit_io_write: 0x440cd, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 116
dwc_ddrphy_apb_wr(32'h440ce,32'h100600);
phyinit_io_write: 0x440ce, 0x100600
dwc_ddrphy_apb_wr(32'h440cf,32'h10);
phyinit_io_write: 0x440cf, 0x10
dwc_ddrphy_apb_wr(32'h440d0,32'h2c0004c0);
phyinit_io_write: 0x440d0, 0x2c0004c0
dwc_ddrphy_apb_wr(32'h440d1,32'h3c0);
phyinit_io_write: 0x440d1, 0x3c0
dwc_ddrphy_apb_wr(32'h440d2,32'h8c0028a0);
phyinit_io_write: 0x440d2, 0x8c0028a0
dwc_ddrphy_apb_wr(32'h440d3,32'h17bc1);
phyinit_io_write: 0x440d3, 0x17bc1
dwc_ddrphy_apb_wr(32'h440d4,32'ha0000480);
phyinit_io_write: 0x440d4, 0xa0000480
dwc_ddrphy_apb_wr(32'h440d5,32'h2420);
phyinit_io_write: 0x440d5, 0x2420
dwc_ddrphy_apb_wr(32'h440d6,32'h4000400);
phyinit_io_write: 0x440d6, 0x4000400
dwc_ddrphy_apb_wr(32'h440d7,32'h0);
phyinit_io_write: 0x440d7, 0x0
dwc_ddrphy_apb_wr(32'h440d8,32'h8c0014a0);
phyinit_io_write: 0x440d8, 0x8c0014a0
dwc_ddrphy_apb_wr(32'h440d9,32'h143c1);
phyinit_io_write: 0x440d9, 0x143c1
dwc_ddrphy_apb_wr(32'h440da,32'ha0000080);
phyinit_io_write: 0x440da, 0xa0000080
dwc_ddrphy_apb_wr(32'h440db,32'h2420);
phyinit_io_write: 0x440db, 0x2420
dwc_ddrphy_apb_wr(32'h440dc,32'h78000480);
phyinit_io_write: 0x440dc, 0x78000480
dwc_ddrphy_apb_wr(32'h440dd,32'h3d8);
phyinit_io_write: 0x440dd, 0x3d8
dwc_ddrphy_apb_wr(32'h440de,32'h7c000480);
phyinit_io_write: 0x440de, 0x7c000480
dwc_ddrphy_apb_wr(32'h440df,32'h7f8);
phyinit_io_write: 0x440df, 0x7f8
dwc_ddrphy_apb_wr(32'h440e0,32'h8000080);
phyinit_io_write: 0x440e0, 0x8000080
dwc_ddrphy_apb_wr(32'h440e1,32'hfe0);
phyinit_io_write: 0x440e1, 0xfe0
dwc_ddrphy_apb_wr(32'h440e2,32'h8000080);
phyinit_io_write: 0x440e2, 0x8000080
dwc_ddrphy_apb_wr(32'h440e3,32'h7e0);
phyinit_io_write: 0x440e3, 0x7e0
dwc_ddrphy_apb_wr(32'h440e4,32'h80600);
phyinit_io_write: 0x440e4, 0x80600
dwc_ddrphy_apb_wr(32'h440e5,32'h8);
phyinit_io_write: 0x440e5, 0x8
dwc_ddrphy_apb_wr(32'h440e6,32'h4c0);
phyinit_io_write: 0x440e6, 0x4c0
dwc_ddrphy_apb_wr(32'h440e7,32'h14fc4);
phyinit_io_write: 0x440e7, 0x14fc4
dwc_ddrphy_apb_wr(32'h440e8,32'h4c0);
phyinit_io_write: 0x440e8, 0x4c0
dwc_ddrphy_apb_wr(32'h440e9,32'h147c4);
phyinit_io_write: 0x440e9, 0x147c4
dwc_ddrphy_apb_wr(32'h440ea,32'h2420);
phyinit_io_write: 0x440ea, 0x2420
dwc_ddrphy_apb_wr(32'h440eb,32'h0);
phyinit_io_write: 0x440eb, 0x0
dwc_ddrphy_apb_wr(32'h440ec,32'h8000480);
phyinit_io_write: 0x440ec, 0x8000480
dwc_ddrphy_apb_wr(32'h440ed,32'hfe0);
phyinit_io_write: 0x440ed, 0xfe0
dwc_ddrphy_apb_wr(32'h440ee,32'h8000480);
phyinit_io_write: 0x440ee, 0x8000480
dwc_ddrphy_apb_wr(32'h440ef,32'h7e0);
phyinit_io_write: 0x440ef, 0x7e0
dwc_ddrphy_apb_wr(32'h440f0,32'h80);
phyinit_io_write: 0x440f0, 0x80
dwc_ddrphy_apb_wr(32'h440f1,32'h14fc4);
phyinit_io_write: 0x440f1, 0x14fc4
dwc_ddrphy_apb_wr(32'h440f2,32'h80);
phyinit_io_write: 0x440f2, 0x80
dwc_ddrphy_apb_wr(32'h440f3,32'h147c4);
phyinit_io_write: 0x440f3, 0x147c4
dwc_ddrphy_apb_wr(32'h440f4,32'h78000080);
phyinit_io_write: 0x440f4, 0x78000080
dwc_ddrphy_apb_wr(32'h440f5,32'h3d8);
phyinit_io_write: 0x440f5, 0x3d8
dwc_ddrphy_apb_wr(32'h440f6,32'h7c000080);
phyinit_io_write: 0x440f6, 0x7c000080
dwc_ddrphy_apb_wr(32'h440f7,32'h7f8);
phyinit_io_write: 0x440f7, 0x7f8
dwc_ddrphy_apb_wr(32'h440f8,32'h8c002ca0);
phyinit_io_write: 0x440f8, 0x8c002ca0
dwc_ddrphy_apb_wr(32'h440f9,32'h17bc1);
phyinit_io_write: 0x440f9, 0x17bc1
dwc_ddrphy_apb_wr(32'h440fa,32'ha0000480);
phyinit_io_write: 0x440fa, 0xa0000480
dwc_ddrphy_apb_wr(32'h440fb,32'h2420);
phyinit_io_write: 0x440fb, 0x2420
dwc_ddrphy_apb_wr(32'h440fc,32'h4000400);
phyinit_io_write: 0x440fc, 0x4000400
dwc_ddrphy_apb_wr(32'h440fd,32'h0);
phyinit_io_write: 0x440fd, 0x0
dwc_ddrphy_apb_wr(32'h440fe,32'h8c0018a0);
phyinit_io_write: 0x440fe, 0x8c0018a0
dwc_ddrphy_apb_wr(32'h440ff,32'h143c1);
phyinit_io_write: 0x440ff, 0x143c1
dwc_ddrphy_apb_wr(32'h44100,32'ha0000080);
phyinit_io_write: 0x44100, 0xa0000080
dwc_ddrphy_apb_wr(32'h44101,32'h2420);
phyinit_io_write: 0x44101, 0x2420
dwc_ddrphy_apb_wr(32'h44102,32'h2c000080);
phyinit_io_write: 0x44102, 0x2c000080
dwc_ddrphy_apb_wr(32'h44103,32'h0);
phyinit_io_write: 0x44103, 0x0
dwc_ddrphy_apb_wr(32'h44104,32'h2c000080);
phyinit_io_write: 0x44104, 0x2c000080
dwc_ddrphy_apb_wr(32'h44105,32'h40);
phyinit_io_write: 0x44105, 0x40
dwc_ddrphy_apb_wr(32'h44106,32'h2c000080);
phyinit_io_write: 0x44106, 0x2c000080
dwc_ddrphy_apb_wr(32'h44107,32'h80);
phyinit_io_write: 0x44107, 0x80
dwc_ddrphy_apb_wr(32'h44108,32'h2c000080);
phyinit_io_write: 0x44108, 0x2c000080
dwc_ddrphy_apb_wr(32'h44109,32'hc0);
phyinit_io_write: 0x44109, 0xc0
dwc_ddrphy_apb_wr(32'h4410a,32'h2c000080);
phyinit_io_write: 0x4410a, 0x2c000080
dwc_ddrphy_apb_wr(32'h4410b,32'h100);
phyinit_io_write: 0x4410b, 0x100
dwc_ddrphy_apb_wr(32'h4410c,32'h2c000080);
phyinit_io_write: 0x4410c, 0x2c000080
dwc_ddrphy_apb_wr(32'h4410d,32'h140);
phyinit_io_write: 0x4410d, 0x140
dwc_ddrphy_apb_wr(32'h4410e,32'h200600);
phyinit_io_write: 0x4410e, 0x200600
dwc_ddrphy_apb_wr(32'h4410f,32'h20);
phyinit_io_write: 0x4410f, 0x20
dwc_ddrphy_apb_wr(32'h44110,32'h2c0000c0);
phyinit_io_write: 0x44110, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h44111,32'h1c0);
phyinit_io_write: 0x44111, 0x1c0
dwc_ddrphy_apb_wr(32'h44112,32'h2c0000c0);
phyinit_io_write: 0x44112, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h44113,32'h200);
phyinit_io_write: 0x44113, 0x200
dwc_ddrphy_apb_wr(32'h44114,32'h2c0000c0);
phyinit_io_write: 0x44114, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h44115,32'h240);
phyinit_io_write: 0x44115, 0x240
dwc_ddrphy_apb_wr(32'h44116,32'h2c0000c0);
phyinit_io_write: 0x44116, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h44117,32'h280);
phyinit_io_write: 0x44117, 0x280
dwc_ddrphy_apb_wr(32'h44118,32'h2c0000c0);
phyinit_io_write: 0x44118, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h44119,32'h2c0);
phyinit_io_write: 0x44119, 0x2c0
dwc_ddrphy_apb_wr(32'h4411a,32'h2c0000c0);
phyinit_io_write: 0x4411a, 0x2c0000c0
dwc_ddrphy_apb_wr(32'h4411b,32'h300);
phyinit_io_write: 0x4411b, 0x300
dwc_ddrphy_apb_wr(32'h4411c,32'hc4000880);
phyinit_io_write: 0x4411c, 0xc4000880
dwc_ddrphy_apb_wr(32'h4411d,32'h7c0);
phyinit_io_write: 0x4411d, 0x7c0
dwc_ddrphy_apb_wr(32'h4411e,32'h4000400);
phyinit_io_write: 0x4411e, 0x4000400
dwc_ddrphy_apb_wr(32'h4411f,32'h0);
phyinit_io_write: 0x4411f, 0x0
dwc_ddrphy_apb_wr(32'h44120,32'hc000480);
phyinit_io_write: 0x44120, 0xc000480
dwc_ddrphy_apb_wr(32'h44121,32'hfc4);
phyinit_io_write: 0x44121, 0xfc4
dwc_ddrphy_apb_wr(32'h44122,32'h4002000);
phyinit_io_write: 0x44122, 0x4002000
dwc_ddrphy_apb_wr(32'h44123,32'h0);
phyinit_io_write: 0x44123, 0x0
dwc_ddrphy_apb_wr(32'h44124,32'hc000480);
phyinit_io_write: 0x44124, 0xc000480
dwc_ddrphy_apb_wr(32'h44125,32'h7c4);
phyinit_io_write: 0x44125, 0x7c4
dwc_ddrphy_apb_wr(32'h44126,32'h4002000);
phyinit_io_write: 0x44126, 0x4002000
dwc_ddrphy_apb_wr(32'h44127,32'h0);
phyinit_io_write: 0x44127, 0x0
dwc_ddrphy_apb_wr(32'h44128,32'hc000080);
phyinit_io_write: 0x44128, 0xc000080
dwc_ddrphy_apb_wr(32'h44129,32'hfc4);
phyinit_io_write: 0x44129, 0xfc4
dwc_ddrphy_apb_wr(32'h4412a,32'hc000080);
phyinit_io_write: 0x4412a, 0xc000080
dwc_ddrphy_apb_wr(32'h4412b,32'h7c4);
phyinit_io_write: 0x4412b, 0x7c4
dwc_ddrphy_apb_wr(32'h4412c,32'hc4000080);
phyinit_io_write: 0x4412c, 0xc4000080
dwc_ddrphy_apb_wr(32'h4412d,32'h7c0);
phyinit_io_write: 0x4412d, 0x7c0
dwc_ddrphy_apb_wr(32'h4412e,32'h4000400);
phyinit_io_write: 0x4412e, 0x4000400
dwc_ddrphy_apb_wr(32'h4412f,32'h0);
phyinit_io_write: 0x4412f, 0x0
dwc_ddrphy_apb_wr(32'h44130,32'he0000480);
phyinit_io_write: 0x44130, 0xe0000480
dwc_ddrphy_apb_wr(32'h44131,32'h803);
phyinit_io_write: 0x44131, 0x803
dwc_ddrphy_apb_wr(32'h44132,32'h4002000);
phyinit_io_write: 0x44132, 0x4002000
dwc_ddrphy_apb_wr(32'h44133,32'h0);
phyinit_io_write: 0x44133, 0x0
dwc_ddrphy_apb_wr(32'h44134,32'h4000600);
phyinit_io_write: 0x44134, 0x4000600
dwc_ddrphy_apb_wr(32'h44135,32'h400);
phyinit_io_write: 0x44135, 0x400
dwc_ddrphy_apb_wr(32'h44136,32'h265a58c0);
phyinit_io_write: 0x44136, 0x265a58c0
dwc_ddrphy_apb_wr(32'h44137,32'h187c8);
phyinit_io_write: 0x44137, 0x187c8
dwc_ddrphy_apb_wr(32'h44138,32'h58000080);
phyinit_io_write: 0x44138, 0x58000080
dwc_ddrphy_apb_wr(32'h44139,32'h7c0);
phyinit_io_write: 0x44139, 0x7c0
dwc_ddrphy_apb_wr(32'h4413a,32'h4000400);
phyinit_io_write: 0x4413a, 0x4000400
dwc_ddrphy_apb_wr(32'h4413b,32'h0);
phyinit_io_write: 0x4413b, 0x0
dwc_ddrphy_apb_wr(32'h4413c,32'he0000080);
phyinit_io_write: 0x4413c, 0xe0000080
dwc_ddrphy_apb_wr(32'h4413d,32'h803);
phyinit_io_write: 0x4413d, 0x803
dwc_ddrphy_apb_wr(32'h4413e,32'h4002000);
phyinit_io_write: 0x4413e, 0x4002000
dwc_ddrphy_apb_wr(32'h4413f,32'h0);
phyinit_io_write: 0x4413f, 0x0
dwc_ddrphy_apb_wr(32'h44140,32'h1e0);
phyinit_io_write: 0x44140, 0x1e0
dwc_ddrphy_apb_wr(32'h44141,32'h0);
phyinit_io_write: 0x44141, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 12
dwc_ddrphy_apb_wr(32'h44142,32'h50000080);
phyinit_io_write: 0x44142, 0x50000080
dwc_ddrphy_apb_wr(32'h44143,32'h1c01);
phyinit_io_write: 0x44143, 0x1c01
dwc_ddrphy_apb_wr(32'h44144,32'h40000480);
phyinit_io_write: 0x44144, 0x40000480
dwc_ddrphy_apb_wr(32'h44145,32'h2c0c);
phyinit_io_write: 0x44145, 0x2c0c
dwc_ddrphy_apb_wr(32'h44146,32'hc4000080);
phyinit_io_write: 0x44146, 0xc4000080
dwc_ddrphy_apb_wr(32'h44147,32'h7c0);
phyinit_io_write: 0x44147, 0x7c0
dwc_ddrphy_apb_wr(32'h44148,32'h2c000080);
phyinit_io_write: 0x44148, 0x2c000080
dwc_ddrphy_apb_wr(32'h44149,32'h7c2);
phyinit_io_write: 0x44149, 0x7c2
dwc_ddrphy_apb_wr(32'h4414a,32'h80068200);
phyinit_io_write: 0x4414a, 0x80068200
dwc_ddrphy_apb_wr(32'h4414b,32'h400f);
phyinit_io_write: 0x4414b, 0x400f
dwc_ddrphy_apb_wr(32'h4414c,32'h8c200080);
phyinit_io_write: 0x4414c, 0x8c200080
dwc_ddrphy_apb_wr(32'h4414d,32'hfc2);
phyinit_io_write: 0x4414d, 0xfc2
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h4414e,32'h2b160);
phyinit_io_write: 0x4414e, 0x2b160
dwc_ddrphy_apb_wr(32'h4414f,32'h0);
phyinit_io_write: 0x4414f, 0x0
dwc_ddrphy_apb_wr(32'h44150,32'h200600);
phyinit_io_write: 0x44150, 0x200600
dwc_ddrphy_apb_wr(32'h44151,32'h20);
phyinit_io_write: 0x44151, 0x20
dwc_ddrphy_apb_wr(32'h44152,32'h880c0080);
phyinit_io_write: 0x44152, 0x880c0080
dwc_ddrphy_apb_wr(32'h44153,32'hc02);
phyinit_io_write: 0x44153, 0xc02
dwc_ddrphy_apb_wr(32'h44154,32'h880c00c0);
phyinit_io_write: 0x44154, 0x880c00c0
dwc_ddrphy_apb_wr(32'h44155,32'hc42);
phyinit_io_write: 0x44155, 0xc42
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44156,32'h2bd20);
phyinit_io_write: 0x44156, 0x2bd20
dwc_ddrphy_apb_wr(32'h44157,32'h0);
phyinit_io_write: 0x44157, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h44158,32'h200600);
phyinit_io_write: 0x44158, 0x200600
dwc_ddrphy_apb_wr(32'h44159,32'h20);
phyinit_io_write: 0x44159, 0x20
dwc_ddrphy_apb_wr(32'h4415a,32'h883c0080);
phyinit_io_write: 0x4415a, 0x883c0080
dwc_ddrphy_apb_wr(32'h4415b,32'hc02);
phyinit_io_write: 0x4415b, 0xc02
dwc_ddrphy_apb_wr(32'h4415c,32'h883c00c0);
phyinit_io_write: 0x4415c, 0x883c00c0
dwc_ddrphy_apb_wr(32'h4415d,32'hc42);
phyinit_io_write: 0x4415d, 0xc42
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 22
dwc_ddrphy_apb_wr(32'h4415e,32'h247ffc80);
phyinit_io_write: 0x4415e, 0x247ffc80
dwc_ddrphy_apb_wr(32'h4415f,32'h7c2);
phyinit_io_write: 0x4415f, 0x7c2
dwc_ddrphy_apb_wr(32'h44160,32'h281ffc80);
phyinit_io_write: 0x44160, 0x281ffc80
dwc_ddrphy_apb_wr(32'h44161,32'h7c2);
phyinit_io_write: 0x44161, 0x7c2
dwc_ddrphy_apb_wr(32'h44162,32'h4000400);
phyinit_io_write: 0x44162, 0x4000400
dwc_ddrphy_apb_wr(32'h44163,32'h0);
phyinit_io_write: 0x44163, 0x0
dwc_ddrphy_apb_wr(32'h44164,32'h800c0080);
phyinit_io_write: 0x44164, 0x800c0080
dwc_ddrphy_apb_wr(32'h44165,32'hfc2);
phyinit_io_write: 0x44165, 0xfc2
dwc_ddrphy_apb_wr(32'h44166,32'h4000800);
phyinit_io_write: 0x44166, 0x4000800
dwc_ddrphy_apb_wr(32'h44167,32'h0);
phyinit_io_write: 0x44167, 0x0
dwc_ddrphy_apb_wr(32'h44168,32'h98000480);
phyinit_io_write: 0x44168, 0x98000480
dwc_ddrphy_apb_wr(32'h44169,32'hfc2);
phyinit_io_write: 0x44169, 0xfc2
dwc_ddrphy_apb_wr(32'h4416a,32'h28000480);
phyinit_io_write: 0x4416a, 0x28000480
dwc_ddrphy_apb_wr(32'h4416b,32'hfc0);
phyinit_io_write: 0x4416b, 0xfc0
dwc_ddrphy_apb_wr(32'h4416c,32'h4001000);
phyinit_io_write: 0x4416c, 0x4001000
dwc_ddrphy_apb_wr(32'h4416d,32'h0);
phyinit_io_write: 0x4416d, 0x0
dwc_ddrphy_apb_wr(32'h4416e,32'h80fffc80);
phyinit_io_write: 0x4416e, 0x80fffc80
dwc_ddrphy_apb_wr(32'h4416f,32'hfc2);
phyinit_io_write: 0x4416f, 0xfc2
dwc_ddrphy_apb_wr(32'h44170,32'h30000080);
phyinit_io_write: 0x44170, 0x30000080
dwc_ddrphy_apb_wr(32'h44171,32'h7c4);
phyinit_io_write: 0x44171, 0x7c4
dwc_ddrphy_apb_wr(32'h44172,32'h10600);
phyinit_io_write: 0x44172, 0x10600
dwc_ddrphy_apb_wr(32'h44173,32'h1);
phyinit_io_write: 0x44173, 0x1
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44174,32'h2f540);
phyinit_io_write: 0x44174, 0x2f540
dwc_ddrphy_apb_wr(32'h44175,32'h0);
phyinit_io_write: 0x44175, 0x0
dwc_ddrphy_apb_wr(32'h44176,32'h80068200);
phyinit_io_write: 0x44176, 0x80068200
dwc_ddrphy_apb_wr(32'h44177,32'h400f);
phyinit_io_write: 0x44177, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44178,32'h2f960);
phyinit_io_write: 0x44178, 0x2f960
dwc_ddrphy_apb_wr(32'h44179,32'h0);
phyinit_io_write: 0x44179, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4417a,32'h181c0);
phyinit_io_write: 0x4417a, 0x181c0
dwc_ddrphy_apb_wr(32'h4417b,32'h0);
phyinit_io_write: 0x4417b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 26
dwc_ddrphy_apb_wr(32'h4417c,32'he0000480);
phyinit_io_write: 0x4417c, 0xe0000480
dwc_ddrphy_apb_wr(32'h4417d,32'h803);
phyinit_io_write: 0x4417d, 0x803
dwc_ddrphy_apb_wr(32'h4417e,32'h4001c00);
phyinit_io_write: 0x4417e, 0x4001c00
dwc_ddrphy_apb_wr(32'h4417f,32'h0);
phyinit_io_write: 0x4417f, 0x0
dwc_ddrphy_apb_wr(32'h44180,32'h28000080);
phyinit_io_write: 0x44180, 0x28000080
dwc_ddrphy_apb_wr(32'h44181,32'hfc0);
phyinit_io_write: 0x44181, 0xfc0
dwc_ddrphy_apb_wr(32'h44182,32'h88000480);
phyinit_io_write: 0x44182, 0x88000480
dwc_ddrphy_apb_wr(32'h44183,32'h802);
phyinit_io_write: 0x44183, 0x802
dwc_ddrphy_apb_wr(32'h44184,32'h4000400);
phyinit_io_write: 0x44184, 0x4000400
dwc_ddrphy_apb_wr(32'h44185,32'h0);
phyinit_io_write: 0x44185, 0x0
dwc_ddrphy_apb_wr(32'h44186,32'h5c000080);
phyinit_io_write: 0x44186, 0x5c000080
dwc_ddrphy_apb_wr(32'h44187,32'h7c2);
phyinit_io_write: 0x44187, 0x7c2
dwc_ddrphy_apb_wr(32'h44188,32'h2c001880);
phyinit_io_write: 0x44188, 0x2c001880
dwc_ddrphy_apb_wr(32'h44189,32'h3bc1);
phyinit_io_write: 0x44189, 0x3bc1
dwc_ddrphy_apb_wr(32'h4418a,32'h18001880);
phyinit_io_write: 0x4418a, 0x18001880
dwc_ddrphy_apb_wr(32'h4418b,32'h3bc1);
phyinit_io_write: 0x4418b, 0x3bc1
dwc_ddrphy_apb_wr(32'h4418c,32'h1c001880);
phyinit_io_write: 0x4418c, 0x1c001880
dwc_ddrphy_apb_wr(32'h4418d,32'h3bc1);
phyinit_io_write: 0x4418d, 0x3bc1
dwc_ddrphy_apb_wr(32'h4418e,32'h20001880);
phyinit_io_write: 0x4418e, 0x20001880
dwc_ddrphy_apb_wr(32'h4418f,32'h3bc1);
phyinit_io_write: 0x4418f, 0x3bc1
dwc_ddrphy_apb_wr(32'h44190,32'h24001880);
phyinit_io_write: 0x44190, 0x24001880
dwc_ddrphy_apb_wr(32'h44191,32'h3bc1);
phyinit_io_write: 0x44191, 0x3bc1
dwc_ddrphy_apb_wr(32'h44192,32'h28001880);
phyinit_io_write: 0x44192, 0x28001880
dwc_ddrphy_apb_wr(32'h44193,32'h3bc1);
phyinit_io_write: 0x44193, 0x3bc1
dwc_ddrphy_apb_wr(32'h44194,32'h20200);
phyinit_io_write: 0x44194, 0x20200
dwc_ddrphy_apb_wr(32'h44195,32'h400e);
phyinit_io_write: 0x44195, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44196,32'h35d40);
phyinit_io_write: 0x44196, 0x35d40
dwc_ddrphy_apb_wr(32'h44197,32'h0);
phyinit_io_write: 0x44197, 0x0
dwc_ddrphy_apb_wr(32'h44198,32'h40004600);
phyinit_io_write: 0x44198, 0x40004600
dwc_ddrphy_apb_wr(32'h44199,32'h0);
phyinit_io_write: 0x44199, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h4419a,32'h34940);
phyinit_io_write: 0x4419a, 0x34940
dwc_ddrphy_apb_wr(32'h4419b,32'h0);
phyinit_io_write: 0x4419b, 0x0
dwc_ddrphy_apb_wr(32'h4419c,32'h4000900);
phyinit_io_write: 0x4419c, 0x4000900
dwc_ddrphy_apb_wr(32'h4419d,32'h1a420);
phyinit_io_write: 0x4419d, 0x1a420
dwc_ddrphy_apb_wr(32'h4419e,32'h4001000);
phyinit_io_write: 0x4419e, 0x4001000
dwc_ddrphy_apb_wr(32'h4419f,32'h0);
phyinit_io_write: 0x4419f, 0x0
dwc_ddrphy_apb_wr(32'h441a0,32'h40004a00);
phyinit_io_write: 0x441a0, 0x40004a00
dwc_ddrphy_apb_wr(32'h441a1,32'h0);
phyinit_io_write: 0x441a1, 0x0
dwc_ddrphy_apb_wr(32'h441a2,32'hc0010e0);
phyinit_io_write: 0x441a2, 0xc0010e0
dwc_ddrphy_apb_wr(32'h441a3,32'h1800);
phyinit_io_write: 0x441a3, 0x1800
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h441a4,32'hc0000c0);
phyinit_io_write: 0x441a4, 0xc0000c0
dwc_ddrphy_apb_wr(32'h441a5,32'h1800);
phyinit_io_write: 0x441a5, 0x1800
dwc_ddrphy_apb_wr(32'h441a6,32'h4000480);
phyinit_io_write: 0x441a6, 0x4000480
dwc_ddrphy_apb_wr(32'h441a7,32'h1800);
phyinit_io_write: 0x441a7, 0x1800
dwc_ddrphy_apb_wr(32'h441a8,32'h4000800);
phyinit_io_write: 0x441a8, 0x4000800
dwc_ddrphy_apb_wr(32'h441a9,32'h0);
phyinit_io_write: 0x441a9, 0x0
dwc_ddrphy_apb_wr(32'h441aa,32'h8000480);
phyinit_io_write: 0x441aa, 0x8000480
dwc_ddrphy_apb_wr(32'h441ab,32'h1800);
phyinit_io_write: 0x441ab, 0x1800
dwc_ddrphy_apb_wr(32'h441ac,32'h4000800);
phyinit_io_write: 0x441ac, 0x4000800
dwc_ddrphy_apb_wr(32'h441ad,32'h0);
phyinit_io_write: 0x441ad, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h441ae,32'h1e0);
phyinit_io_write: 0x441ae, 0x1e0
dwc_ddrphy_apb_wr(32'h441af,32'h0);
phyinit_io_write: 0x441af, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h441b0,32'h9c000cb1);
phyinit_io_write: 0x441b0, 0x9c000cb1
dwc_ddrphy_apb_wr(32'h441b1,32'h1c01);
phyinit_io_write: 0x441b1, 0x1c01
dwc_ddrphy_apb_wr(32'h441b2,32'h9c0010b1);
phyinit_io_write: 0x441b2, 0x9c0010b1
dwc_ddrphy_apb_wr(32'h441b3,32'h1c03);
phyinit_io_write: 0x441b3, 0x1c03
dwc_ddrphy_apb_wr(32'h441b4,32'h24000091);
phyinit_io_write: 0x441b4, 0x24000091
dwc_ddrphy_apb_wr(32'h441b5,32'h1c01);
phyinit_io_write: 0x441b5, 0x1c01
dwc_ddrphy_apb_wr(32'h441b6,32'h51);
phyinit_io_write: 0x441b6, 0x51
dwc_ddrphy_apb_wr(32'h441b7,32'h4000);
phyinit_io_write: 0x441b7, 0x4000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h441b8,32'h38531);
phyinit_io_write: 0x441b8, 0x38531
dwc_ddrphy_apb_wr(32'h441b9,32'h0);
phyinit_io_write: 0x441b9, 0x0
dwc_ddrphy_apb_wr(32'h441ba,32'h40001a01);
phyinit_io_write: 0x441ba, 0x40001a01
dwc_ddrphy_apb_wr(32'h441bb,32'h0);
phyinit_io_write: 0x441bb, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h441bc,32'h38561);
phyinit_io_write: 0x441bc, 0x38561
dwc_ddrphy_apb_wr(32'h441bd,32'h0);
phyinit_io_write: 0x441bd, 0x0
dwc_ddrphy_apb_wr(32'h441be,32'h24000081);
phyinit_io_write: 0x441be, 0x24000081
dwc_ddrphy_apb_wr(32'h441bf,32'h1c01);
phyinit_io_write: 0x441bf, 0x1c01
dwc_ddrphy_apb_wr(32'h441c0,32'h41);
phyinit_io_write: 0x441c0, 0x41
dwc_ddrphy_apb_wr(32'h441c1,32'h4000);
phyinit_io_write: 0x441c1, 0x4000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h441c2,32'h1e0);
phyinit_io_write: 0x441c2, 0x1e0
dwc_ddrphy_apb_wr(32'h441c3,32'h0);
phyinit_io_write: 0x441c3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h441c4,32'h84000900);
phyinit_io_write: 0x441c4, 0x84000900
dwc_ddrphy_apb_wr(32'h441c5,32'h241c);
phyinit_io_write: 0x441c5, 0x241c
dwc_ddrphy_apb_wr(32'h441c6,32'hc0014200);
phyinit_io_write: 0x441c6, 0xc0014200
dwc_ddrphy_apb_wr(32'h441c7,32'hc001);
phyinit_io_write: 0x441c7, 0xc001
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h441c8,32'h39d40);
phyinit_io_write: 0x441c8, 0x39d40
dwc_ddrphy_apb_wr(32'h441c9,32'h0);
phyinit_io_write: 0x441c9, 0x0
dwc_ddrphy_apb_wr(32'h441ca,32'h4001000);
phyinit_io_write: 0x441ca, 0x4001000
dwc_ddrphy_apb_wr(32'h441cb,32'h0);
phyinit_io_write: 0x441cb, 0x0
dwc_ddrphy_apb_wr(32'h441cc,32'h2c0008a0);
phyinit_io_write: 0x441cc, 0x2c0008a0
dwc_ddrphy_apb_wr(32'h441cd,32'h802);
phyinit_io_write: 0x441cd, 0x802
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h441ce,32'h1e0);
phyinit_io_write: 0x441ce, 0x1e0
dwc_ddrphy_apb_wr(32'h441cf,32'h0);
phyinit_io_write: 0x441cf, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h441d0,32'h40000480);
phyinit_io_write: 0x441d0, 0x40000480
dwc_ddrphy_apb_wr(32'h441d1,32'h2c0c);
phyinit_io_write: 0x441d1, 0x2c0c
dwc_ddrphy_apb_wr(32'h441d2,32'h4000400);
phyinit_io_write: 0x441d2, 0x4000400
dwc_ddrphy_apb_wr(32'h441d3,32'h0);
phyinit_io_write: 0x441d3, 0x0
dwc_ddrphy_apb_wr(32'h441d4,32'h4000080);
phyinit_io_write: 0x441d4, 0x4000080
dwc_ddrphy_apb_wr(32'h441d5,32'h2c00);
phyinit_io_write: 0x441d5, 0x2c00
dwc_ddrphy_apb_wr(32'h441d6,32'h4000400);
phyinit_io_write: 0x441d6, 0x4000400
dwc_ddrphy_apb_wr(32'h441d7,32'h0);
phyinit_io_write: 0x441d7, 0x0
dwc_ddrphy_apb_wr(32'h441d8,32'h20200);
phyinit_io_write: 0x441d8, 0x20200
dwc_ddrphy_apb_wr(32'h441d9,32'h400e);
phyinit_io_write: 0x441d9, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h441da,32'h43540);
phyinit_io_write: 0x441da, 0x43540
dwc_ddrphy_apb_wr(32'h441db,32'h0);
phyinit_io_write: 0x441db, 0x0
dwc_ddrphy_apb_wr(32'h441dc,32'h40004600);
phyinit_io_write: 0x441dc, 0x40004600
dwc_ddrphy_apb_wr(32'h441dd,32'h0);
phyinit_io_write: 0x441dd, 0x0
dwc_ddrphy_apb_wr(32'h441de,32'h40004c0);
phyinit_io_write: 0x441de, 0x40004c0
dwc_ddrphy_apb_wr(32'h441df,32'h1800);
phyinit_io_write: 0x441df, 0x1800
dwc_ddrphy_apb_wr(32'h441e0,32'h80004c0);
phyinit_io_write: 0x441e0, 0x80004c0
dwc_ddrphy_apb_wr(32'h441e1,32'h1800);
phyinit_io_write: 0x441e1, 0x1800
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 22
dwc_ddrphy_apb_wr(32'h441e2,32'h43540);
phyinit_io_write: 0x441e2, 0x43540
dwc_ddrphy_apb_wr(32'h441e3,32'h0);
phyinit_io_write: 0x441e3, 0x0
dwc_ddrphy_apb_wr(32'h441e4,32'h8000080);
phyinit_io_write: 0x441e4, 0x8000080
dwc_ddrphy_apb_wr(32'h441e5,32'h1800);
phyinit_io_write: 0x441e5, 0x1800
dwc_ddrphy_apb_wr(32'h441e6,32'h4000400);
phyinit_io_write: 0x441e6, 0x4000400
dwc_ddrphy_apb_wr(32'h441e7,32'h0);
phyinit_io_write: 0x441e7, 0x0
dwc_ddrphy_apb_wr(32'h441e8,32'h4000080);
phyinit_io_write: 0x441e8, 0x4000080
dwc_ddrphy_apb_wr(32'h441e9,32'h1800);
phyinit_io_write: 0x441e9, 0x1800
dwc_ddrphy_apb_wr(32'h441ea,32'h81);
phyinit_io_write: 0x441ea, 0x81
dwc_ddrphy_apb_wr(32'h441eb,32'h1800);
phyinit_io_write: 0x441eb, 0x1800
dwc_ddrphy_apb_wr(32'h441ec,32'h4000400);
phyinit_io_write: 0x441ec, 0x4000400
dwc_ddrphy_apb_wr(32'h441ed,32'h0);
phyinit_io_write: 0x441ed, 0x0
dwc_ddrphy_apb_wr(32'h441ee,32'h88000480);
phyinit_io_write: 0x441ee, 0x88000480
dwc_ddrphy_apb_wr(32'h441ef,32'h802);
phyinit_io_write: 0x441ef, 0x802
dwc_ddrphy_apb_wr(32'h441f0,32'h4000800);
phyinit_io_write: 0x441f0, 0x4000800
dwc_ddrphy_apb_wr(32'h441f1,32'h0);
phyinit_io_write: 0x441f1, 0x0
dwc_ddrphy_apb_wr(32'h441f2,32'hc000900);
phyinit_io_write: 0x441f2, 0xc000900
dwc_ddrphy_apb_wr(32'h441f3,32'h1800);
phyinit_io_write: 0x441f3, 0x1800
dwc_ddrphy_apb_wr(32'h441f4,32'h4001000);
phyinit_io_write: 0x441f4, 0x4001000
dwc_ddrphy_apb_wr(32'h441f5,32'h0);
phyinit_io_write: 0x441f5, 0x0
dwc_ddrphy_apb_wr(32'h441f6,32'h10a00);
phyinit_io_write: 0x441f6, 0x10a00
dwc_ddrphy_apb_wr(32'h441f7,32'h1);
phyinit_io_write: 0x441f7, 0x1
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 14
dwc_ddrphy_apb_wr(32'h441f8,32'h41140);
phyinit_io_write: 0x441f8, 0x41140
dwc_ddrphy_apb_wr(32'h441f9,32'h0);
phyinit_io_write: 0x441f9, 0x0
dwc_ddrphy_apb_wr(32'h441fa,32'hc000c80);
phyinit_io_write: 0x441fa, 0xc000c80
dwc_ddrphy_apb_wr(32'h441fb,32'h1800);
phyinit_io_write: 0x441fb, 0x1800
dwc_ddrphy_apb_wr(32'h441fc,32'h20);
phyinit_io_write: 0x441fc, 0x20
dwc_ddrphy_apb_wr(32'h441fd,32'h0);
phyinit_io_write: 0x441fd, 0x0
dwc_ddrphy_apb_wr(32'h441fe,32'h20);
phyinit_io_write: 0x441fe, 0x20
dwc_ddrphy_apb_wr(32'h441ff,32'h0);
phyinit_io_write: 0x441ff, 0x0
dwc_ddrphy_apb_wr(32'h44200,32'hc000880);
phyinit_io_write: 0x44200, 0xc000880
dwc_ddrphy_apb_wr(32'h44201,32'h1800);
phyinit_io_write: 0x44201, 0x1800
dwc_ddrphy_apb_wr(32'h44202,32'h20);
phyinit_io_write: 0x44202, 0x20
dwc_ddrphy_apb_wr(32'h44203,32'h0);
phyinit_io_write: 0x44203, 0x0
dwc_ddrphy_apb_wr(32'h44204,32'hc000080);
phyinit_io_write: 0x44204, 0xc000080
dwc_ddrphy_apb_wr(32'h44205,32'h1800);
phyinit_io_write: 0x44205, 0x1800
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44206,32'h43920);
phyinit_io_write: 0x44206, 0x43920
dwc_ddrphy_apb_wr(32'h44207,32'h0);
phyinit_io_write: 0x44207, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 16
dwc_ddrphy_apb_wr(32'h44208,32'hc001c80);
phyinit_io_write: 0x44208, 0xc001c80
dwc_ddrphy_apb_wr(32'h44209,32'h1800);
phyinit_io_write: 0x44209, 0x1800
dwc_ddrphy_apb_wr(32'h4420a,32'h1020);
phyinit_io_write: 0x4420a, 0x1020
dwc_ddrphy_apb_wr(32'h4420b,32'h0);
phyinit_io_write: 0x4420b, 0x0
dwc_ddrphy_apb_wr(32'h4420c,32'h1020);
phyinit_io_write: 0x4420c, 0x1020
dwc_ddrphy_apb_wr(32'h4420d,32'h0);
phyinit_io_write: 0x4420d, 0x0
dwc_ddrphy_apb_wr(32'h4420e,32'hc001880);
phyinit_io_write: 0x4420e, 0xc001880
dwc_ddrphy_apb_wr(32'h4420f,32'h1800);
phyinit_io_write: 0x4420f, 0x1800
dwc_ddrphy_apb_wr(32'h44210,32'h1020);
phyinit_io_write: 0x44210, 0x1020
dwc_ddrphy_apb_wr(32'h44211,32'h0);
phyinit_io_write: 0x44211, 0x0
dwc_ddrphy_apb_wr(32'h44212,32'h1020);
phyinit_io_write: 0x44212, 0x1020
dwc_ddrphy_apb_wr(32'h44213,32'h0);
phyinit_io_write: 0x44213, 0x0
dwc_ddrphy_apb_wr(32'h44214,32'h1020);
phyinit_io_write: 0x44214, 0x1020
dwc_ddrphy_apb_wr(32'h44215,32'h0);
phyinit_io_write: 0x44215, 0x0
dwc_ddrphy_apb_wr(32'h44216,32'hc001080);
phyinit_io_write: 0x44216, 0xc001080
dwc_ddrphy_apb_wr(32'h44217,32'h1800);
phyinit_io_write: 0x44217, 0x1800
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44218,32'h43920);
phyinit_io_write: 0x44218, 0x43920
dwc_ddrphy_apb_wr(32'h44219,32'h0);
phyinit_io_write: 0x44219, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4421a,32'h80);
phyinit_io_write: 0x4421a, 0x80
dwc_ddrphy_apb_wr(32'h4421b,32'h1800);
phyinit_io_write: 0x4421b, 0x1800
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4421c,32'h200600);
phyinit_io_write: 0x4421c, 0x200600
dwc_ddrphy_apb_wr(32'h4421d,32'h20);
phyinit_io_write: 0x4421d, 0x20
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 36
dwc_ddrphy_apb_wr(32'h4421e,32'h48960);
phyinit_io_write: 0x4421e, 0x48960
dwc_ddrphy_apb_wr(32'h4421f,32'h0);
phyinit_io_write: 0x4421f, 0x0
dwc_ddrphy_apb_wr(32'h44220,32'h18000080);
phyinit_io_write: 0x44220, 0x18000080
dwc_ddrphy_apb_wr(32'h44221,32'h3bc1);
phyinit_io_write: 0x44221, 0x3bc1
dwc_ddrphy_apb_wr(32'h44222,32'h1c000080);
phyinit_io_write: 0x44222, 0x1c000080
dwc_ddrphy_apb_wr(32'h44223,32'h3bc1);
phyinit_io_write: 0x44223, 0x3bc1
dwc_ddrphy_apb_wr(32'h44224,32'h20000080);
phyinit_io_write: 0x44224, 0x20000080
dwc_ddrphy_apb_wr(32'h44225,32'h3bc1);
phyinit_io_write: 0x44225, 0x3bc1
dwc_ddrphy_apb_wr(32'h44226,32'h24000080);
phyinit_io_write: 0x44226, 0x24000080
dwc_ddrphy_apb_wr(32'h44227,32'h3bc1);
phyinit_io_write: 0x44227, 0x3bc1
dwc_ddrphy_apb_wr(32'h44228,32'h28000080);
phyinit_io_write: 0x44228, 0x28000080
dwc_ddrphy_apb_wr(32'h44229,32'h3bc1);
phyinit_io_write: 0x44229, 0x3bc1
dwc_ddrphy_apb_wr(32'h4422a,32'h2c000880);
phyinit_io_write: 0x4422a, 0x2c000880
dwc_ddrphy_apb_wr(32'h4422b,32'h3801);
phyinit_io_write: 0x4422b, 0x3801
dwc_ddrphy_apb_wr(32'h4422c,32'h2c001080);
phyinit_io_write: 0x4422c, 0x2c001080
dwc_ddrphy_apb_wr(32'h4422d,32'h3841);
phyinit_io_write: 0x4422d, 0x3841
dwc_ddrphy_apb_wr(32'h4422e,32'h2c000880);
phyinit_io_write: 0x4422e, 0x2c000880
dwc_ddrphy_apb_wr(32'h4422f,32'h3881);
phyinit_io_write: 0x4422f, 0x3881
dwc_ddrphy_apb_wr(32'h44230,32'h2c001080);
phyinit_io_write: 0x44230, 0x2c001080
dwc_ddrphy_apb_wr(32'h44231,32'h38c1);
phyinit_io_write: 0x44231, 0x38c1
dwc_ddrphy_apb_wr(32'h44232,32'h2c000880);
phyinit_io_write: 0x44232, 0x2c000880
dwc_ddrphy_apb_wr(32'h44233,32'h3901);
phyinit_io_write: 0x44233, 0x3901
dwc_ddrphy_apb_wr(32'h44234,32'h2c001080);
phyinit_io_write: 0x44234, 0x2c001080
dwc_ddrphy_apb_wr(32'h44235,32'h3941);
phyinit_io_write: 0x44235, 0x3941
dwc_ddrphy_apb_wr(32'h44236,32'h2c000880);
phyinit_io_write: 0x44236, 0x2c000880
dwc_ddrphy_apb_wr(32'h44237,32'h3981);
phyinit_io_write: 0x44237, 0x3981
dwc_ddrphy_apb_wr(32'h44238,32'h2c001080);
phyinit_io_write: 0x44238, 0x2c001080
dwc_ddrphy_apb_wr(32'h44239,32'h39c1);
phyinit_io_write: 0x44239, 0x39c1
dwc_ddrphy_apb_wr(32'h4423a,32'h58000080);
phyinit_io_write: 0x4423a, 0x58000080
dwc_ddrphy_apb_wr(32'h4423b,32'h3cf);
phyinit_io_write: 0x4423b, 0x3cf
dwc_ddrphy_apb_wr(32'h4423c,32'h5c000080);
phyinit_io_write: 0x4423c, 0x5c000080
dwc_ddrphy_apb_wr(32'h4423d,32'h3cf);
phyinit_io_write: 0x4423d, 0x3cf
dwc_ddrphy_apb_wr(32'h4423e,32'h5c000880);
phyinit_io_write: 0x4423e, 0x5c000880
dwc_ddrphy_apb_wr(32'h4423f,32'hcf);
phyinit_io_write: 0x4423f, 0xcf
dwc_ddrphy_apb_wr(32'h44240,32'h5c000880);
phyinit_io_write: 0x44240, 0x5c000880
dwc_ddrphy_apb_wr(32'h44241,32'h28f);
phyinit_io_write: 0x44241, 0x28f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44242,32'h50d20);
phyinit_io_write: 0x44242, 0x50d20
dwc_ddrphy_apb_wr(32'h44243,32'h0);
phyinit_io_write: 0x44243, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 66
dwc_ddrphy_apb_wr(32'h44244,32'h18000080);
phyinit_io_write: 0x44244, 0x18000080
dwc_ddrphy_apb_wr(32'h44245,32'h3801);
phyinit_io_write: 0x44245, 0x3801
dwc_ddrphy_apb_wr(32'h44246,32'h18000080);
phyinit_io_write: 0x44246, 0x18000080
dwc_ddrphy_apb_wr(32'h44247,32'h3841);
phyinit_io_write: 0x44247, 0x3841
dwc_ddrphy_apb_wr(32'h44248,32'h18000080);
phyinit_io_write: 0x44248, 0x18000080
dwc_ddrphy_apb_wr(32'h44249,32'h3881);
phyinit_io_write: 0x44249, 0x3881
dwc_ddrphy_apb_wr(32'h4424a,32'h18000080);
phyinit_io_write: 0x4424a, 0x18000080
dwc_ddrphy_apb_wr(32'h4424b,32'h38c1);
phyinit_io_write: 0x4424b, 0x38c1
dwc_ddrphy_apb_wr(32'h4424c,32'h1c000080);
phyinit_io_write: 0x4424c, 0x1c000080
dwc_ddrphy_apb_wr(32'h4424d,32'h3801);
phyinit_io_write: 0x4424d, 0x3801
dwc_ddrphy_apb_wr(32'h4424e,32'h1c000080);
phyinit_io_write: 0x4424e, 0x1c000080
dwc_ddrphy_apb_wr(32'h4424f,32'h3841);
phyinit_io_write: 0x4424f, 0x3841
dwc_ddrphy_apb_wr(32'h44250,32'h1c000080);
phyinit_io_write: 0x44250, 0x1c000080
dwc_ddrphy_apb_wr(32'h44251,32'h3881);
phyinit_io_write: 0x44251, 0x3881
dwc_ddrphy_apb_wr(32'h44252,32'h1c000080);
phyinit_io_write: 0x44252, 0x1c000080
dwc_ddrphy_apb_wr(32'h44253,32'h38c1);
phyinit_io_write: 0x44253, 0x38c1
dwc_ddrphy_apb_wr(32'h44254,32'h20000080);
phyinit_io_write: 0x44254, 0x20000080
dwc_ddrphy_apb_wr(32'h44255,32'h3801);
phyinit_io_write: 0x44255, 0x3801
dwc_ddrphy_apb_wr(32'h44256,32'h20000080);
phyinit_io_write: 0x44256, 0x20000080
dwc_ddrphy_apb_wr(32'h44257,32'h3841);
phyinit_io_write: 0x44257, 0x3841
dwc_ddrphy_apb_wr(32'h44258,32'h20000080);
phyinit_io_write: 0x44258, 0x20000080
dwc_ddrphy_apb_wr(32'h44259,32'h3881);
phyinit_io_write: 0x44259, 0x3881
dwc_ddrphy_apb_wr(32'h4425a,32'h20000080);
phyinit_io_write: 0x4425a, 0x20000080
dwc_ddrphy_apb_wr(32'h4425b,32'h38c1);
phyinit_io_write: 0x4425b, 0x38c1
dwc_ddrphy_apb_wr(32'h4425c,32'h24000080);
phyinit_io_write: 0x4425c, 0x24000080
dwc_ddrphy_apb_wr(32'h4425d,32'h3801);
phyinit_io_write: 0x4425d, 0x3801
dwc_ddrphy_apb_wr(32'h4425e,32'h24000080);
phyinit_io_write: 0x4425e, 0x24000080
dwc_ddrphy_apb_wr(32'h4425f,32'h3841);
phyinit_io_write: 0x4425f, 0x3841
dwc_ddrphy_apb_wr(32'h44260,32'h24000080);
phyinit_io_write: 0x44260, 0x24000080
dwc_ddrphy_apb_wr(32'h44261,32'h3881);
phyinit_io_write: 0x44261, 0x3881
dwc_ddrphy_apb_wr(32'h44262,32'h24000080);
phyinit_io_write: 0x44262, 0x24000080
dwc_ddrphy_apb_wr(32'h44263,32'h38c1);
phyinit_io_write: 0x44263, 0x38c1
dwc_ddrphy_apb_wr(32'h44264,32'h28000080);
phyinit_io_write: 0x44264, 0x28000080
dwc_ddrphy_apb_wr(32'h44265,32'h3841);
phyinit_io_write: 0x44265, 0x3841
dwc_ddrphy_apb_wr(32'h44266,32'h28000080);
phyinit_io_write: 0x44266, 0x28000080
dwc_ddrphy_apb_wr(32'h44267,32'h38c1);
phyinit_io_write: 0x44267, 0x38c1
dwc_ddrphy_apb_wr(32'h44268,32'h2c000880);
phyinit_io_write: 0x44268, 0x2c000880
dwc_ddrphy_apb_wr(32'h44269,32'h3801);
phyinit_io_write: 0x44269, 0x3801
dwc_ddrphy_apb_wr(32'h4426a,32'h2c001080);
phyinit_io_write: 0x4426a, 0x2c001080
dwc_ddrphy_apb_wr(32'h4426b,32'h3841);
phyinit_io_write: 0x4426b, 0x3841
dwc_ddrphy_apb_wr(32'h4426c,32'h2c000880);
phyinit_io_write: 0x4426c, 0x2c000880
dwc_ddrphy_apb_wr(32'h4426d,32'h3881);
phyinit_io_write: 0x4426d, 0x3881
dwc_ddrphy_apb_wr(32'h4426e,32'h2c001080);
phyinit_io_write: 0x4426e, 0x2c001080
dwc_ddrphy_apb_wr(32'h4426f,32'h38c1);
phyinit_io_write: 0x4426f, 0x38c1
dwc_ddrphy_apb_wr(32'h44270,32'h58000080);
phyinit_io_write: 0x44270, 0x58000080
dwc_ddrphy_apb_wr(32'h44271,32'hf);
phyinit_io_write: 0x44271, 0xf
dwc_ddrphy_apb_wr(32'h44272,32'h5c000080);
phyinit_io_write: 0x44272, 0x5c000080
dwc_ddrphy_apb_wr(32'h44273,32'hf);
phyinit_io_write: 0x44273, 0xf
dwc_ddrphy_apb_wr(32'h44274,32'h58000080);
phyinit_io_write: 0x44274, 0x58000080
dwc_ddrphy_apb_wr(32'h44275,32'h4f);
phyinit_io_write: 0x44275, 0x4f
dwc_ddrphy_apb_wr(32'h44276,32'h5c000080);
phyinit_io_write: 0x44276, 0x5c000080
dwc_ddrphy_apb_wr(32'h44277,32'h4f);
phyinit_io_write: 0x44277, 0x4f
dwc_ddrphy_apb_wr(32'h44278,32'h58000080);
phyinit_io_write: 0x44278, 0x58000080
dwc_ddrphy_apb_wr(32'h44279,32'h8f);
phyinit_io_write: 0x44279, 0x8f
dwc_ddrphy_apb_wr(32'h4427a,32'h5c000080);
phyinit_io_write: 0x4427a, 0x5c000080
dwc_ddrphy_apb_wr(32'h4427b,32'h8f);
phyinit_io_write: 0x4427b, 0x8f
dwc_ddrphy_apb_wr(32'h4427c,32'h58000080);
phyinit_io_write: 0x4427c, 0x58000080
dwc_ddrphy_apb_wr(32'h4427d,32'hcf);
phyinit_io_write: 0x4427d, 0xcf
dwc_ddrphy_apb_wr(32'h4427e,32'h58000080);
phyinit_io_write: 0x4427e, 0x58000080
dwc_ddrphy_apb_wr(32'h4427f,32'h10f);
phyinit_io_write: 0x4427f, 0x10f
dwc_ddrphy_apb_wr(32'h44280,32'h5c000080);
phyinit_io_write: 0x44280, 0x5c000080
dwc_ddrphy_apb_wr(32'h44281,32'h10f);
phyinit_io_write: 0x44281, 0x10f
dwc_ddrphy_apb_wr(32'h44282,32'h58000080);
phyinit_io_write: 0x44282, 0x58000080
dwc_ddrphy_apb_wr(32'h44283,32'h14f);
phyinit_io_write: 0x44283, 0x14f
dwc_ddrphy_apb_wr(32'h44284,32'h5c000080);
phyinit_io_write: 0x44284, 0x5c000080
dwc_ddrphy_apb_wr(32'h44285,32'h14f);
phyinit_io_write: 0x44285, 0x14f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44286,32'h20000080);
phyinit_io_write: 0x44286, 0x20000080
dwc_ddrphy_apb_wr(32'h44287,32'h2bcc);
phyinit_io_write: 0x44287, 0x2bcc
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44288,32'h51d31);
phyinit_io_write: 0x44288, 0x51d31
dwc_ddrphy_apb_wr(32'h44289,32'h0);
phyinit_io_write: 0x44289, 0x0
dwc_ddrphy_apb_wr(32'h4428a,32'h40001a00);
phyinit_io_write: 0x4428a, 0x40001a00
dwc_ddrphy_apb_wr(32'h4428b,32'h0);
phyinit_io_write: 0x4428b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4428c,32'h51d60);
phyinit_io_write: 0x4428c, 0x51d60
dwc_ddrphy_apb_wr(32'h4428d,32'h0);
phyinit_io_write: 0x4428d, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 58
dwc_ddrphy_apb_wr(32'h4428e,32'h40030a0);
phyinit_io_write: 0x4428e, 0x40030a0
dwc_ddrphy_apb_wr(32'h4428f,32'h2c00);
phyinit_io_write: 0x4428f, 0x2c00
dwc_ddrphy_apb_wr(32'h44290,32'h20);
phyinit_io_write: 0x44290, 0x20
dwc_ddrphy_apb_wr(32'h44291,32'h0);
phyinit_io_write: 0x44291, 0x0
dwc_ddrphy_apb_wr(32'h44292,32'h88000080);
phyinit_io_write: 0x44292, 0x88000080
dwc_ddrphy_apb_wr(32'h44293,32'h802);
phyinit_io_write: 0x44293, 0x802
dwc_ddrphy_apb_wr(32'h44294,32'h5c1ffc80);
phyinit_io_write: 0x44294, 0x5c1ffc80
dwc_ddrphy_apb_wr(32'h44295,32'h7c2);
phyinit_io_write: 0x44295, 0x7c2
dwc_ddrphy_apb_wr(32'h44296,32'h800600);
phyinit_io_write: 0x44296, 0x800600
dwc_ddrphy_apb_wr(32'h44297,32'h80);
phyinit_io_write: 0x44297, 0x80
dwc_ddrphy_apb_wr(32'h44298,32'hbc000900);
phyinit_io_write: 0x44298, 0xbc000900
dwc_ddrphy_apb_wr(32'h44299,32'h16c0c);
phyinit_io_write: 0x44299, 0x16c0c
dwc_ddrphy_apb_wr(32'h4429a,32'h40000c0);
phyinit_io_write: 0x4429a, 0x40000c0
dwc_ddrphy_apb_wr(32'h4429b,32'h2424);
phyinit_io_write: 0x4429b, 0x2424
dwc_ddrphy_apb_wr(32'h4429c,32'h40080e0);
phyinit_io_write: 0x4429c, 0x40080e0
dwc_ddrphy_apb_wr(32'h4429d,32'h2424);
phyinit_io_write: 0x4429d, 0x2424
dwc_ddrphy_apb_wr(32'h4429e,32'h4000000);
phyinit_io_write: 0x4429e, 0x4000000
dwc_ddrphy_apb_wr(32'h4429f,32'h0);
phyinit_io_write: 0x4429f, 0x0
dwc_ddrphy_apb_wr(32'h442a0,32'h98001cb5);
phyinit_io_write: 0x442a0, 0x98001cb5
dwc_ddrphy_apb_wr(32'h442a1,32'h2c0c);
phyinit_io_write: 0x442a1, 0x2c0c
dwc_ddrphy_apb_wr(32'h442a2,32'h9c0020b5);
phyinit_io_write: 0x442a2, 0x9c0020b5
dwc_ddrphy_apb_wr(32'h442a3,32'h2c0c);
phyinit_io_write: 0x442a3, 0x2c0c
dwc_ddrphy_apb_wr(32'h442a4,32'h98000095);
phyinit_io_write: 0x442a4, 0x98000095
dwc_ddrphy_apb_wr(32'h442a5,32'h2c0c);
phyinit_io_write: 0x442a5, 0x2c0c
dwc_ddrphy_apb_wr(32'h442a6,32'h9c000095);
phyinit_io_write: 0x442a6, 0x9c000095
dwc_ddrphy_apb_wr(32'h442a7,32'h2c0c);
phyinit_io_write: 0x442a7, 0x2c0c
dwc_ddrphy_apb_wr(32'h442a8,32'h40000095);
phyinit_io_write: 0x442a8, 0x40000095
dwc_ddrphy_apb_wr(32'h442a9,32'h2c0c);
phyinit_io_write: 0x442a9, 0x2c0c
dwc_ddrphy_apb_wr(32'h442aa,32'h605);
phyinit_io_write: 0x442aa, 0x605
dwc_ddrphy_apb_wr(32'h442ab,32'h2000);
phyinit_io_write: 0x442ab, 0x2000
dwc_ddrphy_apb_wr(32'h442ac,32'h400000c5);
phyinit_io_write: 0x442ac, 0x400000c5
dwc_ddrphy_apb_wr(32'h442ad,32'h2c0c);
phyinit_io_write: 0x442ad, 0x2c0c
dwc_ddrphy_apb_wr(32'h442ae,32'h800004c5);
phyinit_io_write: 0x442ae, 0x800004c5
dwc_ddrphy_apb_wr(32'h442af,32'h2c0c);
phyinit_io_write: 0x442af, 0x2c0c
dwc_ddrphy_apb_wr(32'h442b0,32'h800000c5);
phyinit_io_write: 0x442b0, 0x800000c5
dwc_ddrphy_apb_wr(32'h442b1,32'h2c0c);
phyinit_io_write: 0x442b1, 0x2c0c
dwc_ddrphy_apb_wr(32'h442b2,32'h40000e5);
phyinit_io_write: 0x442b2, 0x40000e5
dwc_ddrphy_apb_wr(32'h442b3,32'h2c00);
phyinit_io_write: 0x442b3, 0x2c00
dwc_ddrphy_apb_wr(32'h442b4,32'hbc0000e5);
phyinit_io_write: 0x442b4, 0xbc0000e5
dwc_ddrphy_apb_wr(32'h442b5,32'h16c0c);
phyinit_io_write: 0x442b5, 0x16c0c
dwc_ddrphy_apb_wr(32'h442b6,32'h4000000);
phyinit_io_write: 0x442b6, 0x4000000
dwc_ddrphy_apb_wr(32'h442b7,32'h0);
phyinit_io_write: 0x442b7, 0x0
dwc_ddrphy_apb_wr(32'h442b8,32'h9bfe04e5);
phyinit_io_write: 0x442b8, 0x9bfe04e5
dwc_ddrphy_apb_wr(32'h442b9,32'h2c0c);
phyinit_io_write: 0x442b9, 0x2c0c
dwc_ddrphy_apb_wr(32'h442ba,32'h9ffe04e5);
phyinit_io_write: 0x442ba, 0x9ffe04e5
dwc_ddrphy_apb_wr(32'h442bb,32'h2c0c);
phyinit_io_write: 0x442bb, 0x2c0c
dwc_ddrphy_apb_wr(32'h442bc,32'h9bfe00e5);
phyinit_io_write: 0x442bc, 0x9bfe00e5
dwc_ddrphy_apb_wr(32'h442bd,32'h2c0c);
phyinit_io_write: 0x442bd, 0x2c0c
dwc_ddrphy_apb_wr(32'h442be,32'h9ffe00e5);
phyinit_io_write: 0x442be, 0x9ffe00e5
dwc_ddrphy_apb_wr(32'h442bf,32'h2c0c);
phyinit_io_write: 0x442bf, 0x2c0c
dwc_ddrphy_apb_wr(32'h442c0,32'h400004e5);
phyinit_io_write: 0x442c0, 0x400004e5
dwc_ddrphy_apb_wr(32'h442c1,32'h2c0c);
phyinit_io_write: 0x442c1, 0x2c0c
dwc_ddrphy_apb_wr(32'h442c2,32'h4000400);
phyinit_io_write: 0x442c2, 0x4000400
dwc_ddrphy_apb_wr(32'h442c3,32'h0);
phyinit_io_write: 0x442c3, 0x0
dwc_ddrphy_apb_wr(32'h442c4,32'hbc0008a5);
phyinit_io_write: 0x442c4, 0xbc0008a5
dwc_ddrphy_apb_wr(32'h442c5,32'h16c0c);
phyinit_io_write: 0x442c5, 0x16c0c
dwc_ddrphy_apb_wr(32'h442c6,32'h1e0);
phyinit_io_write: 0x442c6, 0x1e0
dwc_ddrphy_apb_wr(32'h442c7,32'h0);
phyinit_io_write: 0x442c7, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h442c8,32'he8030c80);
phyinit_io_write: 0x442c8, 0xe8030c80
dwc_ddrphy_apb_wr(32'h442c9,32'h1c01);
phyinit_io_write: 0x442c9, 0x1c01
dwc_ddrphy_apb_wr(32'h442ca,32'h4000400);
phyinit_io_write: 0x442ca, 0x4000400
dwc_ddrphy_apb_wr(32'h442cb,32'h0);
phyinit_io_write: 0x442cb, 0x0
dwc_ddrphy_apb_wr(32'h442cc,32'he8000080);
phyinit_io_write: 0x442cc, 0xe8000080
dwc_ddrphy_apb_wr(32'h442cd,32'h1c01);
phyinit_io_write: 0x442cd, 0x1c01
dwc_ddrphy_apb_wr(32'h442ce,32'h1e0);
phyinit_io_write: 0x442ce, 0x1e0
dwc_ddrphy_apb_wr(32'h442cf,32'h0);
phyinit_io_write: 0x442cf, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x80, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 40
dwc_ddrphy_apb_wr(32'h442d0,32'h88000080);
phyinit_io_write: 0x442d0, 0x88000080
dwc_ddrphy_apb_wr(32'h442d1,32'h802);
phyinit_io_write: 0x442d1, 0x802
dwc_ddrphy_apb_wr(32'h442d2,32'h4000c00);
phyinit_io_write: 0x442d2, 0x4000c00
dwc_ddrphy_apb_wr(32'h442d3,32'h0);
phyinit_io_write: 0x442d3, 0x0
dwc_ddrphy_apb_wr(32'h442d4,32'hcc80);
phyinit_io_write: 0x442d4, 0xcc80
dwc_ddrphy_apb_wr(32'h442d5,32'h808);
phyinit_io_write: 0x442d5, 0x808
dwc_ddrphy_apb_wr(32'h442d6,32'h1c000480);
phyinit_io_write: 0x442d6, 0x1c000480
dwc_ddrphy_apb_wr(32'h442d7,32'hfc1);
phyinit_io_write: 0x442d7, 0xfc1
dwc_ddrphy_apb_wr(32'h442d8,32'h1c000080);
phyinit_io_write: 0x442d8, 0x1c000080
dwc_ddrphy_apb_wr(32'h442d9,32'hfc1);
phyinit_io_write: 0x442d9, 0xfc1
dwc_ddrphy_apb_wr(32'h442da,32'h1c000480);
phyinit_io_write: 0x442da, 0x1c000480
dwc_ddrphy_apb_wr(32'h442db,32'h7c1);
phyinit_io_write: 0x442db, 0x7c1
dwc_ddrphy_apb_wr(32'h442dc,32'h1c000080);
phyinit_io_write: 0x442dc, 0x1c000080
dwc_ddrphy_apb_wr(32'h442dd,32'h7c1);
phyinit_io_write: 0x442dd, 0x7c1
dwc_ddrphy_apb_wr(32'h442de,32'h80);
phyinit_io_write: 0x442de, 0x80
dwc_ddrphy_apb_wr(32'h442df,32'h808);
phyinit_io_write: 0x442df, 0x808
dwc_ddrphy_apb_wr(32'h442e0,32'h50000080);
phyinit_io_write: 0x442e0, 0x50000080
dwc_ddrphy_apb_wr(32'h442e1,32'h1c01);
phyinit_io_write: 0x442e1, 0x1c01
dwc_ddrphy_apb_wr(32'h442e2,32'hb8000480);
phyinit_io_write: 0x442e2, 0xb8000480
dwc_ddrphy_apb_wr(32'h442e3,32'h801);
phyinit_io_write: 0x442e3, 0x801
dwc_ddrphy_apb_wr(32'h442e4,32'h4000400);
phyinit_io_write: 0x442e4, 0x4000400
dwc_ddrphy_apb_wr(32'h442e5,32'h0);
phyinit_io_write: 0x442e5, 0x0
dwc_ddrphy_apb_wr(32'h442e6,32'h40600);
phyinit_io_write: 0x442e6, 0x40600
dwc_ddrphy_apb_wr(32'h442e7,32'h4);
phyinit_io_write: 0x442e7, 0x4
dwc_ddrphy_apb_wr(32'h442e8,32'h598000e0);
phyinit_io_write: 0x442e8, 0x598000e0
dwc_ddrphy_apb_wr(32'h442e9,32'h7c0);
phyinit_io_write: 0x442e9, 0x7c0
dwc_ddrphy_apb_wr(32'h442ea,32'h28000480);
phyinit_io_write: 0x442ea, 0x28000480
dwc_ddrphy_apb_wr(32'h442eb,32'hfc0);
phyinit_io_write: 0x442eb, 0xfc0
dwc_ddrphy_apb_wr(32'h442ec,32'h4001000);
phyinit_io_write: 0x442ec, 0x4001000
dwc_ddrphy_apb_wr(32'h442ed,32'h0);
phyinit_io_write: 0x442ed, 0x0
dwc_ddrphy_apb_wr(32'h442ee,32'he0000080);
phyinit_io_write: 0x442ee, 0xe0000080
dwc_ddrphy_apb_wr(32'h442ef,32'h803);
phyinit_io_write: 0x442ef, 0x803
dwc_ddrphy_apb_wr(32'h442f0,32'h4001400);
phyinit_io_write: 0x442f0, 0x4001400
dwc_ddrphy_apb_wr(32'h442f1,32'h0);
phyinit_io_write: 0x442f1, 0x0
dwc_ddrphy_apb_wr(32'h442f2,32'h88000880);
phyinit_io_write: 0x442f2, 0x88000880
dwc_ddrphy_apb_wr(32'h442f3,32'h802);
phyinit_io_write: 0x442f3, 0x802
dwc_ddrphy_apb_wr(32'h442f4,32'hc20);
phyinit_io_write: 0x442f4, 0xc20
dwc_ddrphy_apb_wr(32'h442f5,32'h0);
phyinit_io_write: 0x442f5, 0x0
dwc_ddrphy_apb_wr(32'h442f6,32'h40004600);
phyinit_io_write: 0x442f6, 0x40004600
dwc_ddrphy_apb_wr(32'h442f7,32'h0);
phyinit_io_write: 0x442f7, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h442f8,32'h5fd60);
phyinit_io_write: 0x442f8, 0x5fd60
dwc_ddrphy_apb_wr(32'h442f9,32'h0);
phyinit_io_write: 0x442f9, 0x0
dwc_ddrphy_apb_wr(32'h442fa,32'h1020);
phyinit_io_write: 0x442fa, 0x1020
dwc_ddrphy_apb_wr(32'h442fb,32'h0);
phyinit_io_write: 0x442fb, 0x0
dwc_ddrphy_apb_wr(32'h442fc,32'h1020);
phyinit_io_write: 0x442fc, 0x1020
dwc_ddrphy_apb_wr(32'h442fd,32'h0);
phyinit_io_write: 0x442fd, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 12
dwc_ddrphy_apb_wr(32'h442fe,32'h1c000880);
phyinit_io_write: 0x442fe, 0x1c000880
dwc_ddrphy_apb_wr(32'h442ff,32'hfc1);
phyinit_io_write: 0x442ff, 0xfc1
dwc_ddrphy_apb_wr(32'h44300,32'h1c000080);
phyinit_io_write: 0x44300, 0x1c000080
dwc_ddrphy_apb_wr(32'h44301,32'hfc1);
phyinit_io_write: 0x44301, 0xfc1
dwc_ddrphy_apb_wr(32'h44302,32'h1c000880);
phyinit_io_write: 0x44302, 0x1c000880
dwc_ddrphy_apb_wr(32'h44303,32'h7c1);
phyinit_io_write: 0x44303, 0x7c1
dwc_ddrphy_apb_wr(32'h44304,32'h1c000080);
phyinit_io_write: 0x44304, 0x1c000080
dwc_ddrphy_apb_wr(32'h44305,32'h7c1);
phyinit_io_write: 0x44305, 0x7c1
dwc_ddrphy_apb_wr(32'h44306,32'h4007c00);
phyinit_io_write: 0x44306, 0x4007c00
dwc_ddrphy_apb_wr(32'h44307,32'h0);
phyinit_io_write: 0x44307, 0x0
dwc_ddrphy_apb_wr(32'h44308,32'h40600);
phyinit_io_write: 0x44308, 0x40600
dwc_ddrphy_apb_wr(32'h44309,32'h4);
phyinit_io_write: 0x44309, 0x4
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4430a,32'h61d40);
phyinit_io_write: 0x4430a, 0x61d40
dwc_ddrphy_apb_wr(32'h4430b,32'h0);
phyinit_io_write: 0x4430b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4430c,32'h19dc0);
phyinit_io_write: 0x4430c, 0x19dc0
dwc_ddrphy_apb_wr(32'h4430d,32'h0);
phyinit_io_write: 0x4430d, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 14
dwc_ddrphy_apb_wr(32'h4430e,32'h28000080);
phyinit_io_write: 0x4430e, 0x28000080
dwc_ddrphy_apb_wr(32'h4430f,32'hfc0);
phyinit_io_write: 0x4430f, 0xfc0
dwc_ddrphy_apb_wr(32'h44310,32'h80000080);
phyinit_io_write: 0x44310, 0x80000080
dwc_ddrphy_apb_wr(32'h44311,32'hfc2);
phyinit_io_write: 0x44311, 0xfc2
dwc_ddrphy_apb_wr(32'h44312,32'h98000080);
phyinit_io_write: 0x44312, 0x98000080
dwc_ddrphy_apb_wr(32'h44313,32'hfc2);
phyinit_io_write: 0x44313, 0xfc2
dwc_ddrphy_apb_wr(32'h44314,32'h24000080);
phyinit_io_write: 0x44314, 0x24000080
dwc_ddrphy_apb_wr(32'h44315,32'h7c2);
phyinit_io_write: 0x44315, 0x7c2
dwc_ddrphy_apb_wr(32'h44316,32'h28000080);
phyinit_io_write: 0x44316, 0x28000080
dwc_ddrphy_apb_wr(32'h44317,32'h7c2);
phyinit_io_write: 0x44317, 0x7c2
dwc_ddrphy_apb_wr(32'h44318,32'h883c0080);
phyinit_io_write: 0x44318, 0x883c0080
dwc_ddrphy_apb_wr(32'h44319,32'hfc2);
phyinit_io_write: 0x44319, 0xfc2
dwc_ddrphy_apb_wr(32'h4431a,32'h80040200);
phyinit_io_write: 0x4431a, 0x80040200
dwc_ddrphy_apb_wr(32'h4431b,32'h400f);
phyinit_io_write: 0x4431b, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h4431c,32'h65540);
phyinit_io_write: 0x4431c, 0x65540
dwc_ddrphy_apb_wr(32'h4431d,32'h0);
phyinit_io_write: 0x4431d, 0x0
dwc_ddrphy_apb_wr(32'h4431e,32'h80200);
phyinit_io_write: 0x4431e, 0x80200
dwc_ddrphy_apb_wr(32'h4431f,32'h400e);
phyinit_io_write: 0x4431f, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h44320,32'h65540);
phyinit_io_write: 0x44320, 0x65540
dwc_ddrphy_apb_wr(32'h44321,32'h0);
phyinit_io_write: 0x44321, 0x0
dwc_ddrphy_apb_wr(32'h44322,32'he4000480);
phyinit_io_write: 0x44322, 0xe4000480
dwc_ddrphy_apb_wr(32'h44323,32'h801);
phyinit_io_write: 0x44323, 0x801
dwc_ddrphy_apb_wr(32'h44324,32'h4000800);
phyinit_io_write: 0x44324, 0x4000800
dwc_ddrphy_apb_wr(32'h44325,32'h0);
phyinit_io_write: 0x44325, 0x0
dwc_ddrphy_apb_wr(32'h44326,32'he4000080);
phyinit_io_write: 0x44326, 0xe4000080
dwc_ddrphy_apb_wr(32'h44327,32'h801);
phyinit_io_write: 0x44327, 0x801
dwc_ddrphy_apb_wr(32'h44328,32'h4000800);
phyinit_io_write: 0x44328, 0x4000800
dwc_ddrphy_apb_wr(32'h44329,32'h0);
phyinit_io_write: 0x44329, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h4432a,32'he8030c81);
phyinit_io_write: 0x4432a, 0xe8030c81
dwc_ddrphy_apb_wr(32'h4432b,32'h1c01);
phyinit_io_write: 0x4432b, 0x1c01
dwc_ddrphy_apb_wr(32'h4432c,32'h4000800);
phyinit_io_write: 0x4432c, 0x4000800
dwc_ddrphy_apb_wr(32'h4432d,32'h0);
phyinit_io_write: 0x4432d, 0x0
dwc_ddrphy_apb_wr(32'h4432e,32'he8000081);
phyinit_io_write: 0x4432e, 0xe8000081
dwc_ddrphy_apb_wr(32'h4432f,32'h1c01);
phyinit_io_write: 0x4432f, 0x1c01
dwc_ddrphy_apb_wr(32'h44330,32'h4000400);
phyinit_io_write: 0x44330, 0x4000400
dwc_ddrphy_apb_wr(32'h44331,32'h0);
phyinit_io_write: 0x44331, 0x0
dwc_ddrphy_apb_wr(32'h44332,32'h40001a01);
phyinit_io_write: 0x44332, 0x40001a01
dwc_ddrphy_apb_wr(32'h44333,32'h0);
phyinit_io_write: 0x44333, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h44334,32'h68141);
phyinit_io_write: 0x44334, 0x68141
dwc_ddrphy_apb_wr(32'h44335,32'h0);
phyinit_io_write: 0x44335, 0x0
dwc_ddrphy_apb_wr(32'h44336,32'ha0000481);
phyinit_io_write: 0x44336, 0xa0000481
dwc_ddrphy_apb_wr(32'h44337,32'h2420);
phyinit_io_write: 0x44337, 0x2420
dwc_ddrphy_apb_wr(32'h44338,32'h4000400);
phyinit_io_write: 0x44338, 0x4000400
dwc_ddrphy_apb_wr(32'h44339,32'h0);
phyinit_io_write: 0x44339, 0x0
dwc_ddrphy_apb_wr(32'h4433a,32'h40003201);
phyinit_io_write: 0x4433a, 0x40003201
dwc_ddrphy_apb_wr(32'h4433b,32'h0);
phyinit_io_write: 0x4433b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4433c,32'h6a141);
phyinit_io_write: 0x4433c, 0x6a141
dwc_ddrphy_apb_wr(32'h4433d,32'h0);
phyinit_io_write: 0x4433d, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h4433e,32'h68161);
phyinit_io_write: 0x4433e, 0x68161
dwc_ddrphy_apb_wr(32'h4433f,32'h0);
phyinit_io_write: 0x4433f, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 16
dwc_ddrphy_apb_wr(32'h44340,32'h1c21);
phyinit_io_write: 0x44340, 0x1c21
dwc_ddrphy_apb_wr(32'h44341,32'h0);
phyinit_io_write: 0x44341, 0x0
dwc_ddrphy_apb_wr(32'h44342,32'ha0000081);
phyinit_io_write: 0x44342, 0xa0000081
dwc_ddrphy_apb_wr(32'h44343,32'h2420);
phyinit_io_write: 0x44343, 0x2420
dwc_ddrphy_apb_wr(32'h44344,32'h4000400);
phyinit_io_write: 0x44344, 0x4000400
dwc_ddrphy_apb_wr(32'h44345,32'h0);
phyinit_io_write: 0x44345, 0x0
dwc_ddrphy_apb_wr(32'h44346,32'h20601);
phyinit_io_write: 0x44346, 0x20601
dwc_ddrphy_apb_wr(32'h44347,32'h2);
phyinit_io_write: 0x44347, 0x2
dwc_ddrphy_apb_wr(32'h44348,32'he8030cc1);
phyinit_io_write: 0x44348, 0xe8030cc1
dwc_ddrphy_apb_wr(32'h44349,32'h1c01);
phyinit_io_write: 0x44349, 0x1c01
dwc_ddrphy_apb_wr(32'h4434a,32'h4000800);
phyinit_io_write: 0x4434a, 0x4000800
dwc_ddrphy_apb_wr(32'h4434b,32'h0);
phyinit_io_write: 0x4434b, 0x0
dwc_ddrphy_apb_wr(32'h4434c,32'he80000c1);
phyinit_io_write: 0x4434c, 0xe80000c1
dwc_ddrphy_apb_wr(32'h4434d,32'h1c01);
phyinit_io_write: 0x4434d, 0x1c01
dwc_ddrphy_apb_wr(32'h4434e,32'h4000400);
phyinit_io_write: 0x4434e, 0x4000400
dwc_ddrphy_apb_wr(32'h4434f,32'h0);
phyinit_io_write: 0x4434f, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 16
dwc_ddrphy_apb_wr(32'h44350,32'ha0000081);
phyinit_io_write: 0x44350, 0xa0000081
dwc_ddrphy_apb_wr(32'h44351,32'h2420);
phyinit_io_write: 0x44351, 0x2420
dwc_ddrphy_apb_wr(32'h44352,32'h4000400);
phyinit_io_write: 0x44352, 0x4000400
dwc_ddrphy_apb_wr(32'h44353,32'h0);
phyinit_io_write: 0x44353, 0x0
dwc_ddrphy_apb_wr(32'h44354,32'he8030c91);
phyinit_io_write: 0x44354, 0xe8030c91
dwc_ddrphy_apb_wr(32'h44355,32'h1c01);
phyinit_io_write: 0x44355, 0x1c01
dwc_ddrphy_apb_wr(32'h44356,32'h4000800);
phyinit_io_write: 0x44356, 0x4000800
dwc_ddrphy_apb_wr(32'h44357,32'h0);
phyinit_io_write: 0x44357, 0x0
dwc_ddrphy_apb_wr(32'h44358,32'he8000091);
phyinit_io_write: 0x44358, 0xe8000091
dwc_ddrphy_apb_wr(32'h44359,32'h1c01);
phyinit_io_write: 0x44359, 0x1c01
dwc_ddrphy_apb_wr(32'h4435a,32'h4000400);
phyinit_io_write: 0x4435a, 0x4000400
dwc_ddrphy_apb_wr(32'h4435b,32'h0);
phyinit_io_write: 0x4435b, 0x0
dwc_ddrphy_apb_wr(32'h4435c,32'ha8000480);
phyinit_io_write: 0x4435c, 0xa8000480
dwc_ddrphy_apb_wr(32'h4435d,32'h1c04);
phyinit_io_write: 0x4435d, 0x1c04
dwc_ddrphy_apb_wr(32'h4435e,32'h4000400);
phyinit_io_write: 0x4435e, 0x4000400
dwc_ddrphy_apb_wr(32'h4435f,32'h0);
phyinit_io_write: 0x4435f, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44360,32'h18000081);
phyinit_io_write: 0x44360, 0x18000081
dwc_ddrphy_apb_wr(32'h44361,32'h1e420);
phyinit_io_write: 0x44361, 0x1e420
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44362,32'h40006611);
phyinit_io_write: 0x44362, 0x40006611
dwc_ddrphy_apb_wr(32'h44363,32'h0);
phyinit_io_write: 0x44363, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44364,32'h6d151);
phyinit_io_write: 0x44364, 0x6d151
dwc_ddrphy_apb_wr(32'h44365,32'h0);
phyinit_io_write: 0x44365, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44366,32'h21d1);
phyinit_io_write: 0x44366, 0x21d1
dwc_ddrphy_apb_wr(32'h44367,32'h0);
phyinit_io_write: 0x44367, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 12
dwc_ddrphy_apb_wr(32'h44368,32'ha0000491);
phyinit_io_write: 0x44368, 0xa0000491
dwc_ddrphy_apb_wr(32'h44369,32'h2420);
phyinit_io_write: 0x44369, 0x2420
dwc_ddrphy_apb_wr(32'h4436a,32'h4000400);
phyinit_io_write: 0x4436a, 0x4000400
dwc_ddrphy_apb_wr(32'h4436b,32'h0);
phyinit_io_write: 0x4436b, 0x0
dwc_ddrphy_apb_wr(32'h4436c,32'h540020b1);
phyinit_io_write: 0x4436c, 0x540020b1
dwc_ddrphy_apb_wr(32'h4436d,32'h14fc0);
phyinit_io_write: 0x4436d, 0x14fc0
dwc_ddrphy_apb_wr(32'h4436e,32'hf00024b1);
phyinit_io_write: 0x4436e, 0xf00024b1
dwc_ddrphy_apb_wr(32'h4436f,32'h147c1);
phyinit_io_write: 0x4436f, 0x147c1
dwc_ddrphy_apb_wr(32'h44370,32'ha0000091);
phyinit_io_write: 0x44370, 0xa0000091
dwc_ddrphy_apb_wr(32'h44371,32'h2420);
phyinit_io_write: 0x44371, 0x2420
dwc_ddrphy_apb_wr(32'h44372,32'h1e0);
phyinit_io_write: 0x44372, 0x1e0
dwc_ddrphy_apb_wr(32'h44373,32'h0);
phyinit_io_write: 0x44373, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 30
dwc_ddrphy_apb_wr(32'h44374,32'ha8000080);
phyinit_io_write: 0x44374, 0xa8000080
dwc_ddrphy_apb_wr(32'h44375,32'h1c06);
phyinit_io_write: 0x44375, 0x1c06
dwc_ddrphy_apb_wr(32'h44376,32'h80013080);
phyinit_io_write: 0x44376, 0x80013080
dwc_ddrphy_apb_wr(32'h44377,32'h1c04);
phyinit_io_write: 0x44377, 0x1c04
dwc_ddrphy_apb_wr(32'h44378,32'h4000400);
phyinit_io_write: 0x44378, 0x4000400
dwc_ddrphy_apb_wr(32'h44379,32'h0);
phyinit_io_write: 0x44379, 0x0
dwc_ddrphy_apb_wr(32'h4437a,32'h80013480);
phyinit_io_write: 0x4437a, 0x80013480
dwc_ddrphy_apb_wr(32'h4437b,32'h1c04);
phyinit_io_write: 0x4437b, 0x1c04
dwc_ddrphy_apb_wr(32'h4437c,32'h4000800);
phyinit_io_write: 0x4437c, 0x4000800
dwc_ddrphy_apb_wr(32'h4437d,32'h0);
phyinit_io_write: 0x4437d, 0x0
dwc_ddrphy_apb_wr(32'h4437e,32'h4001c00);
phyinit_io_write: 0x4437e, 0x4001c00
dwc_ddrphy_apb_wr(32'h4437f,32'h0);
phyinit_io_write: 0x4437f, 0x0
dwc_ddrphy_apb_wr(32'h44380,32'h80000080);
phyinit_io_write: 0x44380, 0x80000080
dwc_ddrphy_apb_wr(32'h44381,32'h1c04);
phyinit_io_write: 0x44381, 0x1c04
dwc_ddrphy_apb_wr(32'h44382,32'h420);
phyinit_io_write: 0x44382, 0x420
dwc_ddrphy_apb_wr(32'h44383,32'h0);
phyinit_io_write: 0x44383, 0x0
dwc_ddrphy_apb_wr(32'h44384,32'ha8000080);
phyinit_io_write: 0x44384, 0xa8000080
dwc_ddrphy_apb_wr(32'h44385,32'h1c06);
phyinit_io_write: 0x44385, 0x1c06
dwc_ddrphy_apb_wr(32'h44386,32'h80013880);
phyinit_io_write: 0x44386, 0x80013880
dwc_ddrphy_apb_wr(32'h44387,32'h1c04);
phyinit_io_write: 0x44387, 0x1c04
dwc_ddrphy_apb_wr(32'h44388,32'h4000400);
phyinit_io_write: 0x44388, 0x4000400
dwc_ddrphy_apb_wr(32'h44389,32'h0);
phyinit_io_write: 0x44389, 0x0
dwc_ddrphy_apb_wr(32'h4438a,32'h80013c80);
phyinit_io_write: 0x4438a, 0x80013c80
dwc_ddrphy_apb_wr(32'h4438b,32'h1c04);
phyinit_io_write: 0x4438b, 0x1c04
dwc_ddrphy_apb_wr(32'h4438c,32'h4000800);
phyinit_io_write: 0x4438c, 0x4000800
dwc_ddrphy_apb_wr(32'h4438d,32'h0);
phyinit_io_write: 0x4438d, 0x0
dwc_ddrphy_apb_wr(32'h4438e,32'h4001c00);
phyinit_io_write: 0x4438e, 0x4001c00
dwc_ddrphy_apb_wr(32'h4438f,32'h0);
phyinit_io_write: 0x4438f, 0x0
dwc_ddrphy_apb_wr(32'h44390,32'h80000080);
phyinit_io_write: 0x44390, 0x80000080
dwc_ddrphy_apb_wr(32'h44391,32'h1c04);
phyinit_io_write: 0x44391, 0x1c04
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x4, type = 0x0, section size = 16
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44392,32'h1e0);
phyinit_io_write: 0x44392, 0x1e0
dwc_ddrphy_apb_wr(32'h44393,32'h0);
phyinit_io_write: 0x44393, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 172
dwc_ddrphy_apb_wr(32'h44394,32'h9e000480);
phyinit_io_write: 0x44394, 0x9e000480
dwc_ddrphy_apb_wr(32'h44395,32'h7c2);
phyinit_io_write: 0x44395, 0x7c2
dwc_ddrphy_apb_wr(32'h44396,32'hc4060080);
phyinit_io_write: 0x44396, 0xc4060080
dwc_ddrphy_apb_wr(32'h44397,32'h7c2);
phyinit_io_write: 0x44397, 0x7c2
dwc_ddrphy_apb_wr(32'h44398,32'hd4000480);
phyinit_io_write: 0x44398, 0xd4000480
dwc_ddrphy_apb_wr(32'h44399,32'h7c2);
phyinit_io_write: 0x44399, 0x7c2
dwc_ddrphy_apb_wr(32'h4439a,32'he4000480);
phyinit_io_write: 0x4439a, 0xe4000480
dwc_ddrphy_apb_wr(32'h4439b,32'h7c2);
phyinit_io_write: 0x4439b, 0x7c2
dwc_ddrphy_apb_wr(32'h4439c,32'h9c003080);
phyinit_io_write: 0x4439c, 0x9c003080
dwc_ddrphy_apb_wr(32'h4439d,32'h1c04);
phyinit_io_write: 0x4439d, 0x1c04
dwc_ddrphy_apb_wr(32'h4439e,32'h7c000080);
phyinit_io_write: 0x4439e, 0x7c000080
dwc_ddrphy_apb_wr(32'h4439f,32'h1c7c1);
phyinit_io_write: 0x4439f, 0x1c7c1
dwc_ddrphy_apb_wr(32'h443a0,32'h88000c80);
phyinit_io_write: 0x443a0, 0x88000c80
dwc_ddrphy_apb_wr(32'h443a1,32'h7c2);
phyinit_io_write: 0x443a1, 0x7c2
dwc_ddrphy_apb_wr(32'h443a2,32'h64000c80);
phyinit_io_write: 0x443a2, 0x64000c80
dwc_ddrphy_apb_wr(32'h443a3,32'h801);
phyinit_io_write: 0x443a3, 0x801
dwc_ddrphy_apb_wr(32'h443a4,32'h90000880);
phyinit_io_write: 0x443a4, 0x90000880
dwc_ddrphy_apb_wr(32'h443a5,32'h7c2);
phyinit_io_write: 0x443a5, 0x7c2
dwc_ddrphy_apb_wr(32'h443a6,32'hec0ffc80);
phyinit_io_write: 0x443a6, 0xec0ffc80
dwc_ddrphy_apb_wr(32'h443a7,32'h7c2);
phyinit_io_write: 0x443a7, 0x7c2
dwc_ddrphy_apb_wr(32'h443a8,32'hec000080);
phyinit_io_write: 0x443a8, 0xec000080
dwc_ddrphy_apb_wr(32'h443a9,32'h7c2);
phyinit_io_write: 0x443a9, 0x7c2
dwc_ddrphy_apb_wr(32'h443aa,32'hf8000080);
phyinit_io_write: 0x443aa, 0xf8000080
dwc_ddrphy_apb_wr(32'h443ab,32'h7fe);
phyinit_io_write: 0x443ab, 0x7fe
dwc_ddrphy_apb_wr(32'h443ac,32'hf8000480);
phyinit_io_write: 0x443ac, 0xf8000480
dwc_ddrphy_apb_wr(32'h443ad,32'h7c2);
phyinit_io_write: 0x443ad, 0x7c2
dwc_ddrphy_apb_wr(32'h443ae,32'hf8000480);
phyinit_io_write: 0x443ae, 0xf8000480
dwc_ddrphy_apb_wr(32'h443af,32'h7d2);
phyinit_io_write: 0x443af, 0x7d2
dwc_ddrphy_apb_wr(32'h443b0,32'ha8001080);
phyinit_io_write: 0x443b0, 0xa8001080
dwc_ddrphy_apb_wr(32'h443b1,32'h1c06);
phyinit_io_write: 0x443b1, 0x1c06
dwc_ddrphy_apb_wr(32'h443b2,32'h80014880);
phyinit_io_write: 0x443b2, 0x80014880
dwc_ddrphy_apb_wr(32'h443b3,32'h1c04);
phyinit_io_write: 0x443b3, 0x1c04
dwc_ddrphy_apb_wr(32'h443b4,32'h4000400);
phyinit_io_write: 0x443b4, 0x4000400
dwc_ddrphy_apb_wr(32'h443b5,32'h0);
phyinit_io_write: 0x443b5, 0x0
dwc_ddrphy_apb_wr(32'h443b6,32'h80014c80);
phyinit_io_write: 0x443b6, 0x80014c80
dwc_ddrphy_apb_wr(32'h443b7,32'h1c04);
phyinit_io_write: 0x443b7, 0x1c04
dwc_ddrphy_apb_wr(32'h443b8,32'h4000800);
phyinit_io_write: 0x443b8, 0x4000800
dwc_ddrphy_apb_wr(32'h443b9,32'h0);
phyinit_io_write: 0x443b9, 0x0
dwc_ddrphy_apb_wr(32'h443ba,32'h840);
phyinit_io_write: 0x443ba, 0x840
dwc_ddrphy_apb_wr(32'h443bb,32'h6000);
phyinit_io_write: 0x443bb, 0x6000
dwc_ddrphy_apb_wr(32'h443bc,32'h80000080);
phyinit_io_write: 0x443bc, 0x80000080
dwc_ddrphy_apb_wr(32'h443bd,32'h1c04);
phyinit_io_write: 0x443bd, 0x1c04
dwc_ddrphy_apb_wr(32'h443be,32'hf8000080);
phyinit_io_write: 0x443be, 0xf8000080
dwc_ddrphy_apb_wr(32'h443bf,32'h7c2);
phyinit_io_write: 0x443bf, 0x7c2
dwc_ddrphy_apb_wr(32'h443c0,32'hf8000080);
phyinit_io_write: 0x443c0, 0xf8000080
dwc_ddrphy_apb_wr(32'h443c1,32'h7d2);
phyinit_io_write: 0x443c1, 0x7d2
dwc_ddrphy_apb_wr(32'h443c2,32'hec0ffc80);
phyinit_io_write: 0x443c2, 0xec0ffc80
dwc_ddrphy_apb_wr(32'h443c3,32'h7c2);
phyinit_io_write: 0x443c3, 0x7c2
dwc_ddrphy_apb_wr(32'h443c4,32'hec000080);
phyinit_io_write: 0x443c4, 0xec000080
dwc_ddrphy_apb_wr(32'h443c5,32'h7c2);
phyinit_io_write: 0x443c5, 0x7c2
dwc_ddrphy_apb_wr(32'h443c6,32'hf8000480);
phyinit_io_write: 0x443c6, 0xf8000480
dwc_ddrphy_apb_wr(32'h443c7,32'h7c6);
phyinit_io_write: 0x443c7, 0x7c6
dwc_ddrphy_apb_wr(32'h443c8,32'hf8000480);
phyinit_io_write: 0x443c8, 0xf8000480
dwc_ddrphy_apb_wr(32'h443c9,32'h7d6);
phyinit_io_write: 0x443c9, 0x7d6
dwc_ddrphy_apb_wr(32'h443ca,32'ha8001080);
phyinit_io_write: 0x443ca, 0xa8001080
dwc_ddrphy_apb_wr(32'h443cb,32'h1c06);
phyinit_io_write: 0x443cb, 0x1c06
dwc_ddrphy_apb_wr(32'h443cc,32'h80015080);
phyinit_io_write: 0x443cc, 0x80015080
dwc_ddrphy_apb_wr(32'h443cd,32'h1c04);
phyinit_io_write: 0x443cd, 0x1c04
dwc_ddrphy_apb_wr(32'h443ce,32'h4000400);
phyinit_io_write: 0x443ce, 0x4000400
dwc_ddrphy_apb_wr(32'h443cf,32'h0);
phyinit_io_write: 0x443cf, 0x0
dwc_ddrphy_apb_wr(32'h443d0,32'h80015480);
phyinit_io_write: 0x443d0, 0x80015480
dwc_ddrphy_apb_wr(32'h443d1,32'h1c04);
phyinit_io_write: 0x443d1, 0x1c04
dwc_ddrphy_apb_wr(32'h443d2,32'h4000800);
phyinit_io_write: 0x443d2, 0x4000800
dwc_ddrphy_apb_wr(32'h443d3,32'h0);
phyinit_io_write: 0x443d3, 0x0
dwc_ddrphy_apb_wr(32'h443d4,32'h840);
phyinit_io_write: 0x443d4, 0x840
dwc_ddrphy_apb_wr(32'h443d5,32'h6000);
phyinit_io_write: 0x443d5, 0x6000
dwc_ddrphy_apb_wr(32'h443d6,32'h80000080);
phyinit_io_write: 0x443d6, 0x80000080
dwc_ddrphy_apb_wr(32'h443d7,32'h1c04);
phyinit_io_write: 0x443d7, 0x1c04
dwc_ddrphy_apb_wr(32'h443d8,32'hf8000080);
phyinit_io_write: 0x443d8, 0xf8000080
dwc_ddrphy_apb_wr(32'h443d9,32'h7c6);
phyinit_io_write: 0x443d9, 0x7c6
dwc_ddrphy_apb_wr(32'h443da,32'hf8000080);
phyinit_io_write: 0x443da, 0xf8000080
dwc_ddrphy_apb_wr(32'h443db,32'h7d6);
phyinit_io_write: 0x443db, 0x7d6
dwc_ddrphy_apb_wr(32'h443dc,32'h64000880);
phyinit_io_write: 0x443dc, 0x64000880
dwc_ddrphy_apb_wr(32'h443dd,32'h801);
phyinit_io_write: 0x443dd, 0x801
dwc_ddrphy_apb_wr(32'h443de,32'h1420);
phyinit_io_write: 0x443de, 0x1420
dwc_ddrphy_apb_wr(32'h443df,32'h0);
phyinit_io_write: 0x443df, 0x0
dwc_ddrphy_apb_wr(32'h443e0,32'hc4000480);
phyinit_io_write: 0x443e0, 0xc4000480
dwc_ddrphy_apb_wr(32'h443e1,32'h7c0);
phyinit_io_write: 0x443e1, 0x7c0
dwc_ddrphy_apb_wr(32'h443e2,32'h4001000);
phyinit_io_write: 0x443e2, 0x4001000
dwc_ddrphy_apb_wr(32'h443e3,32'h0);
phyinit_io_write: 0x443e3, 0x0
dwc_ddrphy_apb_wr(32'h443e4,32'hc4000080);
phyinit_io_write: 0x443e4, 0xc4000080
dwc_ddrphy_apb_wr(32'h443e5,32'h7c0);
phyinit_io_write: 0x443e5, 0x7c0
dwc_ddrphy_apb_wr(32'h443e6,32'h4000600);
phyinit_io_write: 0x443e6, 0x4000600
dwc_ddrphy_apb_wr(32'h443e7,32'h400);
phyinit_io_write: 0x443e7, 0x400
dwc_ddrphy_apb_wr(32'h443e8,32'h24c8c8c0);
phyinit_io_write: 0x443e8, 0x24c8c8c0
dwc_ddrphy_apb_wr(32'h443e9,32'h147c8);
phyinit_io_write: 0x443e9, 0x147c8
dwc_ddrphy_apb_wr(32'h443ea,32'h80000480);
phyinit_io_write: 0x443ea, 0x80000480
dwc_ddrphy_apb_wr(32'h443eb,32'h802);
phyinit_io_write: 0x443eb, 0x802
dwc_ddrphy_apb_wr(32'h443ec,32'h4000400);
phyinit_io_write: 0x443ec, 0x4000400
dwc_ddrphy_apb_wr(32'h443ed,32'h0);
phyinit_io_write: 0x443ed, 0x0
dwc_ddrphy_apb_wr(32'h443ee,32'h80000080);
phyinit_io_write: 0x443ee, 0x80000080
dwc_ddrphy_apb_wr(32'h443ef,32'h802);
phyinit_io_write: 0x443ef, 0x802
dwc_ddrphy_apb_wr(32'h443f0,32'h90000080);
phyinit_io_write: 0x443f0, 0x90000080
dwc_ddrphy_apb_wr(32'h443f1,32'h7c2);
phyinit_io_write: 0x443f1, 0x7c2
dwc_ddrphy_apb_wr(32'h443f2,32'h98000c80);
phyinit_io_write: 0x443f2, 0x98000c80
dwc_ddrphy_apb_wr(32'h443f3,32'h7c2);
phyinit_io_write: 0x443f3, 0x7c2
dwc_ddrphy_apb_wr(32'h443f4,32'ha8001080);
phyinit_io_write: 0x443f4, 0xa8001080
dwc_ddrphy_apb_wr(32'h443f5,32'h1c06);
phyinit_io_write: 0x443f5, 0x1c06
dwc_ddrphy_apb_wr(32'h443f6,32'h80015880);
phyinit_io_write: 0x443f6, 0x80015880
dwc_ddrphy_apb_wr(32'h443f7,32'h1c04);
phyinit_io_write: 0x443f7, 0x1c04
dwc_ddrphy_apb_wr(32'h443f8,32'h4000400);
phyinit_io_write: 0x443f8, 0x4000400
dwc_ddrphy_apb_wr(32'h443f9,32'h0);
phyinit_io_write: 0x443f9, 0x0
dwc_ddrphy_apb_wr(32'h443fa,32'h80015c80);
phyinit_io_write: 0x443fa, 0x80015c80
dwc_ddrphy_apb_wr(32'h443fb,32'h1c04);
phyinit_io_write: 0x443fb, 0x1c04
dwc_ddrphy_apb_wr(32'h443fc,32'h4000800);
phyinit_io_write: 0x443fc, 0x4000800
dwc_ddrphy_apb_wr(32'h443fd,32'h0);
phyinit_io_write: 0x443fd, 0x0
dwc_ddrphy_apb_wr(32'h443fe,32'h840);
phyinit_io_write: 0x443fe, 0x840
dwc_ddrphy_apb_wr(32'h443ff,32'h6000);
phyinit_io_write: 0x443ff, 0x6000
dwc_ddrphy_apb_wr(32'h44400,32'h80000080);
phyinit_io_write: 0x44400, 0x80000080
dwc_ddrphy_apb_wr(32'h44401,32'h1c04);
phyinit_io_write: 0x44401, 0x1c04
dwc_ddrphy_apb_wr(32'h44402,32'h4000800);
phyinit_io_write: 0x44402, 0x4000800
dwc_ddrphy_apb_wr(32'h44403,32'h0);
phyinit_io_write: 0x44403, 0x0
dwc_ddrphy_apb_wr(32'h44404,32'h98000080);
phyinit_io_write: 0x44404, 0x98000080
dwc_ddrphy_apb_wr(32'h44405,32'h7c2);
phyinit_io_write: 0x44405, 0x7c2
dwc_ddrphy_apb_wr(32'h44406,32'h88000080);
phyinit_io_write: 0x44406, 0x88000080
dwc_ddrphy_apb_wr(32'h44407,32'h7c2);
phyinit_io_write: 0x44407, 0x7c2
dwc_ddrphy_apb_wr(32'h44408,32'h64000080);
phyinit_io_write: 0x44408, 0x64000080
dwc_ddrphy_apb_wr(32'h44409,32'h801);
phyinit_io_write: 0x44409, 0x801
dwc_ddrphy_apb_wr(32'h4440a,32'h7c000480);
phyinit_io_write: 0x4440a, 0x7c000480
dwc_ddrphy_apb_wr(32'h4440b,32'h1c7c1);
phyinit_io_write: 0x4440b, 0x1c7c1
dwc_ddrphy_apb_wr(32'h4440c,32'he4000480);
phyinit_io_write: 0x4440c, 0xe4000480
dwc_ddrphy_apb_wr(32'h4440d,32'h801);
phyinit_io_write: 0x4440d, 0x801
dwc_ddrphy_apb_wr(32'h4440e,32'h4000800);
phyinit_io_write: 0x4440e, 0x4000800
dwc_ddrphy_apb_wr(32'h4440f,32'h0);
phyinit_io_write: 0x4440f, 0x0
dwc_ddrphy_apb_wr(32'h44410,32'he4000080);
phyinit_io_write: 0x44410, 0xe4000080
dwc_ddrphy_apb_wr(32'h44411,32'h801);
phyinit_io_write: 0x44411, 0x801
dwc_ddrphy_apb_wr(32'h44412,32'h4000800);
phyinit_io_write: 0x44412, 0x4000800
dwc_ddrphy_apb_wr(32'h44413,32'h0);
phyinit_io_write: 0x44413, 0x0
dwc_ddrphy_apb_wr(32'h44414,32'h1820);
phyinit_io_write: 0x44414, 0x1820
dwc_ddrphy_apb_wr(32'h44415,32'h0);
phyinit_io_write: 0x44415, 0x0
dwc_ddrphy_apb_wr(32'h44416,32'h90000480);
phyinit_io_write: 0x44416, 0x90000480
dwc_ddrphy_apb_wr(32'h44417,32'h7c2);
phyinit_io_write: 0x44417, 0x7c2
dwc_ddrphy_apb_wr(32'h44418,32'ha8001080);
phyinit_io_write: 0x44418, 0xa8001080
dwc_ddrphy_apb_wr(32'h44419,32'h1c06);
phyinit_io_write: 0x44419, 0x1c06
dwc_ddrphy_apb_wr(32'h4441a,32'h80016080);
phyinit_io_write: 0x4441a, 0x80016080
dwc_ddrphy_apb_wr(32'h4441b,32'h1c04);
phyinit_io_write: 0x4441b, 0x1c04
dwc_ddrphy_apb_wr(32'h4441c,32'h4000400);
phyinit_io_write: 0x4441c, 0x4000400
dwc_ddrphy_apb_wr(32'h4441d,32'h0);
phyinit_io_write: 0x4441d, 0x0
dwc_ddrphy_apb_wr(32'h4441e,32'h80016480);
phyinit_io_write: 0x4441e, 0x80016480
dwc_ddrphy_apb_wr(32'h4441f,32'h1c04);
phyinit_io_write: 0x4441f, 0x1c04
dwc_ddrphy_apb_wr(32'h44420,32'h4000800);
phyinit_io_write: 0x44420, 0x4000800
dwc_ddrphy_apb_wr(32'h44421,32'h0);
phyinit_io_write: 0x44421, 0x0
dwc_ddrphy_apb_wr(32'h44422,32'h840);
phyinit_io_write: 0x44422, 0x840
dwc_ddrphy_apb_wr(32'h44423,32'h6000);
phyinit_io_write: 0x44423, 0x6000
dwc_ddrphy_apb_wr(32'h44424,32'h80000080);
phyinit_io_write: 0x44424, 0x80000080
dwc_ddrphy_apb_wr(32'h44425,32'h1c04);
phyinit_io_write: 0x44425, 0x1c04
dwc_ddrphy_apb_wr(32'h44426,32'h4000800);
phyinit_io_write: 0x44426, 0x4000800
dwc_ddrphy_apb_wr(32'h44427,32'h0);
phyinit_io_write: 0x44427, 0x0
dwc_ddrphy_apb_wr(32'h44428,32'h80000480);
phyinit_io_write: 0x44428, 0x80000480
dwc_ddrphy_apb_wr(32'h44429,32'h802);
phyinit_io_write: 0x44429, 0x802
dwc_ddrphy_apb_wr(32'h4442a,32'h4000400);
phyinit_io_write: 0x4442a, 0x4000400
dwc_ddrphy_apb_wr(32'h4442b,32'h0);
phyinit_io_write: 0x4442b, 0x0
dwc_ddrphy_apb_wr(32'h4442c,32'h80000080);
phyinit_io_write: 0x4442c, 0x80000080
dwc_ddrphy_apb_wr(32'h4442d,32'h802);
phyinit_io_write: 0x4442d, 0x802
dwc_ddrphy_apb_wr(32'h4442e,32'h90000080);
phyinit_io_write: 0x4442e, 0x90000080
dwc_ddrphy_apb_wr(32'h4442f,32'h7c2);
phyinit_io_write: 0x4442f, 0x7c2
dwc_ddrphy_apb_wr(32'h44430,32'h4000800);
phyinit_io_write: 0x44430, 0x4000800
dwc_ddrphy_apb_wr(32'h44431,32'h0);
phyinit_io_write: 0x44431, 0x0
dwc_ddrphy_apb_wr(32'h44432,32'he4000480);
phyinit_io_write: 0x44432, 0xe4000480
dwc_ddrphy_apb_wr(32'h44433,32'h801);
phyinit_io_write: 0x44433, 0x801
dwc_ddrphy_apb_wr(32'h44434,32'h4000800);
phyinit_io_write: 0x44434, 0x4000800
dwc_ddrphy_apb_wr(32'h44435,32'h0);
phyinit_io_write: 0x44435, 0x0
dwc_ddrphy_apb_wr(32'h44436,32'he4000080);
phyinit_io_write: 0x44436, 0xe4000080
dwc_ddrphy_apb_wr(32'h44437,32'h801);
phyinit_io_write: 0x44437, 0x801
dwc_ddrphy_apb_wr(32'h44438,32'h4000800);
phyinit_io_write: 0x44438, 0x4000800
dwc_ddrphy_apb_wr(32'h44439,32'h0);
phyinit_io_write: 0x44439, 0x0
dwc_ddrphy_apb_wr(32'h4443a,32'ha8000080);
phyinit_io_write: 0x4443a, 0xa8000080
dwc_ddrphy_apb_wr(32'h4443b,32'h1c04);
phyinit_io_write: 0x4443b, 0x1c04
dwc_ddrphy_apb_wr(32'h4443c,32'h50000480);
phyinit_io_write: 0x4443c, 0x50000480
dwc_ddrphy_apb_wr(32'h4443d,32'h1c01);
phyinit_io_write: 0x4443d, 0x1c01
dwc_ddrphy_apb_wr(32'h4443e,32'h1e0);
phyinit_io_write: 0x4443e, 0x1e0
dwc_ddrphy_apb_wr(32'h4443f,32'h0);
phyinit_io_write: 0x4443f, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44440,32'h80008600);
phyinit_io_write: 0x44440, 0x80008600
dwc_ddrphy_apb_wr(32'h44441,32'h0);
phyinit_io_write: 0x44441, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 18
dwc_ddrphy_apb_wr(32'h44442,32'h8a960);
phyinit_io_write: 0x44442, 0x8a960
dwc_ddrphy_apb_wr(32'h44443,32'h0);
phyinit_io_write: 0x44443, 0x0
dwc_ddrphy_apb_wr(32'h44444,32'h80000480);
phyinit_io_write: 0x44444, 0x80000480
dwc_ddrphy_apb_wr(32'h44445,32'h802);
phyinit_io_write: 0x44445, 0x802
dwc_ddrphy_apb_wr(32'h44446,32'h4000400);
phyinit_io_write: 0x44446, 0x4000400
dwc_ddrphy_apb_wr(32'h44447,32'h0);
phyinit_io_write: 0x44447, 0x0
dwc_ddrphy_apb_wr(32'h44448,32'h80000080);
phyinit_io_write: 0x44448, 0x80000080
dwc_ddrphy_apb_wr(32'h44449,32'h802);
phyinit_io_write: 0x44449, 0x802
dwc_ddrphy_apb_wr(32'h4444a,32'h4000400);
phyinit_io_write: 0x4444a, 0x4000400
dwc_ddrphy_apb_wr(32'h4444b,32'h0);
phyinit_io_write: 0x4444b, 0x0
dwc_ddrphy_apb_wr(32'h4444c,32'he4000480);
phyinit_io_write: 0x4444c, 0xe4000480
dwc_ddrphy_apb_wr(32'h4444d,32'h801);
phyinit_io_write: 0x4444d, 0x801
dwc_ddrphy_apb_wr(32'h4444e,32'h4000800);
phyinit_io_write: 0x4444e, 0x4000800
dwc_ddrphy_apb_wr(32'h4444f,32'h0);
phyinit_io_write: 0x4444f, 0x0
dwc_ddrphy_apb_wr(32'h44450,32'he4000080);
phyinit_io_write: 0x44450, 0xe4000080
dwc_ddrphy_apb_wr(32'h44451,32'h801);
phyinit_io_write: 0x44451, 0x801
dwc_ddrphy_apb_wr(32'h44452,32'ha8000080);
phyinit_io_write: 0x44452, 0xa8000080
dwc_ddrphy_apb_wr(32'h44453,32'h1c04);
phyinit_io_write: 0x44453, 0x1c04
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 14
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 10
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x40, type = 0x0, section size = 6
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 12
dwc_ddrphy_apb_wr(32'h44454,32'hb8000080);
phyinit_io_write: 0x44454, 0xb8000080
dwc_ddrphy_apb_wr(32'h44455,32'h801);
phyinit_io_write: 0x44455, 0x801
dwc_ddrphy_apb_wr(32'h44456,32'h4000800);
phyinit_io_write: 0x44456, 0x4000800
dwc_ddrphy_apb_wr(32'h44457,32'h0);
phyinit_io_write: 0x44457, 0x0
dwc_ddrphy_apb_wr(32'h44458,32'h1080);
phyinit_io_write: 0x44458, 0x1080
dwc_ddrphy_apb_wr(32'h44459,32'h33c2);
phyinit_io_write: 0x44459, 0x33c2
dwc_ddrphy_apb_wr(32'h4445a,32'h50000480);
phyinit_io_write: 0x4445a, 0x50000480
dwc_ddrphy_apb_wr(32'h4445b,32'h1c01);
phyinit_io_write: 0x4445b, 0x1c01
dwc_ddrphy_apb_wr(32'h4445c,32'hb4000080);
phyinit_io_write: 0x4445c, 0xb4000080
dwc_ddrphy_apb_wr(32'h4445d,32'h2400);
phyinit_io_write: 0x4445d, 0x2400
dwc_ddrphy_apb_wr(32'h4445e,32'h88000481);
phyinit_io_write: 0x4445e, 0x88000481
dwc_ddrphy_apb_wr(32'h4445f,32'hc00);
phyinit_io_write: 0x4445f, 0xc00
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x80, type = 0x0, section size = 10
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44460,32'h24000480);
phyinit_io_write: 0x44460, 0x24000480
dwc_ddrphy_apb_wr(32'h44461,32'h1c01);
phyinit_io_write: 0x44461, 0x1c01
dwc_ddrphy_apb_wr(32'h44462,32'h1e0);
phyinit_io_write: 0x44462, 0x1e0
dwc_ddrphy_apb_wr(32'h44463,32'h0);
phyinit_io_write: 0x44463, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 80
dwc_ddrphy_apb_wr(32'h44464,32'h40000480);
phyinit_io_write: 0x44464, 0x40000480
dwc_ddrphy_apb_wr(32'h44465,32'h2c0c);
phyinit_io_write: 0x44465, 0x2c0c
dwc_ddrphy_apb_wr(32'h44466,32'h2c000080);
phyinit_io_write: 0x44466, 0x2c000080
dwc_ddrphy_apb_wr(32'h44467,32'h7c2);
phyinit_io_write: 0x44467, 0x7c2
dwc_ddrphy_apb_wr(32'h44468,32'h8c000080);
phyinit_io_write: 0x44468, 0x8c000080
dwc_ddrphy_apb_wr(32'h44469,32'hfc2);
phyinit_io_write: 0x44469, 0xfc2
dwc_ddrphy_apb_wr(32'h4446a,32'h200600);
phyinit_io_write: 0x4446a, 0x200600
dwc_ddrphy_apb_wr(32'h4446b,32'h20);
phyinit_io_write: 0x4446b, 0x20
dwc_ddrphy_apb_wr(32'h4446c,32'h880c0080);
phyinit_io_write: 0x4446c, 0x880c0080
dwc_ddrphy_apb_wr(32'h4446d,32'hc02);
phyinit_io_write: 0x4446d, 0xc02
dwc_ddrphy_apb_wr(32'h4446e,32'h880c00c0);
phyinit_io_write: 0x4446e, 0x880c00c0
dwc_ddrphy_apb_wr(32'h4446f,32'hc42);
phyinit_io_write: 0x4446f, 0xc42
dwc_ddrphy_apb_wr(32'h44470,32'h247ffc80);
phyinit_io_write: 0x44470, 0x247ffc80
dwc_ddrphy_apb_wr(32'h44471,32'h7c2);
phyinit_io_write: 0x44471, 0x7c2
dwc_ddrphy_apb_wr(32'h44472,32'h281ffc80);
phyinit_io_write: 0x44472, 0x281ffc80
dwc_ddrphy_apb_wr(32'h44473,32'h7c2);
phyinit_io_write: 0x44473, 0x7c2
dwc_ddrphy_apb_wr(32'h44474,32'h4000400);
phyinit_io_write: 0x44474, 0x4000400
dwc_ddrphy_apb_wr(32'h44475,32'h0);
phyinit_io_write: 0x44475, 0x0
dwc_ddrphy_apb_wr(32'h44476,32'h98000480);
phyinit_io_write: 0x44476, 0x98000480
dwc_ddrphy_apb_wr(32'h44477,32'hfc2);
phyinit_io_write: 0x44477, 0xfc2
dwc_ddrphy_apb_wr(32'h44478,32'h28000480);
phyinit_io_write: 0x44478, 0x28000480
dwc_ddrphy_apb_wr(32'h44479,32'hfc0);
phyinit_io_write: 0x44479, 0xfc0
dwc_ddrphy_apb_wr(32'h4447a,32'h4001000);
phyinit_io_write: 0x4447a, 0x4001000
dwc_ddrphy_apb_wr(32'h4447b,32'h0);
phyinit_io_write: 0x4447b, 0x0
dwc_ddrphy_apb_wr(32'h4447c,32'h80fffc80);
phyinit_io_write: 0x4447c, 0x80fffc80
dwc_ddrphy_apb_wr(32'h4447d,32'hfc2);
phyinit_io_write: 0x4447d, 0xfc2
dwc_ddrphy_apb_wr(32'h4447e,32'h4000400);
phyinit_io_write: 0x4447e, 0x4000400
dwc_ddrphy_apb_wr(32'h4447f,32'h0);
phyinit_io_write: 0x4447f, 0x0
dwc_ddrphy_apb_wr(32'h44480,32'he0000480);
phyinit_io_write: 0x44480, 0xe0000480
dwc_ddrphy_apb_wr(32'h44481,32'h803);
phyinit_io_write: 0x44481, 0x803
dwc_ddrphy_apb_wr(32'h44482,32'h4002000);
phyinit_io_write: 0x44482, 0x4002000
dwc_ddrphy_apb_wr(32'h44483,32'h0);
phyinit_io_write: 0x44483, 0x0
dwc_ddrphy_apb_wr(32'h44484,32'h28000080);
phyinit_io_write: 0x44484, 0x28000080
dwc_ddrphy_apb_wr(32'h44485,32'hfc0);
phyinit_io_write: 0x44485, 0xfc0
dwc_ddrphy_apb_wr(32'h44486,32'h50000080);
phyinit_io_write: 0x44486, 0x50000080
dwc_ddrphy_apb_wr(32'h44487,32'h1c01);
phyinit_io_write: 0x44487, 0x1c01
dwc_ddrphy_apb_wr(32'h44488,32'h480);
phyinit_io_write: 0x44488, 0x480
dwc_ddrphy_apb_wr(32'h44489,32'h1800);
phyinit_io_write: 0x44489, 0x1800
dwc_ddrphy_apb_wr(32'h4448a,32'hc000080);
phyinit_io_write: 0x4448a, 0xc000080
dwc_ddrphy_apb_wr(32'h4448b,32'h1800);
phyinit_io_write: 0x4448b, 0x1800
dwc_ddrphy_apb_wr(32'h4448c,32'h5c000080);
phyinit_io_write: 0x4448c, 0x5c000080
dwc_ddrphy_apb_wr(32'h4448d,32'h7c2);
phyinit_io_write: 0x4448d, 0x7c2
dwc_ddrphy_apb_wr(32'h4448e,32'h4000080);
phyinit_io_write: 0x4448e, 0x4000080
dwc_ddrphy_apb_wr(32'h4448f,32'h2c00);
phyinit_io_write: 0x4448f, 0x2c00
dwc_ddrphy_apb_wr(32'h44490,32'h2c001880);
phyinit_io_write: 0x44490, 0x2c001880
dwc_ddrphy_apb_wr(32'h44491,32'h3bc1);
phyinit_io_write: 0x44491, 0x3bc1
dwc_ddrphy_apb_wr(32'h44492,32'h18001880);
phyinit_io_write: 0x44492, 0x18001880
dwc_ddrphy_apb_wr(32'h44493,32'h3bc1);
phyinit_io_write: 0x44493, 0x3bc1
dwc_ddrphy_apb_wr(32'h44494,32'h1c001880);
phyinit_io_write: 0x44494, 0x1c001880
dwc_ddrphy_apb_wr(32'h44495,32'h3bc1);
phyinit_io_write: 0x44495, 0x3bc1
dwc_ddrphy_apb_wr(32'h44496,32'h20001880);
phyinit_io_write: 0x44496, 0x20001880
dwc_ddrphy_apb_wr(32'h44497,32'h3bc1);
phyinit_io_write: 0x44497, 0x3bc1
dwc_ddrphy_apb_wr(32'h44498,32'h24001880);
phyinit_io_write: 0x44498, 0x24001880
dwc_ddrphy_apb_wr(32'h44499,32'h3bc1);
phyinit_io_write: 0x44499, 0x3bc1
dwc_ddrphy_apb_wr(32'h4449a,32'h28001880);
phyinit_io_write: 0x4449a, 0x28001880
dwc_ddrphy_apb_wr(32'h4449b,32'h3bc1);
phyinit_io_write: 0x4449b, 0x3bc1
dwc_ddrphy_apb_wr(32'h4449c,32'h20000880);
phyinit_io_write: 0x4449c, 0x20000880
dwc_ddrphy_apb_wr(32'h4449d,32'h2bcc);
phyinit_io_write: 0x4449d, 0x2bcc
dwc_ddrphy_apb_wr(32'h4449e,32'h40030a0);
phyinit_io_write: 0x4449e, 0x40030a0
dwc_ddrphy_apb_wr(32'h4449f,32'h2c00);
phyinit_io_write: 0x4449f, 0x2c00
dwc_ddrphy_apb_wr(32'h444a0,32'h24000080);
phyinit_io_write: 0x444a0, 0x24000080
dwc_ddrphy_apb_wr(32'h444a1,32'h1c01);
phyinit_io_write: 0x444a1, 0x1c01
dwc_ddrphy_apb_wr(32'h444a2,32'hb4000480);
phyinit_io_write: 0x444a2, 0xb4000480
dwc_ddrphy_apb_wr(32'h444a3,32'h2400);
phyinit_io_write: 0x444a3, 0x2400
dwc_ddrphy_apb_wr(32'h444a4,32'h40);
phyinit_io_write: 0x444a4, 0x40
dwc_ddrphy_apb_wr(32'h444a5,32'h4000);
phyinit_io_write: 0x444a5, 0x4000
dwc_ddrphy_apb_wr(32'h444a6,32'h20);
phyinit_io_write: 0x444a6, 0x20
dwc_ddrphy_apb_wr(32'h444a7,32'h0);
phyinit_io_write: 0x444a7, 0x0
dwc_ddrphy_apb_wr(32'h444a8,32'h20);
phyinit_io_write: 0x444a8, 0x20
dwc_ddrphy_apb_wr(32'h444a9,32'h0);
phyinit_io_write: 0x444a9, 0x0
dwc_ddrphy_apb_wr(32'h444aa,32'h88000c80);
phyinit_io_write: 0x444aa, 0x88000c80
dwc_ddrphy_apb_wr(32'h444ab,32'hc00);
phyinit_io_write: 0x444ab, 0xc00
dwc_ddrphy_apb_wr(32'h444ac,32'h80000080);
phyinit_io_write: 0x444ac, 0x80000080
dwc_ddrphy_apb_wr(32'h444ad,32'hfc0);
phyinit_io_write: 0x444ad, 0xfc0
dwc_ddrphy_apb_wr(32'h444ae,32'h4000c00);
phyinit_io_write: 0x444ae, 0x4000c00
dwc_ddrphy_apb_wr(32'h444af,32'h0);
phyinit_io_write: 0x444af, 0x0
dwc_ddrphy_apb_wr(32'h444b0,32'h88000480);
phyinit_io_write: 0x444b0, 0x88000480
dwc_ddrphy_apb_wr(32'h444b1,32'h802);
phyinit_io_write: 0x444b1, 0x802
dwc_ddrphy_apb_wr(32'h444b2,32'h1e0);
phyinit_io_write: 0x444b2, 0x1e0
dwc_ddrphy_apb_wr(32'h444b3,32'h0);
phyinit_io_write: 0x444b3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444b4,32'h1880);
phyinit_io_write: 0x444b4, 0x1880
dwc_ddrphy_apb_wr(32'h444b5,32'h33c2);
phyinit_io_write: 0x444b5, 0x33c2
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 14
dwc_ddrphy_apb_wr(32'h444b6,32'h9c1);
phyinit_io_write: 0x444b6, 0x9c1
dwc_ddrphy_apb_wr(32'h444b7,32'h0);
phyinit_io_write: 0x444b7, 0x0
dwc_ddrphy_apb_wr(32'h444b8,32'h9c000d11);
phyinit_io_write: 0x444b8, 0x9c000d11
dwc_ddrphy_apb_wr(32'h444b9,32'h1c01);
phyinit_io_write: 0x444b9, 0x1c01
dwc_ddrphy_apb_wr(32'h444ba,32'h4001011);
phyinit_io_write: 0x444ba, 0x4001011
dwc_ddrphy_apb_wr(32'h444bb,32'h0);
phyinit_io_write: 0x444bb, 0x0
dwc_ddrphy_apb_wr(32'h444bc,32'h9c001111);
phyinit_io_write: 0x444bc, 0x9c001111
dwc_ddrphy_apb_wr(32'h444bd,32'h1c03);
phyinit_io_write: 0x444bd, 0x1c03
dwc_ddrphy_apb_wr(32'h444be,32'h4001011);
phyinit_io_write: 0x444be, 0x4001011
dwc_ddrphy_apb_wr(32'h444bf,32'h0);
phyinit_io_write: 0x444bf, 0x0
dwc_ddrphy_apb_wr(32'h444c0,32'h9c000091);
phyinit_io_write: 0x444c0, 0x9c000091
dwc_ddrphy_apb_wr(32'h444c1,32'h1c01);
phyinit_io_write: 0x444c1, 0x1c01
dwc_ddrphy_apb_wr(32'h444c2,32'h9c000091);
phyinit_io_write: 0x444c2, 0x9c000091
dwc_ddrphy_apb_wr(32'h444c3,32'h1c03);
phyinit_io_write: 0x444c3, 0x1c03
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 8
dwc_ddrphy_apb_wr(32'h444c4,32'h9a921);
phyinit_io_write: 0x444c4, 0x9a921
dwc_ddrphy_apb_wr(32'h444c5,32'h0);
phyinit_io_write: 0x444c5, 0x0
dwc_ddrphy_apb_wr(32'h444c6,32'hb8000480);
phyinit_io_write: 0x444c6, 0xb8000480
dwc_ddrphy_apb_wr(32'h444c7,32'h801);
phyinit_io_write: 0x444c7, 0x801
dwc_ddrphy_apb_wr(32'h444c8,32'h4000800);
phyinit_io_write: 0x444c8, 0x4000800
dwc_ddrphy_apb_wr(32'h444c9,32'h0);
phyinit_io_write: 0x444c9, 0x0
dwc_ddrphy_apb_wr(32'h444ca,32'h80068200);
phyinit_io_write: 0x444ca, 0x80068200
dwc_ddrphy_apb_wr(32'h444cb,32'h400f);
phyinit_io_write: 0x444cb, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444cc,32'h9a140);
phyinit_io_write: 0x444cc, 0x9a140
dwc_ddrphy_apb_wr(32'h444cd,32'h0);
phyinit_io_write: 0x444cd, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444ce,32'h8dc0);
phyinit_io_write: 0x444ce, 0x8dc0
dwc_ddrphy_apb_wr(32'h444cf,32'h0);
phyinit_io_write: 0x444cf, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444d0,32'h161c0);
phyinit_io_write: 0x444d0, 0x161c0
dwc_ddrphy_apb_wr(32'h444d1,32'h0);
phyinit_io_write: 0x444d1, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444d2,32'h285c0);
phyinit_io_write: 0x444d2, 0x285c0
dwc_ddrphy_apb_wr(32'h444d3,32'h0);
phyinit_io_write: 0x444d3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444d4,32'h361c0);
phyinit_io_write: 0x444d4, 0x361c0
dwc_ddrphy_apb_wr(32'h444d5,32'h0);
phyinit_io_write: 0x444d5, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444d6,32'h389c0);
phyinit_io_write: 0x444d6, 0x389c0
dwc_ddrphy_apb_wr(32'h444d7,32'h0);
phyinit_io_write: 0x444d7, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444d8,32'h3a1c0);
phyinit_io_write: 0x444d8, 0x3a1c0
dwc_ddrphy_apb_wr(32'h444d9,32'h0);
phyinit_io_write: 0x444d9, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h444da,32'h5a1c0);
phyinit_io_write: 0x444da, 0x5a1c0
dwc_ddrphy_apb_wr(32'h444db,32'h0);
phyinit_io_write: 0x444db, 0x0
dwc_ddrphy_apb_wr(32'h444dc,32'h6001c080);
phyinit_io_write: 0x444dc, 0x6001c080
dwc_ddrphy_apb_wr(32'h444dd,32'h2425);
phyinit_io_write: 0x444dd, 0x2425
dwc_ddrphy_apb_wr(32'h444de,32'h80200);
phyinit_io_write: 0x444de, 0x80200
dwc_ddrphy_apb_wr(32'h444df,32'h400e);
phyinit_io_write: 0x444df, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444e0,32'h9d940);
phyinit_io_write: 0x444e0, 0x9d940
dwc_ddrphy_apb_wr(32'h444e1,32'h0);
phyinit_io_write: 0x444e1, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444e2,32'h9cd31);
phyinit_io_write: 0x444e2, 0x9cd31
dwc_ddrphy_apb_wr(32'h444e3,32'h0);
phyinit_io_write: 0x444e3, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444e4,32'h6e9c0);
phyinit_io_write: 0x444e4, 0x6e9c0
dwc_ddrphy_apb_wr(32'h444e5,32'h0);
phyinit_io_write: 0x444e5, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444e6,32'h80008600);
phyinit_io_write: 0x444e6, 0x80008600
dwc_ddrphy_apb_wr(32'h444e7,32'h0);
phyinit_io_write: 0x444e7, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444e8,32'h9d940);
phyinit_io_write: 0x444e8, 0x9d940
dwc_ddrphy_apb_wr(32'h444e9,32'h0);
phyinit_io_write: 0x444e9, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444ea,32'h729c2);
phyinit_io_write: 0x444ea, 0x729c2
dwc_ddrphy_apb_wr(32'h444eb,32'h0);
phyinit_io_write: 0x444eb, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444ec,32'h40006611);
phyinit_io_write: 0x444ec, 0x40006611
dwc_ddrphy_apb_wr(32'h444ed,32'h0);
phyinit_io_write: 0x444ed, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h444ee,32'ha2151);
phyinit_io_write: 0x444ee, 0xa2151
dwc_ddrphy_apb_wr(32'h444ef,32'h0);
phyinit_io_write: 0x444ef, 0x0
dwc_ddrphy_apb_wr(32'h444f0,32'h80068211);
phyinit_io_write: 0x444f0, 0x80068211
dwc_ddrphy_apb_wr(32'h444f1,32'h400f);
phyinit_io_write: 0x444f1, 0x400f
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h444f2,32'ha2151);
phyinit_io_write: 0x444f2, 0xa2151
dwc_ddrphy_apb_wr(32'h444f3,32'h0);
phyinit_io_write: 0x444f3, 0x0
dwc_ddrphy_apb_wr(32'h444f4,32'h80211);
phyinit_io_write: 0x444f4, 0x80211
dwc_ddrphy_apb_wr(32'h444f5,32'h400e);
phyinit_io_write: 0x444f5, 0x400e
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h444f6,32'h9f951);
phyinit_io_write: 0x444f6, 0x9f951
dwc_ddrphy_apb_wr(32'h444f7,32'h0);
phyinit_io_write: 0x444f7, 0x0
dwc_ddrphy_apb_wr(32'h444f8,32'h80008611);
phyinit_io_write: 0x444f8, 0x80008611
dwc_ddrphy_apb_wr(32'h444f9,32'h0);
phyinit_io_write: 0x444f9, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h444fa,32'ha0571);
phyinit_io_write: 0x444fa, 0xa0571
dwc_ddrphy_apb_wr(32'h444fb,32'h0);
phyinit_io_write: 0x444fb, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h444fc,32'h1031);
phyinit_io_write: 0x444fc, 0x1031
dwc_ddrphy_apb_wr(32'h444fd,32'h0);
phyinit_io_write: 0x444fd, 0x0
dwc_ddrphy_apb_wr(32'h444fe,32'h1031);
phyinit_io_write: 0x444fe, 0x1031
dwc_ddrphy_apb_wr(32'h444ff,32'h0);
phyinit_io_write: 0x444ff, 0x0
dwc_ddrphy_apb_wr(32'h44500,32'h2c31);
phyinit_io_write: 0x44500, 0x2c31
dwc_ddrphy_apb_wr(32'h44501,32'h0);
phyinit_io_write: 0x44501, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 14
dwc_ddrphy_apb_wr(32'h44502,32'ha8000091);
phyinit_io_write: 0x44502, 0xa8000091
dwc_ddrphy_apb_wr(32'h44503,32'h1c06);
phyinit_io_write: 0x44503, 0x1c06
dwc_ddrphy_apb_wr(32'h44504,32'h80016891);
phyinit_io_write: 0x44504, 0x80016891
dwc_ddrphy_apb_wr(32'h44505,32'h1c04);
phyinit_io_write: 0x44505, 0x1c04
dwc_ddrphy_apb_wr(32'h44506,32'h4000400);
phyinit_io_write: 0x44506, 0x4000400
dwc_ddrphy_apb_wr(32'h44507,32'h0);
phyinit_io_write: 0x44507, 0x0
dwc_ddrphy_apb_wr(32'h44508,32'h80016c91);
phyinit_io_write: 0x44508, 0x80016c91
dwc_ddrphy_apb_wr(32'h44509,32'h1c04);
phyinit_io_write: 0x44509, 0x1c04
dwc_ddrphy_apb_wr(32'h4450a,32'h4000800);
phyinit_io_write: 0x4450a, 0x4000800
dwc_ddrphy_apb_wr(32'h4450b,32'h0);
phyinit_io_write: 0x4450b, 0x0
dwc_ddrphy_apb_wr(32'h4450c,32'h851);
phyinit_io_write: 0x4450c, 0x851
dwc_ddrphy_apb_wr(32'h4450d,32'h6000);
phyinit_io_write: 0x4450d, 0x6000
dwc_ddrphy_apb_wr(32'h4450e,32'h80000091);
phyinit_io_write: 0x4450e, 0x80000091
dwc_ddrphy_apb_wr(32'h4450f,32'h1c04);
phyinit_io_write: 0x4450f, 0x1c04
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h44510,32'h24000091);
phyinit_io_write: 0x44510, 0x24000091
dwc_ddrphy_apb_wr(32'h44511,32'h1e420);
phyinit_io_write: 0x44511, 0x1e420
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44512,32'h881c0);
phyinit_io_write: 0x44512, 0x881c0
dwc_ddrphy_apb_wr(32'h44513,32'h0);
phyinit_io_write: 0x44513, 0x0
dwc_ddrphy_apb_wr(32'h44514,32'h0);
phyinit_io_write: 0x44514, 0x0
dwc_ddrphy_apb_wr(32'h44515,32'h0);
phyinit_io_write: 0x44515, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 6
dwc_ddrphy_apb_wr(32'h44516,32'h8c9c0);
phyinit_io_write: 0x44516, 0x8c9c0
dwc_ddrphy_apb_wr(32'h44517,32'h0);
phyinit_io_write: 0x44517, 0x0
dwc_ddrphy_apb_wr(32'h44518,32'h24000480);
phyinit_io_write: 0x44518, 0x24000480
dwc_ddrphy_apb_wr(32'h44519,32'h1c01);
phyinit_io_write: 0x44519, 0x1c01
dwc_ddrphy_apb_wr(32'h4451a,32'h400);
phyinit_io_write: 0x4451a, 0x400
dwc_ddrphy_apb_wr(32'h4451b,32'h0);
phyinit_io_write: 0x4451b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 22
dwc_ddrphy_apb_wr(32'h4451c,32'h50000080);
phyinit_io_write: 0x4451c, 0x50000080
dwc_ddrphy_apb_wr(32'h4451d,32'h1c01);
phyinit_io_write: 0x4451d, 0x1c01
dwc_ddrphy_apb_wr(32'h4451e,32'h9c000d00);
phyinit_io_write: 0x4451e, 0x9c000d00
dwc_ddrphy_apb_wr(32'h4451f,32'h1c01);
phyinit_io_write: 0x4451f, 0x1c01
dwc_ddrphy_apb_wr(32'h44520,32'h4001000);
phyinit_io_write: 0x44520, 0x4001000
dwc_ddrphy_apb_wr(32'h44521,32'h0);
phyinit_io_write: 0x44521, 0x0
dwc_ddrphy_apb_wr(32'h44522,32'h9c001100);
phyinit_io_write: 0x44522, 0x9c001100
dwc_ddrphy_apb_wr(32'h44523,32'h1c03);
phyinit_io_write: 0x44523, 0x1c03
dwc_ddrphy_apb_wr(32'h44524,32'h4001000);
phyinit_io_write: 0x44524, 0x4001000
dwc_ddrphy_apb_wr(32'h44525,32'h0);
phyinit_io_write: 0x44525, 0x0
dwc_ddrphy_apb_wr(32'h44526,32'h9c000080);
phyinit_io_write: 0x44526, 0x9c000080
dwc_ddrphy_apb_wr(32'h44527,32'h1c01);
phyinit_io_write: 0x44527, 0x1c01
dwc_ddrphy_apb_wr(32'h44528,32'h9c000080);
phyinit_io_write: 0x44528, 0x9c000080
dwc_ddrphy_apb_wr(32'h44529,32'h1c03);
phyinit_io_write: 0x44529, 0x1c03
dwc_ddrphy_apb_wr(32'h4452a,32'h1880);
phyinit_io_write: 0x4452a, 0x1880
dwc_ddrphy_apb_wr(32'h4452b,32'h33c2);
phyinit_io_write: 0x4452b, 0x33c2
dwc_ddrphy_apb_wr(32'h4452c,32'hb8000480);
phyinit_io_write: 0x4452c, 0xb8000480
dwc_ddrphy_apb_wr(32'h4452d,32'h801);
phyinit_io_write: 0x4452d, 0x801
dwc_ddrphy_apb_wr(32'h4452e,32'h4000c00);
phyinit_io_write: 0x4452e, 0x4000c00
dwc_ddrphy_apb_wr(32'h4452f,32'h0);
phyinit_io_write: 0x4452f, 0x0
dwc_ddrphy_apb_wr(32'h44530,32'h24000491);
phyinit_io_write: 0x44530, 0x24000491
dwc_ddrphy_apb_wr(32'h44531,32'h1e420);
phyinit_io_write: 0x44531, 0x1e420
[dwc_ddrphy_phyinit_LoadPIECodeSections] Matched NO enable_bits = 0x40, type = 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 10
dwc_ddrphy_apb_wr(32'h44532,32'ha8000080);
phyinit_io_write: 0x44532, 0xa8000080
dwc_ddrphy_apb_wr(32'h44533,32'h1c06);
phyinit_io_write: 0x44533, 0x1c06
dwc_ddrphy_apb_wr(32'h44534,32'h80012880);
phyinit_io_write: 0x44534, 0x80012880
dwc_ddrphy_apb_wr(32'h44535,32'h1c04);
phyinit_io_write: 0x44535, 0x1c04
dwc_ddrphy_apb_wr(32'h44536,32'h4000400);
phyinit_io_write: 0x44536, 0x4000400
dwc_ddrphy_apb_wr(32'h44537,32'h0);
phyinit_io_write: 0x44537, 0x0
dwc_ddrphy_apb_wr(32'h44538,32'h80012c80);
phyinit_io_write: 0x44538, 0x80012c80
dwc_ddrphy_apb_wr(32'h44539,32'h1c04);
phyinit_io_write: 0x44539, 0x1c04
dwc_ddrphy_apb_wr(32'h4453a,32'h4000800);
phyinit_io_write: 0x4453a, 0x4000800
dwc_ddrphy_apb_wr(32'h4453b,32'h0);
phyinit_io_write: 0x4453b, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 52
dwc_ddrphy_apb_wr(32'h4453c,32'h840);
phyinit_io_write: 0x4453c, 0x840
dwc_ddrphy_apb_wr(32'h4453d,32'h6000);
phyinit_io_write: 0x4453d, 0x6000
dwc_ddrphy_apb_wr(32'h4453e,32'h80000080);
phyinit_io_write: 0x4453e, 0x80000080
dwc_ddrphy_apb_wr(32'h4453f,32'h1c04);
phyinit_io_write: 0x4453f, 0x1c04
dwc_ddrphy_apb_wr(32'h44540,32'h2c000080);
phyinit_io_write: 0x44540, 0x2c000080
dwc_ddrphy_apb_wr(32'h44541,32'h7c2);
phyinit_io_write: 0x44541, 0x7c2
dwc_ddrphy_apb_wr(32'h44542,32'h8c200080);
phyinit_io_write: 0x44542, 0x8c200080
dwc_ddrphy_apb_wr(32'h44543,32'hfc2);
phyinit_io_write: 0x44543, 0xfc2
dwc_ddrphy_apb_wr(32'h44544,32'h200600);
phyinit_io_write: 0x44544, 0x200600
dwc_ddrphy_apb_wr(32'h44545,32'h20);
phyinit_io_write: 0x44545, 0x20
dwc_ddrphy_apb_wr(32'h44546,32'h883c0080);
phyinit_io_write: 0x44546, 0x883c0080
dwc_ddrphy_apb_wr(32'h44547,32'hc02);
phyinit_io_write: 0x44547, 0xc02
dwc_ddrphy_apb_wr(32'h44548,32'h883c00c0);
phyinit_io_write: 0x44548, 0x883c00c0
dwc_ddrphy_apb_wr(32'h44549,32'hc42);
phyinit_io_write: 0x44549, 0xc42
dwc_ddrphy_apb_wr(32'h4454a,32'h98000480);
phyinit_io_write: 0x4454a, 0x98000480
dwc_ddrphy_apb_wr(32'h4454b,32'hfc2);
phyinit_io_write: 0x4454b, 0xfc2
dwc_ddrphy_apb_wr(32'h4454c,32'h28000480);
phyinit_io_write: 0x4454c, 0x28000480
dwc_ddrphy_apb_wr(32'h4454d,32'hfc0);
phyinit_io_write: 0x4454d, 0xfc0
dwc_ddrphy_apb_wr(32'h4454e,32'h4001000);
phyinit_io_write: 0x4454e, 0x4001000
dwc_ddrphy_apb_wr(32'h4454f,32'h0);
phyinit_io_write: 0x4454f, 0x0
dwc_ddrphy_apb_wr(32'h44550,32'h80fffc80);
phyinit_io_write: 0x44550, 0x80fffc80
dwc_ddrphy_apb_wr(32'h44551,32'hfc2);
phyinit_io_write: 0x44551, 0xfc2
dwc_ddrphy_apb_wr(32'h44552,32'h247ffc80);
phyinit_io_write: 0x44552, 0x247ffc80
dwc_ddrphy_apb_wr(32'h44553,32'h7c2);
phyinit_io_write: 0x44553, 0x7c2
dwc_ddrphy_apb_wr(32'h44554,32'h281ffc80);
phyinit_io_write: 0x44554, 0x281ffc80
dwc_ddrphy_apb_wr(32'h44555,32'h7c2);
phyinit_io_write: 0x44555, 0x7c2
dwc_ddrphy_apb_wr(32'h44556,32'h4000400);
phyinit_io_write: 0x44556, 0x4000400
dwc_ddrphy_apb_wr(32'h44557,32'h0);
phyinit_io_write: 0x44557, 0x0
dwc_ddrphy_apb_wr(32'h44558,32'he0000480);
phyinit_io_write: 0x44558, 0xe0000480
dwc_ddrphy_apb_wr(32'h44559,32'h803);
phyinit_io_write: 0x44559, 0x803
dwc_ddrphy_apb_wr(32'h4455a,32'h28000080);
phyinit_io_write: 0x4455a, 0x28000080
dwc_ddrphy_apb_wr(32'h4455b,32'hfc0);
phyinit_io_write: 0x4455b, 0xfc0
dwc_ddrphy_apb_wr(32'h4455c,32'h800600);
phyinit_io_write: 0x4455c, 0x800600
dwc_ddrphy_apb_wr(32'h4455d,32'h80);
phyinit_io_write: 0x4455d, 0x80
dwc_ddrphy_apb_wr(32'h4455e,32'h400004e2);
phyinit_io_write: 0x4455e, 0x400004e2
dwc_ddrphy_apb_wr(32'h4455f,32'h2c0c);
phyinit_io_write: 0x4455f, 0x2c0c
dwc_ddrphy_apb_wr(32'h44560,32'h4000800);
phyinit_io_write: 0x44560, 0x4000800
dwc_ddrphy_apb_wr(32'h44561,32'h0);
phyinit_io_write: 0x44561, 0x0
dwc_ddrphy_apb_wr(32'h44562,32'h400000e2);
phyinit_io_write: 0x44562, 0x400000e2
dwc_ddrphy_apb_wr(32'h44563,32'h2c0c);
phyinit_io_write: 0x44563, 0x2c0c
dwc_ddrphy_apb_wr(32'h44564,32'h4000800);
phyinit_io_write: 0x44564, 0x4000800
dwc_ddrphy_apb_wr(32'h44565,32'h0);
phyinit_io_write: 0x44565, 0x0
dwc_ddrphy_apb_wr(32'h44566,32'h800004e0);
phyinit_io_write: 0x44566, 0x800004e0
dwc_ddrphy_apb_wr(32'h44567,32'h2c0c);
phyinit_io_write: 0x44567, 0x2c0c
dwc_ddrphy_apb_wr(32'h44568,32'h800000e0);
phyinit_io_write: 0x44568, 0x800000e0
dwc_ddrphy_apb_wr(32'h44569,32'h2c0c);
phyinit_io_write: 0x44569, 0x2c0c
dwc_ddrphy_apb_wr(32'h4456a,32'h4000c00);
phyinit_io_write: 0x4456a, 0x4000c00
dwc_ddrphy_apb_wr(32'h4456b,32'h0);
phyinit_io_write: 0x4456b, 0x0
dwc_ddrphy_apb_wr(32'h4456c,32'h24000080);
phyinit_io_write: 0x4456c, 0x24000080
dwc_ddrphy_apb_wr(32'h4456d,32'h1c01);
phyinit_io_write: 0x4456d, 0x1c01
dwc_ddrphy_apb_wr(32'h4456e,32'h10000200);
phyinit_io_write: 0x4456e, 0x10000200
dwc_ddrphy_apb_wr(32'h4456f,32'h5000);
phyinit_io_write: 0x4456f, 0x5000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 4
dwc_ddrphy_apb_wr(32'h44570,32'hae940);
phyinit_io_write: 0x44570, 0xae940
dwc_ddrphy_apb_wr(32'h44571,32'h0);
phyinit_io_write: 0x44571, 0x0
dwc_ddrphy_apb_wr(32'h44572,32'h40);
phyinit_io_write: 0x44572, 0x40
dwc_ddrphy_apb_wr(32'h44573,32'h4000);
phyinit_io_write: 0x44573, 0x4000
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 48
dwc_ddrphy_apb_wr(32'h44574,32'h28000480);
phyinit_io_write: 0x44574, 0x28000480
dwc_ddrphy_apb_wr(32'h44575,32'hfc0);
phyinit_io_write: 0x44575, 0xfc0
dwc_ddrphy_apb_wr(32'h44576,32'h4001000);
phyinit_io_write: 0x44576, 0x4001000
dwc_ddrphy_apb_wr(32'h44577,32'h0);
phyinit_io_write: 0x44577, 0x0
dwc_ddrphy_apb_wr(32'h44578,32'he0000080);
phyinit_io_write: 0x44578, 0xe0000080
dwc_ddrphy_apb_wr(32'h44579,32'h803);
phyinit_io_write: 0x44579, 0x803
dwc_ddrphy_apb_wr(32'h4457a,32'h4000800);
phyinit_io_write: 0x4457a, 0x4000800
dwc_ddrphy_apb_wr(32'h4457b,32'h0);
phyinit_io_write: 0x4457b, 0x0
dwc_ddrphy_apb_wr(32'h4457c,32'h28000080);
phyinit_io_write: 0x4457c, 0x28000080
dwc_ddrphy_apb_wr(32'h4457d,32'hfc0);
phyinit_io_write: 0x4457d, 0xfc0
dwc_ddrphy_apb_wr(32'h4457e,32'h80000080);
phyinit_io_write: 0x4457e, 0x80000080
dwc_ddrphy_apb_wr(32'h4457f,32'hfc2);
phyinit_io_write: 0x4457f, 0xfc2
dwc_ddrphy_apb_wr(32'h44580,32'h98000080);
phyinit_io_write: 0x44580, 0x98000080
dwc_ddrphy_apb_wr(32'h44581,32'hfc2);
phyinit_io_write: 0x44581, 0xfc2
dwc_ddrphy_apb_wr(32'h44582,32'h24000080);
phyinit_io_write: 0x44582, 0x24000080
dwc_ddrphy_apb_wr(32'h44583,32'h7c2);
phyinit_io_write: 0x44583, 0x7c2
dwc_ddrphy_apb_wr(32'h44584,32'h28000080);
phyinit_io_write: 0x44584, 0x28000080
dwc_ddrphy_apb_wr(32'h44585,32'h7c2);
phyinit_io_write: 0x44585, 0x7c2
dwc_ddrphy_apb_wr(32'h44586,32'he4000480);
phyinit_io_write: 0x44586, 0xe4000480
dwc_ddrphy_apb_wr(32'h44587,32'h801);
phyinit_io_write: 0x44587, 0x801
dwc_ddrphy_apb_wr(32'h44588,32'h4000800);
phyinit_io_write: 0x44588, 0x4000800
dwc_ddrphy_apb_wr(32'h44589,32'h0);
phyinit_io_write: 0x44589, 0x0
dwc_ddrphy_apb_wr(32'h4458a,32'he4000080);
phyinit_io_write: 0x4458a, 0xe4000080
dwc_ddrphy_apb_wr(32'h4458b,32'h801);
phyinit_io_write: 0x4458b, 0x801
dwc_ddrphy_apb_wr(32'h4458c,32'h4000800);
phyinit_io_write: 0x4458c, 0x4000800
dwc_ddrphy_apb_wr(32'h4458d,32'h0);
phyinit_io_write: 0x4458d, 0x0
dwc_ddrphy_apb_wr(32'h4458e,32'ha8000480);
phyinit_io_write: 0x4458e, 0xa8000480
dwc_ddrphy_apb_wr(32'h4458f,32'h1c04);
phyinit_io_write: 0x4458f, 0x1c04
dwc_ddrphy_apb_wr(32'h44590,32'h1020);
phyinit_io_write: 0x44590, 0x1020
dwc_ddrphy_apb_wr(32'h44591,32'h0);
phyinit_io_write: 0x44591, 0x0
dwc_ddrphy_apb_wr(32'h44592,32'h1020);
phyinit_io_write: 0x44592, 0x1020
dwc_ddrphy_apb_wr(32'h44593,32'h0);
phyinit_io_write: 0x44593, 0x0
dwc_ddrphy_apb_wr(32'h44594,32'h1020);
phyinit_io_write: 0x44594, 0x1020
dwc_ddrphy_apb_wr(32'h44595,32'h0);
phyinit_io_write: 0x44595, 0x0
dwc_ddrphy_apb_wr(32'h44596,32'h1020);
phyinit_io_write: 0x44596, 0x1020
dwc_ddrphy_apb_wr(32'h44597,32'h0);
phyinit_io_write: 0x44597, 0x0
dwc_ddrphy_apb_wr(32'h44598,32'he8030c80);
phyinit_io_write: 0x44598, 0xe8030c80
dwc_ddrphy_apb_wr(32'h44599,32'h1c01);
phyinit_io_write: 0x44599, 0x1c01
dwc_ddrphy_apb_wr(32'h4459a,32'h4000800);
phyinit_io_write: 0x4459a, 0x4000800
dwc_ddrphy_apb_wr(32'h4459b,32'h0);
phyinit_io_write: 0x4459b, 0x0
dwc_ddrphy_apb_wr(32'h4459c,32'he8000080);
phyinit_io_write: 0x4459c, 0xe8000080
dwc_ddrphy_apb_wr(32'h4459d,32'h1c01);
phyinit_io_write: 0x4459d, 0x1c01
dwc_ddrphy_apb_wr(32'h4459e,32'h4000400);
phyinit_io_write: 0x4459e, 0x4000400
dwc_ddrphy_apb_wr(32'h4459f,32'h0);
phyinit_io_write: 0x4459f, 0x0
dwc_ddrphy_apb_wr(32'h445a0,32'h9c000ca0);
phyinit_io_write: 0x445a0, 0x9c000ca0
dwc_ddrphy_apb_wr(32'h445a1,32'h1c01);
phyinit_io_write: 0x445a1, 0x1c01
dwc_ddrphy_apb_wr(32'h445a2,32'h9c0010a0);
phyinit_io_write: 0x445a2, 0x9c0010a0
dwc_ddrphy_apb_wr(32'h445a3,32'h1c03);
phyinit_io_write: 0x445a3, 0x1c03
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 2
dwc_ddrphy_apb_wr(32'h445a4,32'h9cd20);
phyinit_io_write: 0x445a4, 0x9cd20
dwc_ddrphy_apb_wr(32'h445a5,32'h0);
phyinit_io_write: 0x445a5, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 14
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 120
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 96
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 90
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 94
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 14
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 6
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 10
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 8
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 4
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 112
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 84
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 2
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 78
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 12
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 6
[dwc_ddrphy_phyinit_LoadPIECodeSections] No match for ALL enable_bits = 0x10, type = 0x0, section size = 10
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0x445a6 to 0xd00e7
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 1
dwc_ddrphy_apb_wr(32'hd00e7,32'h600);
phyinit_io_write: 0xd00e7, 0x600
[dwc_ddrphy_phyinit_LoadPIECodeSections] Moving start address from 0xd00e8 to 0x7018a
[dwc_ddrphy_phyinit_LoadPIECodeSections] Writing code section size = 1
dwc_ddrphy_apb_wr(32'h7018a,32'h0);
phyinit_io_write: 0x7018a, 0x0
[dwc_ddrphy_phyinit_LoadPIECodeSections] End of dwc_ddrphy_phyinit_LoadPIECodeSections()

dwc_ddrphy_apb_wr(32'h70324,32'h1);
phyinit_io_write: 0x70324, 0x1
dwc_ddrphy_apb_wr(32'h70325,32'h19);
phyinit_io_write: 0x70325, 0x19
dwc_ddrphy_apb_wr(32'h70326,32'h3c);
phyinit_io_write: 0x70326, 0x3c
dwc_ddrphy_apb_wr(32'h70327,32'h5f);
phyinit_io_write: 0x70327, 0x5f
dwc_ddrphy_apb_wr(32'h70328,32'h77);
phyinit_io_write: 0x70328, 0x77
dwc_ddrphy_apb_wr(32'h70329,32'h9a);
phyinit_io_write: 0x70329, 0x9a
dwc_ddrphy_apb_wr(32'h7032a,32'hbd);
phyinit_io_write: 0x7032a, 0xbd
dwc_ddrphy_apb_wr(32'h7032b,32'hd5);
phyinit_io_write: 0x7032b, 0xd5
dwc_ddrphy_apb_wr(32'h7032c,32'hf8);
phyinit_io_write: 0x7032c, 0xf8
dwc_ddrphy_apb_wr(32'h7032d,32'h11b);
phyinit_io_write: 0x7032d, 0x11b
dwc_ddrphy_apb_wr(32'h7032e,32'h133);
phyinit_io_write: 0x7032e, 0x133
dwc_ddrphy_apb_wr(32'h7032f,32'h156);
phyinit_io_write: 0x7032f, 0x156
dwc_ddrphy_apb_wr(32'h70330,32'h179);
phyinit_io_write: 0x70330, 0x179
dwc_ddrphy_apb_wr(32'h70331,32'h17d);
phyinit_io_write: 0x70331, 0x17d
dwc_ddrphy_apb_wr(32'h70332,32'h17f);
phyinit_io_write: 0x70332, 0x17f
dwc_ddrphy_apb_wr(32'h70333,32'h183);
phyinit_io_write: 0x70333, 0x183
dwc_ddrphy_apb_wr(32'h70334,32'h185);
phyinit_io_write: 0x70334, 0x185
dwc_ddrphy_apb_wr(32'h70335,32'h186);
phyinit_io_write: 0x70335, 0x186
dwc_ddrphy_apb_wr(32'h70337,32'h187);
phyinit_io_write: 0x70337, 0x187
dwc_ddrphy_apb_wr(32'h70338,32'h189);
phyinit_io_write: 0x70338, 0x189
dwc_ddrphy_apb_wr(32'h7033a,32'h18a);
phyinit_io_write: 0x7033a, 0x18a
dwc_ddrphy_apb_wr(32'h7033b,32'h1a3);
phyinit_io_write: 0x7033b, 0x1a3
dwc_ddrphy_apb_wr(32'h7033c,32'h1ad);
phyinit_io_write: 0x7033c, 0x1ad
dwc_ddrphy_apb_wr(32'h7033d,32'h1c5);
phyinit_io_write: 0x7033d, 0x1c5
dwc_ddrphy_apb_wr(32'h7034e,32'h1d5);
phyinit_io_write: 0x7034e, 0x1d5
dwc_ddrphy_apb_wr(32'h7034f,32'h1ed);
phyinit_io_write: 0x7034f, 0x1ed
dwc_ddrphy_apb_wr(32'h70350,32'h1f6);
phyinit_io_write: 0x70350, 0x1f6
dwc_ddrphy_apb_wr(32'h70351,32'h208);
phyinit_io_write: 0x70351, 0x208
dwc_ddrphy_apb_wr(32'h7038b,32'h18);
phyinit_io_write: 0x7038b, 0x18
dwc_ddrphy_apb_wr(32'h7038c,32'h3b);
phyinit_io_write: 0x7038c, 0x3b
dwc_ddrphy_apb_wr(32'h7038d,32'h5e);
phyinit_io_write: 0x7038d, 0x5e
dwc_ddrphy_apb_wr(32'h7038e,32'h76);
phyinit_io_write: 0x7038e, 0x76
dwc_ddrphy_apb_wr(32'h7038f,32'h99);
phyinit_io_write: 0x7038f, 0x99
dwc_ddrphy_apb_wr(32'h70390,32'hbc);
phyinit_io_write: 0x70390, 0xbc
dwc_ddrphy_apb_wr(32'h70391,32'hd4);
phyinit_io_write: 0x70391, 0xd4
dwc_ddrphy_apb_wr(32'h70392,32'hf7);
phyinit_io_write: 0x70392, 0xf7
dwc_ddrphy_apb_wr(32'h70393,32'h11a);
phyinit_io_write: 0x70393, 0x11a
dwc_ddrphy_apb_wr(32'h70394,32'h132);
phyinit_io_write: 0x70394, 0x132
dwc_ddrphy_apb_wr(32'h70395,32'h155);
phyinit_io_write: 0x70395, 0x155
dwc_ddrphy_apb_wr(32'h70396,32'h178);
phyinit_io_write: 0x70396, 0x178
dwc_ddrphy_apb_wr(32'h70397,32'h17c);
phyinit_io_write: 0x70397, 0x17c
dwc_ddrphy_apb_wr(32'h70398,32'h17e);
phyinit_io_write: 0x70398, 0x17e
dwc_ddrphy_apb_wr(32'h70399,32'h182);
phyinit_io_write: 0x70399, 0x182
dwc_ddrphy_apb_wr(32'h7039a,32'h184);
phyinit_io_write: 0x7039a, 0x184
dwc_ddrphy_apb_wr(32'h7039b,32'h185);
phyinit_io_write: 0x7039b, 0x185
dwc_ddrphy_apb_wr(32'h7039c,32'h186);
phyinit_io_write: 0x7039c, 0x186
dwc_ddrphy_apb_wr(32'h7039e,32'h188);
phyinit_io_write: 0x7039e, 0x188
dwc_ddrphy_apb_wr(32'h7039f,32'h189);
phyinit_io_write: 0x7039f, 0x189
dwc_ddrphy_apb_wr(32'h703a1,32'h1a2);
phyinit_io_write: 0x703a1, 0x1a2
dwc_ddrphy_apb_wr(32'h703a2,32'h1ac);
phyinit_io_write: 0x703a2, 0x1ac
dwc_ddrphy_apb_wr(32'h703a3,32'h1c4);
phyinit_io_write: 0x703a3, 0x1c4
dwc_ddrphy_apb_wr(32'h703a4,32'h1d4);
phyinit_io_write: 0x703a4, 0x1d4
dwc_ddrphy_apb_wr(32'h703b5,32'h1ec);
phyinit_io_write: 0x703b5, 0x1ec
dwc_ddrphy_apb_wr(32'h703b6,32'h1f5);
phyinit_io_write: 0x703b6, 0x1f5
dwc_ddrphy_apb_wr(32'h703b7,32'h207);
phyinit_io_write: 0x703b7, 0x207
dwc_ddrphy_apb_wr(32'h703b8,32'h218);
phyinit_io_write: 0x703b8, 0x218
dwc_ddrphy_apb_wr(32'h70200,32'h38c);
phyinit_io_write: 0x70200, 0x38c
dwc_ddrphy_apb_wr(32'h70202,32'h3cd);
phyinit_io_write: 0x70202, 0x3cd
dwc_ddrphy_apb_wr(32'h70204,32'hc0);
phyinit_io_write: 0x70204, 0xc0
dwc_ddrphy_apb_wr(32'h70205,32'h246);
phyinit_io_write: 0x70205, 0x246
dwc_ddrphy_apb_wr(32'h70206,32'h101);
phyinit_io_write: 0x70206, 0x101
dwc_ddrphy_apb_wr(32'h70207,32'h287);
phyinit_io_write: 0x70207, 0x287
dwc_ddrphy_apb_wr(32'h70208,32'h142);
phyinit_io_write: 0x70208, 0x142
dwc_ddrphy_apb_wr(32'h70209,32'h2c8);
phyinit_io_write: 0x70209, 0x2c8
dwc_ddrphy_apb_wr(32'h7020a,32'h10);
phyinit_io_write: 0x7020a, 0x10
dwc_ddrphy_apb_wr(32'h7020c,32'h13);
phyinit_io_write: 0x7020c, 0x13
dwc_ddrphy_apb_wr(32'h7020e,32'h14);
phyinit_io_write: 0x7020e, 0x14
dwc_ddrphy_apb_wr(32'h70212,32'h2a);
phyinit_io_write: 0x70212, 0x2a
dwc_ddrphy_apb_wr(32'h70213,32'h16);
phyinit_io_write: 0x70213, 0x16
dwc_ddrphy_apb_wr(32'h70214,32'h2b);
phyinit_io_write: 0x70214, 0x2b
dwc_ddrphy_apb_wr(32'h70215,32'h17);
phyinit_io_write: 0x70215, 0x17
dwc_ddrphy_apb_wr(32'h70216,32'h2c);
phyinit_io_write: 0x70216, 0x2c
dwc_ddrphy_apb_wr(32'h70217,32'h18);
phyinit_io_write: 0x70217, 0x18
dwc_ddrphy_apb_wr(32'h70218,32'h2d);
phyinit_io_write: 0x70218, 0x2d
dwc_ddrphy_apb_wr(32'h70219,32'h19);
phyinit_io_write: 0x70219, 0x19
dwc_ddrphy_apb_wr(32'h7021a,32'h11);
phyinit_io_write: 0x7021a, 0x11
dwc_ddrphy_apb_wr(32'h9001c,32'h25a);
phyinit_io_write: 0x9001c, 0x25a
dwc_ddrphy_apb_wr(32'h9001d,32'h25a);
phyinit_io_write: 0x9001d, 0x25a
dwc_ddrphy_apb_wr(32'h9001e,32'h25a);
phyinit_io_write: 0x9001e, 0x25a
dwc_ddrphy_apb_wr(32'h9001f,32'h25a);
phyinit_io_write: 0x9001f, 0x25a
dwc_ddrphy_apb_wr(32'h90020,32'h28e);
phyinit_io_write: 0x90020, 0x28e
dwc_ddrphy_apb_wr(32'h90021,32'h25a);
phyinit_io_write: 0x90021, 0x25a
dwc_ddrphy_apb_wr(32'h90022,32'h0);
phyinit_io_write: 0x90022, 0x0
dwc_ddrphy_apb_wr(32'h90023,32'h0);
phyinit_io_write: 0x90023, 0x0
dwc_ddrphy_apb_wr(32'h90024,32'h0);
phyinit_io_write: 0x90024, 0x0
dwc_ddrphy_apb_wr(32'h90025,32'h0);
phyinit_io_write: 0x90025, 0x0
dwc_ddrphy_apb_wr(32'h90026,32'h0);
phyinit_io_write: 0x90026, 0x0
dwc_ddrphy_apb_wr(32'h90027,32'h0);
phyinit_io_write: 0x90027, 0x0
dwc_ddrphy_apb_wr(32'h9002b,32'h28b);
phyinit_io_write: 0x9002b, 0x28b
dwc_ddrphy_apb_wr(32'h90708,32'h7ffde000);
phyinit_io_write: 0x90708, 0x7ffde000
 [dwc_ddrphy_phyinit_LoadPieProdCode] Pstate=0, programming PieCtrlStartVec0 to 0x0
dwc_ddrphy_apb_wr(32'h190708,32'h7ffde000);
phyinit_io_write: 0x190708, 0x7ffde000
 [dwc_ddrphy_phyinit_LoadPieProdCode] Pstate=1, programming PieCtrlStartVec0 to 0x100000
dwc_ddrphy_apb_wr(32'h290708,32'h7ffde000);
phyinit_io_write: 0x290708, 0x7ffde000
 [dwc_ddrphy_phyinit_LoadPieProdCode] Pstate=2, programming PieCtrlStartVec0 to 0x200000
dwc_ddrphy_apb_wr(32'h390708,32'h7ffde000);
phyinit_io_write: 0x390708, 0x7ffde000
 [dwc_ddrphy_phyinit_LoadPieProdCode] Pstate=3, programming PieCtrlStartVec0 to 0x300000
[loadAcsmMRW] Start of loadAcsmMRW() inPsLoop=0
[loadAcsmMRW] PState=0, Frequency=800, tck_ps=1250, dly=8
[loadAcsmMRW] Programming ACSMRptCntOverride to 2
dwc_ddrphy_apb_wr(32'h70145,32'h2);
phyinit_io_write: 0x70145, 0x2
[loadAcsmMRW] MR1=0xb0
[dwc_ddrphy_mr_inst] Storing MRW MA=19 OP=0x0 CS=0xf at row addr=0x2
dwc_ddrphy_apb_wr(32'h41004,32'hc9d8);
phyinit_io_write: 0x41004, 0xc9d8
dwc_ddrphy_apb_wr(32'h41005,32'h0);
phyinit_io_write: 0x41005, 0x0
dwc_ddrphy_apb_wr(32'h41006,32'hc008);
phyinit_io_write: 0x41006, 0xc008
dwc_ddrphy_apb_wr(32'h41007,32'h0);
phyinit_io_write: 0x41007, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41008,32'h0);
phyinit_io_write: 0x41008, 0x0
dwc_ddrphy_apb_wr(32'h41009,32'h4b000000);
phyinit_io_write: 0x41009, 0x4b000000
dwc_ddrphy_apb_wr(32'h4100a,32'h0);
phyinit_io_write: 0x4100a, 0x0
dwc_ddrphy_apb_wr(32'h4100b,32'h0);
phyinit_io_write: 0x4100b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=18 OP=0x18 CS=0xf at row addr=0x6
dwc_ddrphy_apb_wr(32'h4100c,32'hc958);
phyinit_io_write: 0x4100c, 0xc958
dwc_ddrphy_apb_wr(32'h4100d,32'h0);
phyinit_io_write: 0x4100d, 0x0
dwc_ddrphy_apb_wr(32'h4100e,32'hcc08);
phyinit_io_write: 0x4100e, 0xcc08
dwc_ddrphy_apb_wr(32'h4100f,32'h0);
phyinit_io_write: 0x4100f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41010,32'h0);
phyinit_io_write: 0x41010, 0x0
dwc_ddrphy_apb_wr(32'h41011,32'h4b000000);
phyinit_io_write: 0x41011, 0x4b000000
dwc_ddrphy_apb_wr(32'h41012,32'h0);
phyinit_io_write: 0x41012, 0x0
dwc_ddrphy_apb_wr(32'h41013,32'h0);
phyinit_io_write: 0x41013, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=1 OP=0xb0 CS=0xf at row addr=0xa
dwc_ddrphy_apb_wr(32'h41014,32'hc0d8);
phyinit_io_write: 0x41014, 0xc0d8
dwc_ddrphy_apb_wr(32'h41015,32'h0);
phyinit_io_write: 0x41015, 0x0
dwc_ddrphy_apb_wr(32'h41016,32'hd848);
phyinit_io_write: 0x41016, 0xd848
dwc_ddrphy_apb_wr(32'h41017,32'h0);
phyinit_io_write: 0x41017, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41018,32'h0);
phyinit_io_write: 0x41018, 0x0
dwc_ddrphy_apb_wr(32'h41019,32'h4b000000);
phyinit_io_write: 0x41019, 0x4b000000
dwc_ddrphy_apb_wr(32'h4101a,32'h0);
phyinit_io_write: 0x4101a, 0x0
dwc_ddrphy_apb_wr(32'h4101b,32'h0);
phyinit_io_write: 0x4101b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=2 OP=0xbb CS=0xf at row addr=0xe
dwc_ddrphy_apb_wr(32'h4101c,32'hc158);
phyinit_io_write: 0x4101c, 0xc158
dwc_ddrphy_apb_wr(32'h4101d,32'h0);
phyinit_io_write: 0x4101d, 0x0
dwc_ddrphy_apb_wr(32'h4101e,32'hddc8);
phyinit_io_write: 0x4101e, 0xddc8
dwc_ddrphy_apb_wr(32'h4101f,32'h0);
phyinit_io_write: 0x4101f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41020,32'h0);
phyinit_io_write: 0x41020, 0x0
dwc_ddrphy_apb_wr(32'h41021,32'h4b000000);
phyinit_io_write: 0x41021, 0x4b000000
dwc_ddrphy_apb_wr(32'h41022,32'h0);
phyinit_io_write: 0x41022, 0x0
dwc_ddrphy_apb_wr(32'h41023,32'h0);
phyinit_io_write: 0x41023, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=3 OP=0x6 CS=0xf at row addr=0x12
dwc_ddrphy_apb_wr(32'h41024,32'hc1d8);
phyinit_io_write: 0x41024, 0xc1d8
dwc_ddrphy_apb_wr(32'h41025,32'h0);
phyinit_io_write: 0x41025, 0x0
dwc_ddrphy_apb_wr(32'h41026,32'hc308);
phyinit_io_write: 0x41026, 0xc308
dwc_ddrphy_apb_wr(32'h41027,32'h0);
phyinit_io_write: 0x41027, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41028,32'h0);
phyinit_io_write: 0x41028, 0x0
dwc_ddrphy_apb_wr(32'h41029,32'h4b000000);
phyinit_io_write: 0x41029, 0x4b000000
dwc_ddrphy_apb_wr(32'h4102a,32'h0);
phyinit_io_write: 0x4102a, 0x0
dwc_ddrphy_apb_wr(32'h4102b,32'h0);
phyinit_io_write: 0x4102b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=10 OP=0x58 CS=0xf at row addr=0x16
dwc_ddrphy_apb_wr(32'h4102c,32'hc558);
phyinit_io_write: 0x4102c, 0xc558
dwc_ddrphy_apb_wr(32'h4102d,32'h0);
phyinit_io_write: 0x4102d, 0x0
dwc_ddrphy_apb_wr(32'h4102e,32'hec08);
phyinit_io_write: 0x4102e, 0xec08
dwc_ddrphy_apb_wr(32'h4102f,32'h0);
phyinit_io_write: 0x4102f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41030,32'h0);
phyinit_io_write: 0x41030, 0x0
dwc_ddrphy_apb_wr(32'h41031,32'h4b000000);
phyinit_io_write: 0x41031, 0x4b000000
dwc_ddrphy_apb_wr(32'h41032,32'h0);
phyinit_io_write: 0x41032, 0x0
dwc_ddrphy_apb_wr(32'h41033,32'h0);
phyinit_io_write: 0x41033, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=11 OP=0x11 CS=0xf at row addr=0x1a
dwc_ddrphy_apb_wr(32'h41034,32'hc5d8);
phyinit_io_write: 0x41034, 0xc5d8
dwc_ddrphy_apb_wr(32'h41035,32'h0);
phyinit_io_write: 0x41035, 0x0
dwc_ddrphy_apb_wr(32'h41036,32'hc888);
phyinit_io_write: 0x41036, 0xc888
dwc_ddrphy_apb_wr(32'h41037,32'h0);
phyinit_io_write: 0x41037, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41038,32'h0);
phyinit_io_write: 0x41038, 0x0
dwc_ddrphy_apb_wr(32'h41039,32'h4b000000);
phyinit_io_write: 0x41039, 0x4b000000
dwc_ddrphy_apb_wr(32'h4103a,32'h0);
phyinit_io_write: 0x4103a, 0x0
dwc_ddrphy_apb_wr(32'h4103b,32'h0);
phyinit_io_write: 0x4103b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0x5 at row addr=0x1e
dwc_ddrphy_apb_wr(32'h4103c,32'h48d8);
phyinit_io_write: 0x4103c, 0x48d8
dwc_ddrphy_apb_wr(32'h4103d,32'h0);
phyinit_io_write: 0x4103d, 0x0
dwc_ddrphy_apb_wr(32'h4103e,32'h5408);
phyinit_io_write: 0x4103e, 0x5408
dwc_ddrphy_apb_wr(32'h4103f,32'h0);
phyinit_io_write: 0x4103f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0xa at row addr=0x20
dwc_ddrphy_apb_wr(32'h41040,32'h88d8);
phyinit_io_write: 0x41040, 0x88d8
dwc_ddrphy_apb_wr(32'h41041,32'h0);
phyinit_io_write: 0x41041, 0x0
dwc_ddrphy_apb_wr(32'h41042,32'h9408);
phyinit_io_write: 0x41042, 0x9408
dwc_ddrphy_apb_wr(32'h41043,32'h0);
phyinit_io_write: 0x41043, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41044,32'h0);
phyinit_io_write: 0x41044, 0x0
dwc_ddrphy_apb_wr(32'h41045,32'h4b000000);
phyinit_io_write: 0x41045, 0x4b000000
dwc_ddrphy_apb_wr(32'h41046,32'h0);
phyinit_io_write: 0x41046, 0x0
dwc_ddrphy_apb_wr(32'h41047,32'h0);
phyinit_io_write: 0x41047, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=20 OP=0x2 CS=0xf at row addr=0x24
dwc_ddrphy_apb_wr(32'h41048,32'hca58);
phyinit_io_write: 0x41048, 0xca58
dwc_ddrphy_apb_wr(32'h41049,32'h0);
phyinit_io_write: 0x41049, 0x0
dwc_ddrphy_apb_wr(32'h4104a,32'hc108);
phyinit_io_write: 0x4104a, 0xc108
dwc_ddrphy_apb_wr(32'h4104b,32'h0);
phyinit_io_write: 0x4104b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4104c,32'h0);
phyinit_io_write: 0x4104c, 0x0
dwc_ddrphy_apb_wr(32'h4104d,32'h4b000000);
phyinit_io_write: 0x4104d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4104e,32'h0);
phyinit_io_write: 0x4104e, 0x0
dwc_ddrphy_apb_wr(32'h4104f,32'h0);
phyinit_io_write: 0x4104f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=22 OP=0x0 CS=0xf at row addr=0x28
dwc_ddrphy_apb_wr(32'h41050,32'hcb58);
phyinit_io_write: 0x41050, 0xcb58
dwc_ddrphy_apb_wr(32'h41051,32'h0);
phyinit_io_write: 0x41051, 0x0
dwc_ddrphy_apb_wr(32'h41052,32'hc008);
phyinit_io_write: 0x41052, 0xc008
dwc_ddrphy_apb_wr(32'h41053,32'h0);
phyinit_io_write: 0x41053, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41054,32'h0);
phyinit_io_write: 0x41054, 0x0
dwc_ddrphy_apb_wr(32'h41055,32'h4b000000);
phyinit_io_write: 0x41055, 0x4b000000
dwc_ddrphy_apb_wr(32'h41056,32'h0);
phyinit_io_write: 0x41056, 0x0
dwc_ddrphy_apb_wr(32'h41057,32'h0);
phyinit_io_write: 0x41057, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=41 OP=0x0 CS=0xf at row addr=0x2c
dwc_ddrphy_apb_wr(32'h41058,32'hd4d8);
phyinit_io_write: 0x41058, 0xd4d8
dwc_ddrphy_apb_wr(32'h41059,32'h0);
phyinit_io_write: 0x41059, 0x0
dwc_ddrphy_apb_wr(32'h4105a,32'hc008);
phyinit_io_write: 0x4105a, 0xc008
dwc_ddrphy_apb_wr(32'h4105b,32'h0);
phyinit_io_write: 0x4105b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4105c,32'h0);
phyinit_io_write: 0x4105c, 0x0
dwc_ddrphy_apb_wr(32'h4105d,32'h4b000000);
phyinit_io_write: 0x4105d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4105e,32'h0);
phyinit_io_write: 0x4105e, 0x0
dwc_ddrphy_apb_wr(32'h4105f,32'h0);
phyinit_io_write: 0x4105f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=58 at row addr=0x30
dwc_ddrphy_apb_wr(32'h41060,32'h0);
phyinit_io_write: 0x41060, 0x0
dwc_ddrphy_apb_wr(32'h41061,32'h0);
phyinit_io_write: 0x41061, 0x0
dwc_ddrphy_apb_wr(32'h41062,32'h0);
phyinit_io_write: 0x41062, 0x0
dwc_ddrphy_apb_wr(32'h41063,32'h0);
phyinit_io_write: 0x41063, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x32
dwc_ddrphy_apb_wr(32'h41064,32'h4658);
phyinit_io_write: 0x41064, 0x4658
dwc_ddrphy_apb_wr(32'h41065,32'h0);
phyinit_io_write: 0x41065, 0x0
dwc_ddrphy_apb_wr(32'h41066,32'h4008);
phyinit_io_write: 0x41066, 0x4008
dwc_ddrphy_apb_wr(32'h41067,32'h0);
phyinit_io_write: 0x41067, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x34
dwc_ddrphy_apb_wr(32'h41068,32'h8658);
phyinit_io_write: 0x41068, 0x8658
dwc_ddrphy_apb_wr(32'h41069,32'h0);
phyinit_io_write: 0x41069, 0x0
dwc_ddrphy_apb_wr(32'h4106a,32'h8008);
phyinit_io_write: 0x4106a, 0x8008
dwc_ddrphy_apb_wr(32'h4106b,32'h0);
phyinit_io_write: 0x4106b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4106c,32'h0);
phyinit_io_write: 0x4106c, 0x0
dwc_ddrphy_apb_wr(32'h4106d,32'h4b000000);
phyinit_io_write: 0x4106d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4106e,32'h0);
phyinit_io_write: 0x4106e, 0x0
dwc_ddrphy_apb_wr(32'h4106f,32'h0);
phyinit_io_write: 0x4106f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x38
dwc_ddrphy_apb_wr(32'h41070,32'h4658);
phyinit_io_write: 0x41070, 0x4658
dwc_ddrphy_apb_wr(32'h41071,32'h0);
phyinit_io_write: 0x41071, 0x0
dwc_ddrphy_apb_wr(32'h41072,32'h4008);
phyinit_io_write: 0x41072, 0x4008
dwc_ddrphy_apb_wr(32'h41073,32'h0);
phyinit_io_write: 0x41073, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x3a
dwc_ddrphy_apb_wr(32'h41074,32'h8658);
phyinit_io_write: 0x41074, 0x8658
dwc_ddrphy_apb_wr(32'h41075,32'h0);
phyinit_io_write: 0x41075, 0x0
dwc_ddrphy_apb_wr(32'h41076,32'h8008);
phyinit_io_write: 0x41076, 0x8008
dwc_ddrphy_apb_wr(32'h41077,32'h0);
phyinit_io_write: 0x41077, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41078,32'h0);
phyinit_io_write: 0x41078, 0x0
dwc_ddrphy_apb_wr(32'h41079,32'h4b000000);
phyinit_io_write: 0x41079, 0x4b000000
dwc_ddrphy_apb_wr(32'h4107a,32'h0);
phyinit_io_write: 0x4107a, 0x0
dwc_ddrphy_apb_wr(32'h4107b,32'h0);
phyinit_io_write: 0x4107b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x3e
dwc_ddrphy_apb_wr(32'h4107c,32'h4758);
phyinit_io_write: 0x4107c, 0x4758
dwc_ddrphy_apb_wr(32'h4107d,32'h0);
phyinit_io_write: 0x4107d, 0x0
dwc_ddrphy_apb_wr(32'h4107e,32'h4008);
phyinit_io_write: 0x4107e, 0x4008
dwc_ddrphy_apb_wr(32'h4107f,32'h0);
phyinit_io_write: 0x4107f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x40
dwc_ddrphy_apb_wr(32'h41080,32'h8758);
phyinit_io_write: 0x41080, 0x8758
dwc_ddrphy_apb_wr(32'h41081,32'h0);
phyinit_io_write: 0x41081, 0x0
dwc_ddrphy_apb_wr(32'h41082,32'h8008);
phyinit_io_write: 0x41082, 0x8008
dwc_ddrphy_apb_wr(32'h41083,32'h0);
phyinit_io_write: 0x41083, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41084,32'h0);
phyinit_io_write: 0x41084, 0x0
dwc_ddrphy_apb_wr(32'h41085,32'h4b000000);
phyinit_io_write: 0x41085, 0x4b000000
dwc_ddrphy_apb_wr(32'h41086,32'h0);
phyinit_io_write: 0x41086, 0x0
dwc_ddrphy_apb_wr(32'h41087,32'h0);
phyinit_io_write: 0x41087, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x44
dwc_ddrphy_apb_wr(32'h41088,32'h47d8);
phyinit_io_write: 0x41088, 0x47d8
dwc_ddrphy_apb_wr(32'h41089,32'h0);
phyinit_io_write: 0x41089, 0x0
dwc_ddrphy_apb_wr(32'h4108a,32'h4008);
phyinit_io_write: 0x4108a, 0x4008
dwc_ddrphy_apb_wr(32'h4108b,32'h0);
phyinit_io_write: 0x4108b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x46
dwc_ddrphy_apb_wr(32'h4108c,32'h87d8);
phyinit_io_write: 0x4108c, 0x87d8
dwc_ddrphy_apb_wr(32'h4108d,32'h0);
phyinit_io_write: 0x4108d, 0x0
dwc_ddrphy_apb_wr(32'h4108e,32'h8008);
phyinit_io_write: 0x4108e, 0x8008
dwc_ddrphy_apb_wr(32'h4108f,32'h0);
phyinit_io_write: 0x4108f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41090,32'h0);
phyinit_io_write: 0x41090, 0x0
dwc_ddrphy_apb_wr(32'h41091,32'h4b000000);
phyinit_io_write: 0x41091, 0x4b000000
dwc_ddrphy_apb_wr(32'h41092,32'h0);
phyinit_io_write: 0x41092, 0x0
dwc_ddrphy_apb_wr(32'h41093,32'h0);
phyinit_io_write: 0x41093, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x4a
dwc_ddrphy_apb_wr(32'h41094,32'h4c58);
phyinit_io_write: 0x41094, 0x4c58
dwc_ddrphy_apb_wr(32'h41095,32'h0);
phyinit_io_write: 0x41095, 0x0
dwc_ddrphy_apb_wr(32'h41096,32'h4008);
phyinit_io_write: 0x41096, 0x4008
dwc_ddrphy_apb_wr(32'h41097,32'h0);
phyinit_io_write: 0x41097, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x4c
dwc_ddrphy_apb_wr(32'h41098,32'h8c58);
phyinit_io_write: 0x41098, 0x8c58
dwc_ddrphy_apb_wr(32'h41099,32'h0);
phyinit_io_write: 0x41099, 0x0
dwc_ddrphy_apb_wr(32'h4109a,32'h8008);
phyinit_io_write: 0x4109a, 0x8008
dwc_ddrphy_apb_wr(32'h4109b,32'h0);
phyinit_io_write: 0x4109b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4109c,32'h0);
phyinit_io_write: 0x4109c, 0x0
dwc_ddrphy_apb_wr(32'h4109d,32'h4b000000);
phyinit_io_write: 0x4109d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4109e,32'h0);
phyinit_io_write: 0x4109e, 0x0
dwc_ddrphy_apb_wr(32'h4109f,32'h0);
phyinit_io_write: 0x4109f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x50
dwc_ddrphy_apb_wr(32'h410a0,32'h4f58);
phyinit_io_write: 0x410a0, 0x4f58
dwc_ddrphy_apb_wr(32'h410a1,32'h0);
phyinit_io_write: 0x410a1, 0x0
dwc_ddrphy_apb_wr(32'h410a2,32'h4008);
phyinit_io_write: 0x410a2, 0x4008
dwc_ddrphy_apb_wr(32'h410a3,32'h0);
phyinit_io_write: 0x410a3, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x52
dwc_ddrphy_apb_wr(32'h410a4,32'h8f58);
phyinit_io_write: 0x410a4, 0x8f58
dwc_ddrphy_apb_wr(32'h410a5,32'h0);
phyinit_io_write: 0x410a5, 0x0
dwc_ddrphy_apb_wr(32'h410a6,32'h8008);
phyinit_io_write: 0x410a6, 0x8008
dwc_ddrphy_apb_wr(32'h410a7,32'h0);
phyinit_io_write: 0x410a7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h410a8,32'h0);
phyinit_io_write: 0x410a8, 0x0
dwc_ddrphy_apb_wr(32'h410a9,32'h4b000000);
phyinit_io_write: 0x410a9, 0x4b000000
dwc_ddrphy_apb_wr(32'h410aa,32'h0);
phyinit_io_write: 0x410aa, 0x0
dwc_ddrphy_apb_wr(32'h410ab,32'h0);
phyinit_io_write: 0x410ab, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x56
dwc_ddrphy_apb_wr(32'h410ac,32'h0);
phyinit_io_write: 0x410ac, 0x0
dwc_ddrphy_apb_wr(32'h410ad,32'h0);
phyinit_io_write: 0x410ad, 0x0
dwc_ddrphy_apb_wr(32'h410ae,32'h0);
phyinit_io_write: 0x410ae, 0x0
dwc_ddrphy_apb_wr(32'h410af,32'h0);
phyinit_io_write: 0x410af, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x58
dwc_ddrphy_apb_wr(32'h410b0,32'h0);
phyinit_io_write: 0x410b0, 0x0
dwc_ddrphy_apb_wr(32'h410b1,32'h0);
phyinit_io_write: 0x410b1, 0x0
dwc_ddrphy_apb_wr(32'h410b2,32'h0);
phyinit_io_write: 0x410b2, 0x0
dwc_ddrphy_apb_wr(32'h410b3,32'h0);
phyinit_io_write: 0x410b3, 0x0
dwc_ddrphy_apb_wr(32'h410b4,32'h0);
phyinit_io_write: 0x410b4, 0x0
dwc_ddrphy_apb_wr(32'h410b5,32'h0);
phyinit_io_write: 0x410b5, 0x0
dwc_ddrphy_apb_wr(32'h410b6,32'h0);
phyinit_io_write: 0x410b6, 0x0
dwc_ddrphy_apb_wr(32'h410b7,32'h0);
phyinit_io_write: 0x410b7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x5c
dwc_ddrphy_apb_wr(32'h410b8,32'h0);
phyinit_io_write: 0x410b8, 0x0
dwc_ddrphy_apb_wr(32'h410b9,32'h0);
phyinit_io_write: 0x410b9, 0x0
dwc_ddrphy_apb_wr(32'h410ba,32'h0);
phyinit_io_write: 0x410ba, 0x0
dwc_ddrphy_apb_wr(32'h410bb,32'h0);
phyinit_io_write: 0x410bb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x5e
dwc_ddrphy_apb_wr(32'h410bc,32'h0);
phyinit_io_write: 0x410bc, 0x0
dwc_ddrphy_apb_wr(32'h410bd,32'h0);
phyinit_io_write: 0x410bd, 0x0
dwc_ddrphy_apb_wr(32'h410be,32'h0);
phyinit_io_write: 0x410be, 0x0
dwc_ddrphy_apb_wr(32'h410bf,32'h0);
phyinit_io_write: 0x410bf, 0x0
dwc_ddrphy_apb_wr(32'h410c0,32'h0);
phyinit_io_write: 0x410c0, 0x0
dwc_ddrphy_apb_wr(32'h410c1,32'h0);
phyinit_io_write: 0x410c1, 0x0
dwc_ddrphy_apb_wr(32'h410c2,32'h0);
phyinit_io_write: 0x410c2, 0x0
dwc_ddrphy_apb_wr(32'h410c3,32'h0);
phyinit_io_write: 0x410c3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x62
dwc_ddrphy_apb_wr(32'h410c4,32'h0);
phyinit_io_write: 0x410c4, 0x0
dwc_ddrphy_apb_wr(32'h410c5,32'h0);
phyinit_io_write: 0x410c5, 0x0
dwc_ddrphy_apb_wr(32'h410c6,32'h0);
phyinit_io_write: 0x410c6, 0x0
dwc_ddrphy_apb_wr(32'h410c7,32'h0);
phyinit_io_write: 0x410c7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x64
dwc_ddrphy_apb_wr(32'h410c8,32'h0);
phyinit_io_write: 0x410c8, 0x0
dwc_ddrphy_apb_wr(32'h410c9,32'h0);
phyinit_io_write: 0x410c9, 0x0
dwc_ddrphy_apb_wr(32'h410ca,32'h0);
phyinit_io_write: 0x410ca, 0x0
dwc_ddrphy_apb_wr(32'h410cb,32'h0);
phyinit_io_write: 0x410cb, 0x0
dwc_ddrphy_apb_wr(32'h410cc,32'h0);
phyinit_io_write: 0x410cc, 0x0
dwc_ddrphy_apb_wr(32'h410cd,32'h0);
phyinit_io_write: 0x410cd, 0x0
dwc_ddrphy_apb_wr(32'h410ce,32'h0);
phyinit_io_write: 0x410ce, 0x0
dwc_ddrphy_apb_wr(32'h410cf,32'h0);
phyinit_io_write: 0x410cf, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x68
dwc_ddrphy_apb_wr(32'h410d0,32'h0);
phyinit_io_write: 0x410d0, 0x0
dwc_ddrphy_apb_wr(32'h410d1,32'h0);
phyinit_io_write: 0x410d1, 0x0
dwc_ddrphy_apb_wr(32'h410d2,32'h0);
phyinit_io_write: 0x410d2, 0x0
dwc_ddrphy_apb_wr(32'h410d3,32'h0);
phyinit_io_write: 0x410d3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x6a
dwc_ddrphy_apb_wr(32'h410d4,32'h0);
phyinit_io_write: 0x410d4, 0x0
dwc_ddrphy_apb_wr(32'h410d5,32'h0);
phyinit_io_write: 0x410d5, 0x0
dwc_ddrphy_apb_wr(32'h410d6,32'h0);
phyinit_io_write: 0x410d6, 0x0
dwc_ddrphy_apb_wr(32'h410d7,32'h0);
phyinit_io_write: 0x410d7, 0x0
dwc_ddrphy_apb_wr(32'h410d8,32'h0);
phyinit_io_write: 0x410d8, 0x0
dwc_ddrphy_apb_wr(32'h410d9,32'h0);
phyinit_io_write: 0x410d9, 0x0
dwc_ddrphy_apb_wr(32'h410da,32'h0);
phyinit_io_write: 0x410da, 0x0
dwc_ddrphy_apb_wr(32'h410db,32'h0);
phyinit_io_write: 0x410db, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x6e
dwc_ddrphy_apb_wr(32'h410dc,32'h0);
phyinit_io_write: 0x410dc, 0x0
dwc_ddrphy_apb_wr(32'h410dd,32'h0);
phyinit_io_write: 0x410dd, 0x0
dwc_ddrphy_apb_wr(32'h410de,32'h0);
phyinit_io_write: 0x410de, 0x0
dwc_ddrphy_apb_wr(32'h410df,32'h0);
phyinit_io_write: 0x410df, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x70
dwc_ddrphy_apb_wr(32'h410e0,32'h0);
phyinit_io_write: 0x410e0, 0x0
dwc_ddrphy_apb_wr(32'h410e1,32'h0);
phyinit_io_write: 0x410e1, 0x0
dwc_ddrphy_apb_wr(32'h410e2,32'h0);
phyinit_io_write: 0x410e2, 0x0
dwc_ddrphy_apb_wr(32'h410e3,32'h0);
phyinit_io_write: 0x410e3, 0x0
dwc_ddrphy_apb_wr(32'h410e4,32'h0);
phyinit_io_write: 0x410e4, 0x0
dwc_ddrphy_apb_wr(32'h410e5,32'h0);
phyinit_io_write: 0x410e5, 0x0
dwc_ddrphy_apb_wr(32'h410e6,32'h0);
phyinit_io_write: 0x410e6, 0x0
dwc_ddrphy_apb_wr(32'h410e7,32'h0);
phyinit_io_write: 0x410e7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x74
dwc_ddrphy_apb_wr(32'h410e8,32'h0);
phyinit_io_write: 0x410e8, 0x0
dwc_ddrphy_apb_wr(32'h410e9,32'h0);
phyinit_io_write: 0x410e9, 0x0
dwc_ddrphy_apb_wr(32'h410ea,32'h0);
phyinit_io_write: 0x410ea, 0x0
dwc_ddrphy_apb_wr(32'h410eb,32'h0);
phyinit_io_write: 0x410eb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x76
dwc_ddrphy_apb_wr(32'h410ec,32'h0);
phyinit_io_write: 0x410ec, 0x0
dwc_ddrphy_apb_wr(32'h410ed,32'h0);
phyinit_io_write: 0x410ed, 0x0
dwc_ddrphy_apb_wr(32'h410ee,32'h0);
phyinit_io_write: 0x410ee, 0x0
dwc_ddrphy_apb_wr(32'h410ef,32'h0);
phyinit_io_write: 0x410ef, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x78
dwc_ddrphy_apb_wr(32'h410f0,32'h4658);
phyinit_io_write: 0x410f0, 0x4658
dwc_ddrphy_apb_wr(32'h410f1,32'h0);
phyinit_io_write: 0x410f1, 0x0
dwc_ddrphy_apb_wr(32'h410f2,32'h4008);
phyinit_io_write: 0x410f2, 0x4008
dwc_ddrphy_apb_wr(32'h410f3,32'h0);
phyinit_io_write: 0x410f3, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x7a
dwc_ddrphy_apb_wr(32'h410f4,32'h8658);
phyinit_io_write: 0x410f4, 0x8658
dwc_ddrphy_apb_wr(32'h410f5,32'h0);
phyinit_io_write: 0x410f5, 0x0
dwc_ddrphy_apb_wr(32'h410f6,32'h8008);
phyinit_io_write: 0x410f6, 0x8008
dwc_ddrphy_apb_wr(32'h410f7,32'h0);
phyinit_io_write: 0x410f7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h410f8,32'h0);
phyinit_io_write: 0x410f8, 0x0
dwc_ddrphy_apb_wr(32'h410f9,32'h4b000000);
phyinit_io_write: 0x410f9, 0x4b000000
dwc_ddrphy_apb_wr(32'h410fa,32'h0);
phyinit_io_write: 0x410fa, 0x0
dwc_ddrphy_apb_wr(32'h410fb,32'h0);
phyinit_io_write: 0x410fb, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x7e
dwc_ddrphy_apb_wr(32'h410fc,32'h4658);
phyinit_io_write: 0x410fc, 0x4658
dwc_ddrphy_apb_wr(32'h410fd,32'h0);
phyinit_io_write: 0x410fd, 0x0
dwc_ddrphy_apb_wr(32'h410fe,32'h4008);
phyinit_io_write: 0x410fe, 0x4008
dwc_ddrphy_apb_wr(32'h410ff,32'h0);
phyinit_io_write: 0x410ff, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x80
dwc_ddrphy_apb_wr(32'h41100,32'h8658);
phyinit_io_write: 0x41100, 0x8658
dwc_ddrphy_apb_wr(32'h41101,32'h0);
phyinit_io_write: 0x41101, 0x0
dwc_ddrphy_apb_wr(32'h41102,32'h8008);
phyinit_io_write: 0x41102, 0x8008
dwc_ddrphy_apb_wr(32'h41103,32'h0);
phyinit_io_write: 0x41103, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41104,32'h0);
phyinit_io_write: 0x41104, 0x0
dwc_ddrphy_apb_wr(32'h41105,32'h4b000000);
phyinit_io_write: 0x41105, 0x4b000000
dwc_ddrphy_apb_wr(32'h41106,32'h0);
phyinit_io_write: 0x41106, 0x0
dwc_ddrphy_apb_wr(32'h41107,32'h0);
phyinit_io_write: 0x41107, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x84
dwc_ddrphy_apb_wr(32'h41108,32'h4758);
phyinit_io_write: 0x41108, 0x4758
dwc_ddrphy_apb_wr(32'h41109,32'h0);
phyinit_io_write: 0x41109, 0x0
dwc_ddrphy_apb_wr(32'h4110a,32'h4008);
phyinit_io_write: 0x4110a, 0x4008
dwc_ddrphy_apb_wr(32'h4110b,32'h0);
phyinit_io_write: 0x4110b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x86
dwc_ddrphy_apb_wr(32'h4110c,32'h8758);
phyinit_io_write: 0x4110c, 0x8758
dwc_ddrphy_apb_wr(32'h4110d,32'h0);
phyinit_io_write: 0x4110d, 0x0
dwc_ddrphy_apb_wr(32'h4110e,32'h8008);
phyinit_io_write: 0x4110e, 0x8008
dwc_ddrphy_apb_wr(32'h4110f,32'h0);
phyinit_io_write: 0x4110f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41110,32'h0);
phyinit_io_write: 0x41110, 0x0
dwc_ddrphy_apb_wr(32'h41111,32'h4b000000);
phyinit_io_write: 0x41111, 0x4b000000
dwc_ddrphy_apb_wr(32'h41112,32'h0);
phyinit_io_write: 0x41112, 0x0
dwc_ddrphy_apb_wr(32'h41113,32'h0);
phyinit_io_write: 0x41113, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x8a
dwc_ddrphy_apb_wr(32'h41114,32'h47d8);
phyinit_io_write: 0x41114, 0x47d8
dwc_ddrphy_apb_wr(32'h41115,32'h0);
phyinit_io_write: 0x41115, 0x0
dwc_ddrphy_apb_wr(32'h41116,32'h4008);
phyinit_io_write: 0x41116, 0x4008
dwc_ddrphy_apb_wr(32'h41117,32'h0);
phyinit_io_write: 0x41117, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x8c
dwc_ddrphy_apb_wr(32'h41118,32'h87d8);
phyinit_io_write: 0x41118, 0x87d8
dwc_ddrphy_apb_wr(32'h41119,32'h0);
phyinit_io_write: 0x41119, 0x0
dwc_ddrphy_apb_wr(32'h4111a,32'h8008);
phyinit_io_write: 0x4111a, 0x8008
dwc_ddrphy_apb_wr(32'h4111b,32'h0);
phyinit_io_write: 0x4111b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4111c,32'h0);
phyinit_io_write: 0x4111c, 0x0
dwc_ddrphy_apb_wr(32'h4111d,32'h4b000000);
phyinit_io_write: 0x4111d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4111e,32'h0);
phyinit_io_write: 0x4111e, 0x0
dwc_ddrphy_apb_wr(32'h4111f,32'h0);
phyinit_io_write: 0x4111f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x90
dwc_ddrphy_apb_wr(32'h41120,32'h4c58);
phyinit_io_write: 0x41120, 0x4c58
dwc_ddrphy_apb_wr(32'h41121,32'h0);
phyinit_io_write: 0x41121, 0x0
dwc_ddrphy_apb_wr(32'h41122,32'h4008);
phyinit_io_write: 0x41122, 0x4008
dwc_ddrphy_apb_wr(32'h41123,32'h0);
phyinit_io_write: 0x41123, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x92
dwc_ddrphy_apb_wr(32'h41124,32'h8c58);
phyinit_io_write: 0x41124, 0x8c58
dwc_ddrphy_apb_wr(32'h41125,32'h0);
phyinit_io_write: 0x41125, 0x0
dwc_ddrphy_apb_wr(32'h41126,32'h8008);
phyinit_io_write: 0x41126, 0x8008
dwc_ddrphy_apb_wr(32'h41127,32'h0);
phyinit_io_write: 0x41127, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41128,32'h0);
phyinit_io_write: 0x41128, 0x0
dwc_ddrphy_apb_wr(32'h41129,32'h4b000000);
phyinit_io_write: 0x41129, 0x4b000000
dwc_ddrphy_apb_wr(32'h4112a,32'h0);
phyinit_io_write: 0x4112a, 0x0
dwc_ddrphy_apb_wr(32'h4112b,32'h0);
phyinit_io_write: 0x4112b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x96
dwc_ddrphy_apb_wr(32'h4112c,32'h4f58);
phyinit_io_write: 0x4112c, 0x4f58
dwc_ddrphy_apb_wr(32'h4112d,32'h0);
phyinit_io_write: 0x4112d, 0x0
dwc_ddrphy_apb_wr(32'h4112e,32'h4008);
phyinit_io_write: 0x4112e, 0x4008
dwc_ddrphy_apb_wr(32'h4112f,32'h0);
phyinit_io_write: 0x4112f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x98
dwc_ddrphy_apb_wr(32'h41130,32'h8f58);
phyinit_io_write: 0x41130, 0x8f58
dwc_ddrphy_apb_wr(32'h41131,32'h0);
phyinit_io_write: 0x41131, 0x0
dwc_ddrphy_apb_wr(32'h41132,32'h8008);
phyinit_io_write: 0x41132, 0x8008
dwc_ddrphy_apb_wr(32'h41133,32'h0);
phyinit_io_write: 0x41133, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41134,32'h0);
phyinit_io_write: 0x41134, 0x0
dwc_ddrphy_apb_wr(32'h41135,32'h4b000000);
phyinit_io_write: 0x41135, 0x4b000000
dwc_ddrphy_apb_wr(32'h41136,32'h0);
phyinit_io_write: 0x41136, 0x0
dwc_ddrphy_apb_wr(32'h41137,32'h0);
phyinit_io_write: 0x41137, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x9c
dwc_ddrphy_apb_wr(32'h41138,32'h0);
phyinit_io_write: 0x41138, 0x0
dwc_ddrphy_apb_wr(32'h41139,32'h0);
phyinit_io_write: 0x41139, 0x0
dwc_ddrphy_apb_wr(32'h4113a,32'h0);
phyinit_io_write: 0x4113a, 0x0
dwc_ddrphy_apb_wr(32'h4113b,32'h0);
phyinit_io_write: 0x4113b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x9e
dwc_ddrphy_apb_wr(32'h4113c,32'h0);
phyinit_io_write: 0x4113c, 0x0
dwc_ddrphy_apb_wr(32'h4113d,32'h0);
phyinit_io_write: 0x4113d, 0x0
dwc_ddrphy_apb_wr(32'h4113e,32'h0);
phyinit_io_write: 0x4113e, 0x0
dwc_ddrphy_apb_wr(32'h4113f,32'h0);
phyinit_io_write: 0x4113f, 0x0
dwc_ddrphy_apb_wr(32'h41140,32'h0);
phyinit_io_write: 0x41140, 0x0
dwc_ddrphy_apb_wr(32'h41141,32'h0);
phyinit_io_write: 0x41141, 0x0
dwc_ddrphy_apb_wr(32'h41142,32'h0);
phyinit_io_write: 0x41142, 0x0
dwc_ddrphy_apb_wr(32'h41143,32'h0);
phyinit_io_write: 0x41143, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0xa2
dwc_ddrphy_apb_wr(32'h41144,32'h0);
phyinit_io_write: 0x41144, 0x0
dwc_ddrphy_apb_wr(32'h41145,32'h0);
phyinit_io_write: 0x41145, 0x0
dwc_ddrphy_apb_wr(32'h41146,32'h0);
phyinit_io_write: 0x41146, 0x0
dwc_ddrphy_apb_wr(32'h41147,32'h0);
phyinit_io_write: 0x41147, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0xa4
dwc_ddrphy_apb_wr(32'h41148,32'h0);
phyinit_io_write: 0x41148, 0x0
dwc_ddrphy_apb_wr(32'h41149,32'h0);
phyinit_io_write: 0x41149, 0x0
dwc_ddrphy_apb_wr(32'h4114a,32'h0);
phyinit_io_write: 0x4114a, 0x0
dwc_ddrphy_apb_wr(32'h4114b,32'h0);
phyinit_io_write: 0x4114b, 0x0
dwc_ddrphy_apb_wr(32'h4114c,32'h0);
phyinit_io_write: 0x4114c, 0x0
dwc_ddrphy_apb_wr(32'h4114d,32'h0);
phyinit_io_write: 0x4114d, 0x0
dwc_ddrphy_apb_wr(32'h4114e,32'h0);
phyinit_io_write: 0x4114e, 0x0
dwc_ddrphy_apb_wr(32'h4114f,32'h0);
phyinit_io_write: 0x4114f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0xa8
dwc_ddrphy_apb_wr(32'h41150,32'h0);
phyinit_io_write: 0x41150, 0x0
dwc_ddrphy_apb_wr(32'h41151,32'h0);
phyinit_io_write: 0x41151, 0x0
dwc_ddrphy_apb_wr(32'h41152,32'h0);
phyinit_io_write: 0x41152, 0x0
dwc_ddrphy_apb_wr(32'h41153,32'h0);
phyinit_io_write: 0x41153, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0xaa
dwc_ddrphy_apb_wr(32'h41154,32'h0);
phyinit_io_write: 0x41154, 0x0
dwc_ddrphy_apb_wr(32'h41155,32'h0);
phyinit_io_write: 0x41155, 0x0
dwc_ddrphy_apb_wr(32'h41156,32'h0);
phyinit_io_write: 0x41156, 0x0
dwc_ddrphy_apb_wr(32'h41157,32'h0);
phyinit_io_write: 0x41157, 0x0
dwc_ddrphy_apb_wr(32'h41158,32'h0);
phyinit_io_write: 0x41158, 0x0
dwc_ddrphy_apb_wr(32'h41159,32'h0);
phyinit_io_write: 0x41159, 0x0
dwc_ddrphy_apb_wr(32'h4115a,32'h0);
phyinit_io_write: 0x4115a, 0x0
dwc_ddrphy_apb_wr(32'h4115b,32'h0);
phyinit_io_write: 0x4115b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0xae
dwc_ddrphy_apb_wr(32'h4115c,32'h0);
phyinit_io_write: 0x4115c, 0x0
dwc_ddrphy_apb_wr(32'h4115d,32'h0);
phyinit_io_write: 0x4115d, 0x0
dwc_ddrphy_apb_wr(32'h4115e,32'h0);
phyinit_io_write: 0x4115e, 0x0
dwc_ddrphy_apb_wr(32'h4115f,32'h0);
phyinit_io_write: 0x4115f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0xb0
dwc_ddrphy_apb_wr(32'h41160,32'h0);
phyinit_io_write: 0x41160, 0x0
dwc_ddrphy_apb_wr(32'h41161,32'h0);
phyinit_io_write: 0x41161, 0x0
dwc_ddrphy_apb_wr(32'h41162,32'h0);
phyinit_io_write: 0x41162, 0x0
dwc_ddrphy_apb_wr(32'h41163,32'h0);
phyinit_io_write: 0x41163, 0x0
dwc_ddrphy_apb_wr(32'h41164,32'h0);
phyinit_io_write: 0x41164, 0x0
dwc_ddrphy_apb_wr(32'h41165,32'h0);
phyinit_io_write: 0x41165, 0x0
dwc_ddrphy_apb_wr(32'h41166,32'h0);
phyinit_io_write: 0x41166, 0x0
dwc_ddrphy_apb_wr(32'h41167,32'h0);
phyinit_io_write: 0x41167, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0xb4
dwc_ddrphy_apb_wr(32'h41168,32'h0);
phyinit_io_write: 0x41168, 0x0
dwc_ddrphy_apb_wr(32'h41169,32'h0);
phyinit_io_write: 0x41169, 0x0
dwc_ddrphy_apb_wr(32'h4116a,32'h0);
phyinit_io_write: 0x4116a, 0x0
dwc_ddrphy_apb_wr(32'h4116b,32'h0);
phyinit_io_write: 0x4116b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0xb6
dwc_ddrphy_apb_wr(32'h4116c,32'h0);
phyinit_io_write: 0x4116c, 0x0
dwc_ddrphy_apb_wr(32'h4116d,32'h0);
phyinit_io_write: 0x4116d, 0x0
dwc_ddrphy_apb_wr(32'h4116e,32'h0);
phyinit_io_write: 0x4116e, 0x0
dwc_ddrphy_apb_wr(32'h4116f,32'h0);
phyinit_io_write: 0x4116f, 0x0
dwc_ddrphy_apb_wr(32'h41170,32'h0);
phyinit_io_write: 0x41170, 0x0
dwc_ddrphy_apb_wr(32'h41171,32'h0);
phyinit_io_write: 0x41171, 0x0
dwc_ddrphy_apb_wr(32'h41172,32'h0);
phyinit_io_write: 0x41172, 0x0
dwc_ddrphy_apb_wr(32'h41173,32'h0);
phyinit_io_write: 0x41173, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0xba
dwc_ddrphy_apb_wr(32'h41174,32'h0);
phyinit_io_write: 0x41174, 0x0
dwc_ddrphy_apb_wr(32'h41175,32'h0);
phyinit_io_write: 0x41175, 0x0
dwc_ddrphy_apb_wr(32'h41176,32'h0);
phyinit_io_write: 0x41176, 0x0
dwc_ddrphy_apb_wr(32'h41177,32'h0);
phyinit_io_write: 0x41177, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0xbc
dwc_ddrphy_apb_wr(32'h41178,32'h0);
phyinit_io_write: 0x41178, 0x0
dwc_ddrphy_apb_wr(32'h41179,32'h0);
phyinit_io_write: 0x41179, 0x0
dwc_ddrphy_apb_wr(32'h4117a,32'h0);
phyinit_io_write: 0x4117a, 0x0
dwc_ddrphy_apb_wr(32'h4117b,32'h0);
phyinit_io_write: 0x4117b, 0x0
[loadAcsmMRW] Pstate=0 Using MRW start address 0x2.
[loadAcsmMRW] Pstate=0 Using MRW Ch A address 0x32.
[loadAcsmMRW] Pstate=0 Using MRW Ch B address 0x78.
[loadAcsmMRW] Pstate=0 Using MRW stop address 0xbd.
[loadAcsmMRW] PState=1, Frequency=800, tck_ps=1250, dly=8
[loadAcsmMRW] Programming ACSMRptCntOverride to 2
dwc_ddrphy_apb_wr(32'h170145,32'h2);
phyinit_io_write: 0x170145, 0x2
[loadAcsmMRW] MR1=0xb0
[dwc_ddrphy_mr_inst] Storing MRW MA=19 OP=0x0 CS=0xf at row addr=0xbe
dwc_ddrphy_apb_wr(32'h4117c,32'hc9d8);
phyinit_io_write: 0x4117c, 0xc9d8
dwc_ddrphy_apb_wr(32'h4117d,32'h0);
phyinit_io_write: 0x4117d, 0x0
dwc_ddrphy_apb_wr(32'h4117e,32'hc008);
phyinit_io_write: 0x4117e, 0xc008
dwc_ddrphy_apb_wr(32'h4117f,32'h0);
phyinit_io_write: 0x4117f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41180,32'h0);
phyinit_io_write: 0x41180, 0x0
dwc_ddrphy_apb_wr(32'h41181,32'h4b000000);
phyinit_io_write: 0x41181, 0x4b000000
dwc_ddrphy_apb_wr(32'h41182,32'h0);
phyinit_io_write: 0x41182, 0x0
dwc_ddrphy_apb_wr(32'h41183,32'h0);
phyinit_io_write: 0x41183, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=18 OP=0x18 CS=0xf at row addr=0xc2
dwc_ddrphy_apb_wr(32'h41184,32'hc958);
phyinit_io_write: 0x41184, 0xc958
dwc_ddrphy_apb_wr(32'h41185,32'h0);
phyinit_io_write: 0x41185, 0x0
dwc_ddrphy_apb_wr(32'h41186,32'hcc08);
phyinit_io_write: 0x41186, 0xcc08
dwc_ddrphy_apb_wr(32'h41187,32'h0);
phyinit_io_write: 0x41187, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41188,32'h0);
phyinit_io_write: 0x41188, 0x0
dwc_ddrphy_apb_wr(32'h41189,32'h4b000000);
phyinit_io_write: 0x41189, 0x4b000000
dwc_ddrphy_apb_wr(32'h4118a,32'h0);
phyinit_io_write: 0x4118a, 0x0
dwc_ddrphy_apb_wr(32'h4118b,32'h0);
phyinit_io_write: 0x4118b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=1 OP=0xb0 CS=0xf at row addr=0xc6
dwc_ddrphy_apb_wr(32'h4118c,32'hc0d8);
phyinit_io_write: 0x4118c, 0xc0d8
dwc_ddrphy_apb_wr(32'h4118d,32'h0);
phyinit_io_write: 0x4118d, 0x0
dwc_ddrphy_apb_wr(32'h4118e,32'hd848);
phyinit_io_write: 0x4118e, 0xd848
dwc_ddrphy_apb_wr(32'h4118f,32'h0);
phyinit_io_write: 0x4118f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41190,32'h0);
phyinit_io_write: 0x41190, 0x0
dwc_ddrphy_apb_wr(32'h41191,32'h4b000000);
phyinit_io_write: 0x41191, 0x4b000000
dwc_ddrphy_apb_wr(32'h41192,32'h0);
phyinit_io_write: 0x41192, 0x0
dwc_ddrphy_apb_wr(32'h41193,32'h0);
phyinit_io_write: 0x41193, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=2 OP=0xbb CS=0xf at row addr=0xca
dwc_ddrphy_apb_wr(32'h41194,32'hc158);
phyinit_io_write: 0x41194, 0xc158
dwc_ddrphy_apb_wr(32'h41195,32'h0);
phyinit_io_write: 0x41195, 0x0
dwc_ddrphy_apb_wr(32'h41196,32'hddc8);
phyinit_io_write: 0x41196, 0xddc8
dwc_ddrphy_apb_wr(32'h41197,32'h0);
phyinit_io_write: 0x41197, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41198,32'h0);
phyinit_io_write: 0x41198, 0x0
dwc_ddrphy_apb_wr(32'h41199,32'h4b000000);
phyinit_io_write: 0x41199, 0x4b000000
dwc_ddrphy_apb_wr(32'h4119a,32'h0);
phyinit_io_write: 0x4119a, 0x0
dwc_ddrphy_apb_wr(32'h4119b,32'h0);
phyinit_io_write: 0x4119b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=3 OP=0x6 CS=0xf at row addr=0xce
dwc_ddrphy_apb_wr(32'h4119c,32'hc1d8);
phyinit_io_write: 0x4119c, 0xc1d8
dwc_ddrphy_apb_wr(32'h4119d,32'h0);
phyinit_io_write: 0x4119d, 0x0
dwc_ddrphy_apb_wr(32'h4119e,32'hc308);
phyinit_io_write: 0x4119e, 0xc308
dwc_ddrphy_apb_wr(32'h4119f,32'h0);
phyinit_io_write: 0x4119f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411a0,32'h0);
phyinit_io_write: 0x411a0, 0x0
dwc_ddrphy_apb_wr(32'h411a1,32'h4b000000);
phyinit_io_write: 0x411a1, 0x4b000000
dwc_ddrphy_apb_wr(32'h411a2,32'h0);
phyinit_io_write: 0x411a2, 0x0
dwc_ddrphy_apb_wr(32'h411a3,32'h0);
phyinit_io_write: 0x411a3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=10 OP=0x58 CS=0xf at row addr=0xd2
dwc_ddrphy_apb_wr(32'h411a4,32'hc558);
phyinit_io_write: 0x411a4, 0xc558
dwc_ddrphy_apb_wr(32'h411a5,32'h0);
phyinit_io_write: 0x411a5, 0x0
dwc_ddrphy_apb_wr(32'h411a6,32'hec08);
phyinit_io_write: 0x411a6, 0xec08
dwc_ddrphy_apb_wr(32'h411a7,32'h0);
phyinit_io_write: 0x411a7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411a8,32'h0);
phyinit_io_write: 0x411a8, 0x0
dwc_ddrphy_apb_wr(32'h411a9,32'h4b000000);
phyinit_io_write: 0x411a9, 0x4b000000
dwc_ddrphy_apb_wr(32'h411aa,32'h0);
phyinit_io_write: 0x411aa, 0x0
dwc_ddrphy_apb_wr(32'h411ab,32'h0);
phyinit_io_write: 0x411ab, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=11 OP=0x11 CS=0xf at row addr=0xd6
dwc_ddrphy_apb_wr(32'h411ac,32'hc5d8);
phyinit_io_write: 0x411ac, 0xc5d8
dwc_ddrphy_apb_wr(32'h411ad,32'h0);
phyinit_io_write: 0x411ad, 0x0
dwc_ddrphy_apb_wr(32'h411ae,32'hc888);
phyinit_io_write: 0x411ae, 0xc888
dwc_ddrphy_apb_wr(32'h411af,32'h0);
phyinit_io_write: 0x411af, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411b0,32'h0);
phyinit_io_write: 0x411b0, 0x0
dwc_ddrphy_apb_wr(32'h411b1,32'h4b000000);
phyinit_io_write: 0x411b1, 0x4b000000
dwc_ddrphy_apb_wr(32'h411b2,32'h0);
phyinit_io_write: 0x411b2, 0x0
dwc_ddrphy_apb_wr(32'h411b3,32'h0);
phyinit_io_write: 0x411b3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0x5 at row addr=0xda
dwc_ddrphy_apb_wr(32'h411b4,32'h48d8);
phyinit_io_write: 0x411b4, 0x48d8
dwc_ddrphy_apb_wr(32'h411b5,32'h0);
phyinit_io_write: 0x411b5, 0x0
dwc_ddrphy_apb_wr(32'h411b6,32'h5408);
phyinit_io_write: 0x411b6, 0x5408
dwc_ddrphy_apb_wr(32'h411b7,32'h0);
phyinit_io_write: 0x411b7, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0xa at row addr=0xdc
dwc_ddrphy_apb_wr(32'h411b8,32'h88d8);
phyinit_io_write: 0x411b8, 0x88d8
dwc_ddrphy_apb_wr(32'h411b9,32'h0);
phyinit_io_write: 0x411b9, 0x0
dwc_ddrphy_apb_wr(32'h411ba,32'h9408);
phyinit_io_write: 0x411ba, 0x9408
dwc_ddrphy_apb_wr(32'h411bb,32'h0);
phyinit_io_write: 0x411bb, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411bc,32'h0);
phyinit_io_write: 0x411bc, 0x0
dwc_ddrphy_apb_wr(32'h411bd,32'h4b000000);
phyinit_io_write: 0x411bd, 0x4b000000
dwc_ddrphy_apb_wr(32'h411be,32'h0);
phyinit_io_write: 0x411be, 0x0
dwc_ddrphy_apb_wr(32'h411bf,32'h0);
phyinit_io_write: 0x411bf, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=20 OP=0x2 CS=0xf at row addr=0xe0
dwc_ddrphy_apb_wr(32'h411c0,32'hca58);
phyinit_io_write: 0x411c0, 0xca58
dwc_ddrphy_apb_wr(32'h411c1,32'h0);
phyinit_io_write: 0x411c1, 0x0
dwc_ddrphy_apb_wr(32'h411c2,32'hc108);
phyinit_io_write: 0x411c2, 0xc108
dwc_ddrphy_apb_wr(32'h411c3,32'h0);
phyinit_io_write: 0x411c3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411c4,32'h0);
phyinit_io_write: 0x411c4, 0x0
dwc_ddrphy_apb_wr(32'h411c5,32'h4b000000);
phyinit_io_write: 0x411c5, 0x4b000000
dwc_ddrphy_apb_wr(32'h411c6,32'h0);
phyinit_io_write: 0x411c6, 0x0
dwc_ddrphy_apb_wr(32'h411c7,32'h0);
phyinit_io_write: 0x411c7, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=22 OP=0x0 CS=0xf at row addr=0xe4
dwc_ddrphy_apb_wr(32'h411c8,32'hcb58);
phyinit_io_write: 0x411c8, 0xcb58
dwc_ddrphy_apb_wr(32'h411c9,32'h0);
phyinit_io_write: 0x411c9, 0x0
dwc_ddrphy_apb_wr(32'h411ca,32'hc008);
phyinit_io_write: 0x411ca, 0xc008
dwc_ddrphy_apb_wr(32'h411cb,32'h0);
phyinit_io_write: 0x411cb, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411cc,32'h0);
phyinit_io_write: 0x411cc, 0x0
dwc_ddrphy_apb_wr(32'h411cd,32'h4b000000);
phyinit_io_write: 0x411cd, 0x4b000000
dwc_ddrphy_apb_wr(32'h411ce,32'h0);
phyinit_io_write: 0x411ce, 0x0
dwc_ddrphy_apb_wr(32'h411cf,32'h0);
phyinit_io_write: 0x411cf, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=41 OP=0x0 CS=0xf at row addr=0xe8
dwc_ddrphy_apb_wr(32'h411d0,32'hd4d8);
phyinit_io_write: 0x411d0, 0xd4d8
dwc_ddrphy_apb_wr(32'h411d1,32'h0);
phyinit_io_write: 0x411d1, 0x0
dwc_ddrphy_apb_wr(32'h411d2,32'hc008);
phyinit_io_write: 0x411d2, 0xc008
dwc_ddrphy_apb_wr(32'h411d3,32'h0);
phyinit_io_write: 0x411d3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411d4,32'h0);
phyinit_io_write: 0x411d4, 0x0
dwc_ddrphy_apb_wr(32'h411d5,32'h4b000000);
phyinit_io_write: 0x411d5, 0x4b000000
dwc_ddrphy_apb_wr(32'h411d6,32'h0);
phyinit_io_write: 0x411d6, 0x0
dwc_ddrphy_apb_wr(32'h411d7,32'h0);
phyinit_io_write: 0x411d7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=58 at row addr=0xec
dwc_ddrphy_apb_wr(32'h411d8,32'h0);
phyinit_io_write: 0x411d8, 0x0
dwc_ddrphy_apb_wr(32'h411d9,32'h0);
phyinit_io_write: 0x411d9, 0x0
dwc_ddrphy_apb_wr(32'h411da,32'h0);
phyinit_io_write: 0x411da, 0x0
dwc_ddrphy_apb_wr(32'h411db,32'h0);
phyinit_io_write: 0x411db, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0xee
dwc_ddrphy_apb_wr(32'h411dc,32'h4658);
phyinit_io_write: 0x411dc, 0x4658
dwc_ddrphy_apb_wr(32'h411dd,32'h0);
phyinit_io_write: 0x411dd, 0x0
dwc_ddrphy_apb_wr(32'h411de,32'h4008);
phyinit_io_write: 0x411de, 0x4008
dwc_ddrphy_apb_wr(32'h411df,32'h0);
phyinit_io_write: 0x411df, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0xf0
dwc_ddrphy_apb_wr(32'h411e0,32'h8658);
phyinit_io_write: 0x411e0, 0x8658
dwc_ddrphy_apb_wr(32'h411e1,32'h0);
phyinit_io_write: 0x411e1, 0x0
dwc_ddrphy_apb_wr(32'h411e2,32'h8008);
phyinit_io_write: 0x411e2, 0x8008
dwc_ddrphy_apb_wr(32'h411e3,32'h0);
phyinit_io_write: 0x411e3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411e4,32'h0);
phyinit_io_write: 0x411e4, 0x0
dwc_ddrphy_apb_wr(32'h411e5,32'h4b000000);
phyinit_io_write: 0x411e5, 0x4b000000
dwc_ddrphy_apb_wr(32'h411e6,32'h0);
phyinit_io_write: 0x411e6, 0x0
dwc_ddrphy_apb_wr(32'h411e7,32'h0);
phyinit_io_write: 0x411e7, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0xf4
dwc_ddrphy_apb_wr(32'h411e8,32'h4658);
phyinit_io_write: 0x411e8, 0x4658
dwc_ddrphy_apb_wr(32'h411e9,32'h0);
phyinit_io_write: 0x411e9, 0x0
dwc_ddrphy_apb_wr(32'h411ea,32'h4008);
phyinit_io_write: 0x411ea, 0x4008
dwc_ddrphy_apb_wr(32'h411eb,32'h0);
phyinit_io_write: 0x411eb, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0xf6
dwc_ddrphy_apb_wr(32'h411ec,32'h8658);
phyinit_io_write: 0x411ec, 0x8658
dwc_ddrphy_apb_wr(32'h411ed,32'h0);
phyinit_io_write: 0x411ed, 0x0
dwc_ddrphy_apb_wr(32'h411ee,32'h8008);
phyinit_io_write: 0x411ee, 0x8008
dwc_ddrphy_apb_wr(32'h411ef,32'h0);
phyinit_io_write: 0x411ef, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411f0,32'h0);
phyinit_io_write: 0x411f0, 0x0
dwc_ddrphy_apb_wr(32'h411f1,32'h4b000000);
phyinit_io_write: 0x411f1, 0x4b000000
dwc_ddrphy_apb_wr(32'h411f2,32'h0);
phyinit_io_write: 0x411f2, 0x0
dwc_ddrphy_apb_wr(32'h411f3,32'h0);
phyinit_io_write: 0x411f3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0xfa
dwc_ddrphy_apb_wr(32'h411f4,32'h4758);
phyinit_io_write: 0x411f4, 0x4758
dwc_ddrphy_apb_wr(32'h411f5,32'h0);
phyinit_io_write: 0x411f5, 0x0
dwc_ddrphy_apb_wr(32'h411f6,32'h4008);
phyinit_io_write: 0x411f6, 0x4008
dwc_ddrphy_apb_wr(32'h411f7,32'h0);
phyinit_io_write: 0x411f7, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0xfc
dwc_ddrphy_apb_wr(32'h411f8,32'h8758);
phyinit_io_write: 0x411f8, 0x8758
dwc_ddrphy_apb_wr(32'h411f9,32'h0);
phyinit_io_write: 0x411f9, 0x0
dwc_ddrphy_apb_wr(32'h411fa,32'h8008);
phyinit_io_write: 0x411fa, 0x8008
dwc_ddrphy_apb_wr(32'h411fb,32'h0);
phyinit_io_write: 0x411fb, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h411fc,32'h0);
phyinit_io_write: 0x411fc, 0x0
dwc_ddrphy_apb_wr(32'h411fd,32'h4b000000);
phyinit_io_write: 0x411fd, 0x4b000000
dwc_ddrphy_apb_wr(32'h411fe,32'h0);
phyinit_io_write: 0x411fe, 0x0
dwc_ddrphy_apb_wr(32'h411ff,32'h0);
phyinit_io_write: 0x411ff, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x100
dwc_ddrphy_apb_wr(32'h41200,32'h47d8);
phyinit_io_write: 0x41200, 0x47d8
dwc_ddrphy_apb_wr(32'h41201,32'h0);
phyinit_io_write: 0x41201, 0x0
dwc_ddrphy_apb_wr(32'h41202,32'h4008);
phyinit_io_write: 0x41202, 0x4008
dwc_ddrphy_apb_wr(32'h41203,32'h0);
phyinit_io_write: 0x41203, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x102
dwc_ddrphy_apb_wr(32'h41204,32'h87d8);
phyinit_io_write: 0x41204, 0x87d8
dwc_ddrphy_apb_wr(32'h41205,32'h0);
phyinit_io_write: 0x41205, 0x0
dwc_ddrphy_apb_wr(32'h41206,32'h8008);
phyinit_io_write: 0x41206, 0x8008
dwc_ddrphy_apb_wr(32'h41207,32'h0);
phyinit_io_write: 0x41207, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41208,32'h0);
phyinit_io_write: 0x41208, 0x0
dwc_ddrphy_apb_wr(32'h41209,32'h4b000000);
phyinit_io_write: 0x41209, 0x4b000000
dwc_ddrphy_apb_wr(32'h4120a,32'h0);
phyinit_io_write: 0x4120a, 0x0
dwc_ddrphy_apb_wr(32'h4120b,32'h0);
phyinit_io_write: 0x4120b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x106
dwc_ddrphy_apb_wr(32'h4120c,32'h4c58);
phyinit_io_write: 0x4120c, 0x4c58
dwc_ddrphy_apb_wr(32'h4120d,32'h0);
phyinit_io_write: 0x4120d, 0x0
dwc_ddrphy_apb_wr(32'h4120e,32'h4008);
phyinit_io_write: 0x4120e, 0x4008
dwc_ddrphy_apb_wr(32'h4120f,32'h0);
phyinit_io_write: 0x4120f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x108
dwc_ddrphy_apb_wr(32'h41210,32'h8c58);
phyinit_io_write: 0x41210, 0x8c58
dwc_ddrphy_apb_wr(32'h41211,32'h0);
phyinit_io_write: 0x41211, 0x0
dwc_ddrphy_apb_wr(32'h41212,32'h8008);
phyinit_io_write: 0x41212, 0x8008
dwc_ddrphy_apb_wr(32'h41213,32'h0);
phyinit_io_write: 0x41213, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41214,32'h0);
phyinit_io_write: 0x41214, 0x0
dwc_ddrphy_apb_wr(32'h41215,32'h4b000000);
phyinit_io_write: 0x41215, 0x4b000000
dwc_ddrphy_apb_wr(32'h41216,32'h0);
phyinit_io_write: 0x41216, 0x0
dwc_ddrphy_apb_wr(32'h41217,32'h0);
phyinit_io_write: 0x41217, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x10c
dwc_ddrphy_apb_wr(32'h41218,32'h4f58);
phyinit_io_write: 0x41218, 0x4f58
dwc_ddrphy_apb_wr(32'h41219,32'h0);
phyinit_io_write: 0x41219, 0x0
dwc_ddrphy_apb_wr(32'h4121a,32'h4008);
phyinit_io_write: 0x4121a, 0x4008
dwc_ddrphy_apb_wr(32'h4121b,32'h0);
phyinit_io_write: 0x4121b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x10e
dwc_ddrphy_apb_wr(32'h4121c,32'h8f58);
phyinit_io_write: 0x4121c, 0x8f58
dwc_ddrphy_apb_wr(32'h4121d,32'h0);
phyinit_io_write: 0x4121d, 0x0
dwc_ddrphy_apb_wr(32'h4121e,32'h8008);
phyinit_io_write: 0x4121e, 0x8008
dwc_ddrphy_apb_wr(32'h4121f,32'h0);
phyinit_io_write: 0x4121f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41220,32'h0);
phyinit_io_write: 0x41220, 0x0
dwc_ddrphy_apb_wr(32'h41221,32'h4b000000);
phyinit_io_write: 0x41221, 0x4b000000
dwc_ddrphy_apb_wr(32'h41222,32'h0);
phyinit_io_write: 0x41222, 0x0
dwc_ddrphy_apb_wr(32'h41223,32'h0);
phyinit_io_write: 0x41223, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x112
dwc_ddrphy_apb_wr(32'h41224,32'h0);
phyinit_io_write: 0x41224, 0x0
dwc_ddrphy_apb_wr(32'h41225,32'h0);
phyinit_io_write: 0x41225, 0x0
dwc_ddrphy_apb_wr(32'h41226,32'h0);
phyinit_io_write: 0x41226, 0x0
dwc_ddrphy_apb_wr(32'h41227,32'h0);
phyinit_io_write: 0x41227, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x114
dwc_ddrphy_apb_wr(32'h41228,32'h0);
phyinit_io_write: 0x41228, 0x0
dwc_ddrphy_apb_wr(32'h41229,32'h0);
phyinit_io_write: 0x41229, 0x0
dwc_ddrphy_apb_wr(32'h4122a,32'h0);
phyinit_io_write: 0x4122a, 0x0
dwc_ddrphy_apb_wr(32'h4122b,32'h0);
phyinit_io_write: 0x4122b, 0x0
dwc_ddrphy_apb_wr(32'h4122c,32'h0);
phyinit_io_write: 0x4122c, 0x0
dwc_ddrphy_apb_wr(32'h4122d,32'h0);
phyinit_io_write: 0x4122d, 0x0
dwc_ddrphy_apb_wr(32'h4122e,32'h0);
phyinit_io_write: 0x4122e, 0x0
dwc_ddrphy_apb_wr(32'h4122f,32'h0);
phyinit_io_write: 0x4122f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x118
dwc_ddrphy_apb_wr(32'h41230,32'h0);
phyinit_io_write: 0x41230, 0x0
dwc_ddrphy_apb_wr(32'h41231,32'h0);
phyinit_io_write: 0x41231, 0x0
dwc_ddrphy_apb_wr(32'h41232,32'h0);
phyinit_io_write: 0x41232, 0x0
dwc_ddrphy_apb_wr(32'h41233,32'h0);
phyinit_io_write: 0x41233, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x11a
dwc_ddrphy_apb_wr(32'h41234,32'h0);
phyinit_io_write: 0x41234, 0x0
dwc_ddrphy_apb_wr(32'h41235,32'h0);
phyinit_io_write: 0x41235, 0x0
dwc_ddrphy_apb_wr(32'h41236,32'h0);
phyinit_io_write: 0x41236, 0x0
dwc_ddrphy_apb_wr(32'h41237,32'h0);
phyinit_io_write: 0x41237, 0x0
dwc_ddrphy_apb_wr(32'h41238,32'h0);
phyinit_io_write: 0x41238, 0x0
dwc_ddrphy_apb_wr(32'h41239,32'h0);
phyinit_io_write: 0x41239, 0x0
dwc_ddrphy_apb_wr(32'h4123a,32'h0);
phyinit_io_write: 0x4123a, 0x0
dwc_ddrphy_apb_wr(32'h4123b,32'h0);
phyinit_io_write: 0x4123b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x11e
dwc_ddrphy_apb_wr(32'h4123c,32'h0);
phyinit_io_write: 0x4123c, 0x0
dwc_ddrphy_apb_wr(32'h4123d,32'h0);
phyinit_io_write: 0x4123d, 0x0
dwc_ddrphy_apb_wr(32'h4123e,32'h0);
phyinit_io_write: 0x4123e, 0x0
dwc_ddrphy_apb_wr(32'h4123f,32'h0);
phyinit_io_write: 0x4123f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x120
dwc_ddrphy_apb_wr(32'h41240,32'h0);
phyinit_io_write: 0x41240, 0x0
dwc_ddrphy_apb_wr(32'h41241,32'h0);
phyinit_io_write: 0x41241, 0x0
dwc_ddrphy_apb_wr(32'h41242,32'h0);
phyinit_io_write: 0x41242, 0x0
dwc_ddrphy_apb_wr(32'h41243,32'h0);
phyinit_io_write: 0x41243, 0x0
dwc_ddrphy_apb_wr(32'h41244,32'h0);
phyinit_io_write: 0x41244, 0x0
dwc_ddrphy_apb_wr(32'h41245,32'h0);
phyinit_io_write: 0x41245, 0x0
dwc_ddrphy_apb_wr(32'h41246,32'h0);
phyinit_io_write: 0x41246, 0x0
dwc_ddrphy_apb_wr(32'h41247,32'h0);
phyinit_io_write: 0x41247, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x124
dwc_ddrphy_apb_wr(32'h41248,32'h0);
phyinit_io_write: 0x41248, 0x0
dwc_ddrphy_apb_wr(32'h41249,32'h0);
phyinit_io_write: 0x41249, 0x0
dwc_ddrphy_apb_wr(32'h4124a,32'h0);
phyinit_io_write: 0x4124a, 0x0
dwc_ddrphy_apb_wr(32'h4124b,32'h0);
phyinit_io_write: 0x4124b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x126
dwc_ddrphy_apb_wr(32'h4124c,32'h0);
phyinit_io_write: 0x4124c, 0x0
dwc_ddrphy_apb_wr(32'h4124d,32'h0);
phyinit_io_write: 0x4124d, 0x0
dwc_ddrphy_apb_wr(32'h4124e,32'h0);
phyinit_io_write: 0x4124e, 0x0
dwc_ddrphy_apb_wr(32'h4124f,32'h0);
phyinit_io_write: 0x4124f, 0x0
dwc_ddrphy_apb_wr(32'h41250,32'h0);
phyinit_io_write: 0x41250, 0x0
dwc_ddrphy_apb_wr(32'h41251,32'h0);
phyinit_io_write: 0x41251, 0x0
dwc_ddrphy_apb_wr(32'h41252,32'h0);
phyinit_io_write: 0x41252, 0x0
dwc_ddrphy_apb_wr(32'h41253,32'h0);
phyinit_io_write: 0x41253, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x12a
dwc_ddrphy_apb_wr(32'h41254,32'h0);
phyinit_io_write: 0x41254, 0x0
dwc_ddrphy_apb_wr(32'h41255,32'h0);
phyinit_io_write: 0x41255, 0x0
dwc_ddrphy_apb_wr(32'h41256,32'h0);
phyinit_io_write: 0x41256, 0x0
dwc_ddrphy_apb_wr(32'h41257,32'h0);
phyinit_io_write: 0x41257, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x12c
dwc_ddrphy_apb_wr(32'h41258,32'h0);
phyinit_io_write: 0x41258, 0x0
dwc_ddrphy_apb_wr(32'h41259,32'h0);
phyinit_io_write: 0x41259, 0x0
dwc_ddrphy_apb_wr(32'h4125a,32'h0);
phyinit_io_write: 0x4125a, 0x0
dwc_ddrphy_apb_wr(32'h4125b,32'h0);
phyinit_io_write: 0x4125b, 0x0
dwc_ddrphy_apb_wr(32'h4125c,32'h0);
phyinit_io_write: 0x4125c, 0x0
dwc_ddrphy_apb_wr(32'h4125d,32'h0);
phyinit_io_write: 0x4125d, 0x0
dwc_ddrphy_apb_wr(32'h4125e,32'h0);
phyinit_io_write: 0x4125e, 0x0
dwc_ddrphy_apb_wr(32'h4125f,32'h0);
phyinit_io_write: 0x4125f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x130
dwc_ddrphy_apb_wr(32'h41260,32'h0);
phyinit_io_write: 0x41260, 0x0
dwc_ddrphy_apb_wr(32'h41261,32'h0);
phyinit_io_write: 0x41261, 0x0
dwc_ddrphy_apb_wr(32'h41262,32'h0);
phyinit_io_write: 0x41262, 0x0
dwc_ddrphy_apb_wr(32'h41263,32'h0);
phyinit_io_write: 0x41263, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x132
dwc_ddrphy_apb_wr(32'h41264,32'h0);
phyinit_io_write: 0x41264, 0x0
dwc_ddrphy_apb_wr(32'h41265,32'h0);
phyinit_io_write: 0x41265, 0x0
dwc_ddrphy_apb_wr(32'h41266,32'h0);
phyinit_io_write: 0x41266, 0x0
dwc_ddrphy_apb_wr(32'h41267,32'h0);
phyinit_io_write: 0x41267, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x134
dwc_ddrphy_apb_wr(32'h41268,32'h4658);
phyinit_io_write: 0x41268, 0x4658
dwc_ddrphy_apb_wr(32'h41269,32'h0);
phyinit_io_write: 0x41269, 0x0
dwc_ddrphy_apb_wr(32'h4126a,32'h4008);
phyinit_io_write: 0x4126a, 0x4008
dwc_ddrphy_apb_wr(32'h4126b,32'h0);
phyinit_io_write: 0x4126b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x136
dwc_ddrphy_apb_wr(32'h4126c,32'h8658);
phyinit_io_write: 0x4126c, 0x8658
dwc_ddrphy_apb_wr(32'h4126d,32'h0);
phyinit_io_write: 0x4126d, 0x0
dwc_ddrphy_apb_wr(32'h4126e,32'h8008);
phyinit_io_write: 0x4126e, 0x8008
dwc_ddrphy_apb_wr(32'h4126f,32'h0);
phyinit_io_write: 0x4126f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41270,32'h0);
phyinit_io_write: 0x41270, 0x0
dwc_ddrphy_apb_wr(32'h41271,32'h4b000000);
phyinit_io_write: 0x41271, 0x4b000000
dwc_ddrphy_apb_wr(32'h41272,32'h0);
phyinit_io_write: 0x41272, 0x0
dwc_ddrphy_apb_wr(32'h41273,32'h0);
phyinit_io_write: 0x41273, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x13a
dwc_ddrphy_apb_wr(32'h41274,32'h4658);
phyinit_io_write: 0x41274, 0x4658
dwc_ddrphy_apb_wr(32'h41275,32'h0);
phyinit_io_write: 0x41275, 0x0
dwc_ddrphy_apb_wr(32'h41276,32'h4008);
phyinit_io_write: 0x41276, 0x4008
dwc_ddrphy_apb_wr(32'h41277,32'h0);
phyinit_io_write: 0x41277, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x13c
dwc_ddrphy_apb_wr(32'h41278,32'h8658);
phyinit_io_write: 0x41278, 0x8658
dwc_ddrphy_apb_wr(32'h41279,32'h0);
phyinit_io_write: 0x41279, 0x0
dwc_ddrphy_apb_wr(32'h4127a,32'h8008);
phyinit_io_write: 0x4127a, 0x8008
dwc_ddrphy_apb_wr(32'h4127b,32'h0);
phyinit_io_write: 0x4127b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4127c,32'h0);
phyinit_io_write: 0x4127c, 0x0
dwc_ddrphy_apb_wr(32'h4127d,32'h4b000000);
phyinit_io_write: 0x4127d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4127e,32'h0);
phyinit_io_write: 0x4127e, 0x0
dwc_ddrphy_apb_wr(32'h4127f,32'h0);
phyinit_io_write: 0x4127f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x140
dwc_ddrphy_apb_wr(32'h41280,32'h4758);
phyinit_io_write: 0x41280, 0x4758
dwc_ddrphy_apb_wr(32'h41281,32'h0);
phyinit_io_write: 0x41281, 0x0
dwc_ddrphy_apb_wr(32'h41282,32'h4008);
phyinit_io_write: 0x41282, 0x4008
dwc_ddrphy_apb_wr(32'h41283,32'h0);
phyinit_io_write: 0x41283, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x142
dwc_ddrphy_apb_wr(32'h41284,32'h8758);
phyinit_io_write: 0x41284, 0x8758
dwc_ddrphy_apb_wr(32'h41285,32'h0);
phyinit_io_write: 0x41285, 0x0
dwc_ddrphy_apb_wr(32'h41286,32'h8008);
phyinit_io_write: 0x41286, 0x8008
dwc_ddrphy_apb_wr(32'h41287,32'h0);
phyinit_io_write: 0x41287, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41288,32'h0);
phyinit_io_write: 0x41288, 0x0
dwc_ddrphy_apb_wr(32'h41289,32'h4b000000);
phyinit_io_write: 0x41289, 0x4b000000
dwc_ddrphy_apb_wr(32'h4128a,32'h0);
phyinit_io_write: 0x4128a, 0x0
dwc_ddrphy_apb_wr(32'h4128b,32'h0);
phyinit_io_write: 0x4128b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x146
dwc_ddrphy_apb_wr(32'h4128c,32'h47d8);
phyinit_io_write: 0x4128c, 0x47d8
dwc_ddrphy_apb_wr(32'h4128d,32'h0);
phyinit_io_write: 0x4128d, 0x0
dwc_ddrphy_apb_wr(32'h4128e,32'h4008);
phyinit_io_write: 0x4128e, 0x4008
dwc_ddrphy_apb_wr(32'h4128f,32'h0);
phyinit_io_write: 0x4128f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x148
dwc_ddrphy_apb_wr(32'h41290,32'h87d8);
phyinit_io_write: 0x41290, 0x87d8
dwc_ddrphy_apb_wr(32'h41291,32'h0);
phyinit_io_write: 0x41291, 0x0
dwc_ddrphy_apb_wr(32'h41292,32'h8008);
phyinit_io_write: 0x41292, 0x8008
dwc_ddrphy_apb_wr(32'h41293,32'h0);
phyinit_io_write: 0x41293, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41294,32'h0);
phyinit_io_write: 0x41294, 0x0
dwc_ddrphy_apb_wr(32'h41295,32'h4b000000);
phyinit_io_write: 0x41295, 0x4b000000
dwc_ddrphy_apb_wr(32'h41296,32'h0);
phyinit_io_write: 0x41296, 0x0
dwc_ddrphy_apb_wr(32'h41297,32'h0);
phyinit_io_write: 0x41297, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x14c
dwc_ddrphy_apb_wr(32'h41298,32'h4c58);
phyinit_io_write: 0x41298, 0x4c58
dwc_ddrphy_apb_wr(32'h41299,32'h0);
phyinit_io_write: 0x41299, 0x0
dwc_ddrphy_apb_wr(32'h4129a,32'h4008);
phyinit_io_write: 0x4129a, 0x4008
dwc_ddrphy_apb_wr(32'h4129b,32'h0);
phyinit_io_write: 0x4129b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x14e
dwc_ddrphy_apb_wr(32'h4129c,32'h8c58);
phyinit_io_write: 0x4129c, 0x8c58
dwc_ddrphy_apb_wr(32'h4129d,32'h0);
phyinit_io_write: 0x4129d, 0x0
dwc_ddrphy_apb_wr(32'h4129e,32'h8008);
phyinit_io_write: 0x4129e, 0x8008
dwc_ddrphy_apb_wr(32'h4129f,32'h0);
phyinit_io_write: 0x4129f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h412a0,32'h0);
phyinit_io_write: 0x412a0, 0x0
dwc_ddrphy_apb_wr(32'h412a1,32'h4b000000);
phyinit_io_write: 0x412a1, 0x4b000000
dwc_ddrphy_apb_wr(32'h412a2,32'h0);
phyinit_io_write: 0x412a2, 0x0
dwc_ddrphy_apb_wr(32'h412a3,32'h0);
phyinit_io_write: 0x412a3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x152
dwc_ddrphy_apb_wr(32'h412a4,32'h4f58);
phyinit_io_write: 0x412a4, 0x4f58
dwc_ddrphy_apb_wr(32'h412a5,32'h0);
phyinit_io_write: 0x412a5, 0x0
dwc_ddrphy_apb_wr(32'h412a6,32'h4008);
phyinit_io_write: 0x412a6, 0x4008
dwc_ddrphy_apb_wr(32'h412a7,32'h0);
phyinit_io_write: 0x412a7, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x154
dwc_ddrphy_apb_wr(32'h412a8,32'h8f58);
phyinit_io_write: 0x412a8, 0x8f58
dwc_ddrphy_apb_wr(32'h412a9,32'h0);
phyinit_io_write: 0x412a9, 0x0
dwc_ddrphy_apb_wr(32'h412aa,32'h8008);
phyinit_io_write: 0x412aa, 0x8008
dwc_ddrphy_apb_wr(32'h412ab,32'h0);
phyinit_io_write: 0x412ab, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h412ac,32'h0);
phyinit_io_write: 0x412ac, 0x0
dwc_ddrphy_apb_wr(32'h412ad,32'h4b000000);
phyinit_io_write: 0x412ad, 0x4b000000
dwc_ddrphy_apb_wr(32'h412ae,32'h0);
phyinit_io_write: 0x412ae, 0x0
dwc_ddrphy_apb_wr(32'h412af,32'h0);
phyinit_io_write: 0x412af, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x158
dwc_ddrphy_apb_wr(32'h412b0,32'h0);
phyinit_io_write: 0x412b0, 0x0
dwc_ddrphy_apb_wr(32'h412b1,32'h0);
phyinit_io_write: 0x412b1, 0x0
dwc_ddrphy_apb_wr(32'h412b2,32'h0);
phyinit_io_write: 0x412b2, 0x0
dwc_ddrphy_apb_wr(32'h412b3,32'h0);
phyinit_io_write: 0x412b3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x15a
dwc_ddrphy_apb_wr(32'h412b4,32'h0);
phyinit_io_write: 0x412b4, 0x0
dwc_ddrphy_apb_wr(32'h412b5,32'h0);
phyinit_io_write: 0x412b5, 0x0
dwc_ddrphy_apb_wr(32'h412b6,32'h0);
phyinit_io_write: 0x412b6, 0x0
dwc_ddrphy_apb_wr(32'h412b7,32'h0);
phyinit_io_write: 0x412b7, 0x0
dwc_ddrphy_apb_wr(32'h412b8,32'h0);
phyinit_io_write: 0x412b8, 0x0
dwc_ddrphy_apb_wr(32'h412b9,32'h0);
phyinit_io_write: 0x412b9, 0x0
dwc_ddrphy_apb_wr(32'h412ba,32'h0);
phyinit_io_write: 0x412ba, 0x0
dwc_ddrphy_apb_wr(32'h412bb,32'h0);
phyinit_io_write: 0x412bb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x15e
dwc_ddrphy_apb_wr(32'h412bc,32'h0);
phyinit_io_write: 0x412bc, 0x0
dwc_ddrphy_apb_wr(32'h412bd,32'h0);
phyinit_io_write: 0x412bd, 0x0
dwc_ddrphy_apb_wr(32'h412be,32'h0);
phyinit_io_write: 0x412be, 0x0
dwc_ddrphy_apb_wr(32'h412bf,32'h0);
phyinit_io_write: 0x412bf, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x160
dwc_ddrphy_apb_wr(32'h412c0,32'h0);
phyinit_io_write: 0x412c0, 0x0
dwc_ddrphy_apb_wr(32'h412c1,32'h0);
phyinit_io_write: 0x412c1, 0x0
dwc_ddrphy_apb_wr(32'h412c2,32'h0);
phyinit_io_write: 0x412c2, 0x0
dwc_ddrphy_apb_wr(32'h412c3,32'h0);
phyinit_io_write: 0x412c3, 0x0
dwc_ddrphy_apb_wr(32'h412c4,32'h0);
phyinit_io_write: 0x412c4, 0x0
dwc_ddrphy_apb_wr(32'h412c5,32'h0);
phyinit_io_write: 0x412c5, 0x0
dwc_ddrphy_apb_wr(32'h412c6,32'h0);
phyinit_io_write: 0x412c6, 0x0
dwc_ddrphy_apb_wr(32'h412c7,32'h0);
phyinit_io_write: 0x412c7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x164
dwc_ddrphy_apb_wr(32'h412c8,32'h0);
phyinit_io_write: 0x412c8, 0x0
dwc_ddrphy_apb_wr(32'h412c9,32'h0);
phyinit_io_write: 0x412c9, 0x0
dwc_ddrphy_apb_wr(32'h412ca,32'h0);
phyinit_io_write: 0x412ca, 0x0
dwc_ddrphy_apb_wr(32'h412cb,32'h0);
phyinit_io_write: 0x412cb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x166
dwc_ddrphy_apb_wr(32'h412cc,32'h0);
phyinit_io_write: 0x412cc, 0x0
dwc_ddrphy_apb_wr(32'h412cd,32'h0);
phyinit_io_write: 0x412cd, 0x0
dwc_ddrphy_apb_wr(32'h412ce,32'h0);
phyinit_io_write: 0x412ce, 0x0
dwc_ddrphy_apb_wr(32'h412cf,32'h0);
phyinit_io_write: 0x412cf, 0x0
dwc_ddrphy_apb_wr(32'h412d0,32'h0);
phyinit_io_write: 0x412d0, 0x0
dwc_ddrphy_apb_wr(32'h412d1,32'h0);
phyinit_io_write: 0x412d1, 0x0
dwc_ddrphy_apb_wr(32'h412d2,32'h0);
phyinit_io_write: 0x412d2, 0x0
dwc_ddrphy_apb_wr(32'h412d3,32'h0);
phyinit_io_write: 0x412d3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x16a
dwc_ddrphy_apb_wr(32'h412d4,32'h0);
phyinit_io_write: 0x412d4, 0x0
dwc_ddrphy_apb_wr(32'h412d5,32'h0);
phyinit_io_write: 0x412d5, 0x0
dwc_ddrphy_apb_wr(32'h412d6,32'h0);
phyinit_io_write: 0x412d6, 0x0
dwc_ddrphy_apb_wr(32'h412d7,32'h0);
phyinit_io_write: 0x412d7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x16c
dwc_ddrphy_apb_wr(32'h412d8,32'h0);
phyinit_io_write: 0x412d8, 0x0
dwc_ddrphy_apb_wr(32'h412d9,32'h0);
phyinit_io_write: 0x412d9, 0x0
dwc_ddrphy_apb_wr(32'h412da,32'h0);
phyinit_io_write: 0x412da, 0x0
dwc_ddrphy_apb_wr(32'h412db,32'h0);
phyinit_io_write: 0x412db, 0x0
dwc_ddrphy_apb_wr(32'h412dc,32'h0);
phyinit_io_write: 0x412dc, 0x0
dwc_ddrphy_apb_wr(32'h412dd,32'h0);
phyinit_io_write: 0x412dd, 0x0
dwc_ddrphy_apb_wr(32'h412de,32'h0);
phyinit_io_write: 0x412de, 0x0
dwc_ddrphy_apb_wr(32'h412df,32'h0);
phyinit_io_write: 0x412df, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x170
dwc_ddrphy_apb_wr(32'h412e0,32'h0);
phyinit_io_write: 0x412e0, 0x0
dwc_ddrphy_apb_wr(32'h412e1,32'h0);
phyinit_io_write: 0x412e1, 0x0
dwc_ddrphy_apb_wr(32'h412e2,32'h0);
phyinit_io_write: 0x412e2, 0x0
dwc_ddrphy_apb_wr(32'h412e3,32'h0);
phyinit_io_write: 0x412e3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x172
dwc_ddrphy_apb_wr(32'h412e4,32'h0);
phyinit_io_write: 0x412e4, 0x0
dwc_ddrphy_apb_wr(32'h412e5,32'h0);
phyinit_io_write: 0x412e5, 0x0
dwc_ddrphy_apb_wr(32'h412e6,32'h0);
phyinit_io_write: 0x412e6, 0x0
dwc_ddrphy_apb_wr(32'h412e7,32'h0);
phyinit_io_write: 0x412e7, 0x0
dwc_ddrphy_apb_wr(32'h412e8,32'h0);
phyinit_io_write: 0x412e8, 0x0
dwc_ddrphy_apb_wr(32'h412e9,32'h0);
phyinit_io_write: 0x412e9, 0x0
dwc_ddrphy_apb_wr(32'h412ea,32'h0);
phyinit_io_write: 0x412ea, 0x0
dwc_ddrphy_apb_wr(32'h412eb,32'h0);
phyinit_io_write: 0x412eb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x176
dwc_ddrphy_apb_wr(32'h412ec,32'h0);
phyinit_io_write: 0x412ec, 0x0
dwc_ddrphy_apb_wr(32'h412ed,32'h0);
phyinit_io_write: 0x412ed, 0x0
dwc_ddrphy_apb_wr(32'h412ee,32'h0);
phyinit_io_write: 0x412ee, 0x0
dwc_ddrphy_apb_wr(32'h412ef,32'h0);
phyinit_io_write: 0x412ef, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x178
dwc_ddrphy_apb_wr(32'h412f0,32'h0);
phyinit_io_write: 0x412f0, 0x0
dwc_ddrphy_apb_wr(32'h412f1,32'h0);
phyinit_io_write: 0x412f1, 0x0
dwc_ddrphy_apb_wr(32'h412f2,32'h0);
phyinit_io_write: 0x412f2, 0x0
dwc_ddrphy_apb_wr(32'h412f3,32'h0);
phyinit_io_write: 0x412f3, 0x0
[loadAcsmMRW] Pstate=1 Using MRW start address 0xbe.
[loadAcsmMRW] Pstate=1 Using MRW Ch A address 0xee.
[loadAcsmMRW] Pstate=1 Using MRW Ch B address 0x134.
[loadAcsmMRW] Pstate=1 Using MRW stop address 0x179.
[loadAcsmMRW] PState=2, Frequency=800, tck_ps=1250, dly=8
[loadAcsmMRW] Programming ACSMRptCntOverride to 2
dwc_ddrphy_apb_wr(32'h270145,32'h2);
phyinit_io_write: 0x270145, 0x2
[loadAcsmMRW] MR1=0xb0
[dwc_ddrphy_mr_inst] Storing MRW MA=19 OP=0x0 CS=0xf at row addr=0x17a
dwc_ddrphy_apb_wr(32'h412f4,32'hc9d8);
phyinit_io_write: 0x412f4, 0xc9d8
dwc_ddrphy_apb_wr(32'h412f5,32'h0);
phyinit_io_write: 0x412f5, 0x0
dwc_ddrphy_apb_wr(32'h412f6,32'hc008);
phyinit_io_write: 0x412f6, 0xc008
dwc_ddrphy_apb_wr(32'h412f7,32'h0);
phyinit_io_write: 0x412f7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h412f8,32'h0);
phyinit_io_write: 0x412f8, 0x0
dwc_ddrphy_apb_wr(32'h412f9,32'h4b000000);
phyinit_io_write: 0x412f9, 0x4b000000
dwc_ddrphy_apb_wr(32'h412fa,32'h0);
phyinit_io_write: 0x412fa, 0x0
dwc_ddrphy_apb_wr(32'h412fb,32'h0);
phyinit_io_write: 0x412fb, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=18 OP=0x18 CS=0xf at row addr=0x17e
dwc_ddrphy_apb_wr(32'h412fc,32'hc958);
phyinit_io_write: 0x412fc, 0xc958
dwc_ddrphy_apb_wr(32'h412fd,32'h0);
phyinit_io_write: 0x412fd, 0x0
dwc_ddrphy_apb_wr(32'h412fe,32'hcc08);
phyinit_io_write: 0x412fe, 0xcc08
dwc_ddrphy_apb_wr(32'h412ff,32'h0);
phyinit_io_write: 0x412ff, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41300,32'h0);
phyinit_io_write: 0x41300, 0x0
dwc_ddrphy_apb_wr(32'h41301,32'h4b000000);
phyinit_io_write: 0x41301, 0x4b000000
dwc_ddrphy_apb_wr(32'h41302,32'h0);
phyinit_io_write: 0x41302, 0x0
dwc_ddrphy_apb_wr(32'h41303,32'h0);
phyinit_io_write: 0x41303, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=1 OP=0xb0 CS=0xf at row addr=0x182
dwc_ddrphy_apb_wr(32'h41304,32'hc0d8);
phyinit_io_write: 0x41304, 0xc0d8
dwc_ddrphy_apb_wr(32'h41305,32'h0);
phyinit_io_write: 0x41305, 0x0
dwc_ddrphy_apb_wr(32'h41306,32'hd848);
phyinit_io_write: 0x41306, 0xd848
dwc_ddrphy_apb_wr(32'h41307,32'h0);
phyinit_io_write: 0x41307, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41308,32'h0);
phyinit_io_write: 0x41308, 0x0
dwc_ddrphy_apb_wr(32'h41309,32'h4b000000);
phyinit_io_write: 0x41309, 0x4b000000
dwc_ddrphy_apb_wr(32'h4130a,32'h0);
phyinit_io_write: 0x4130a, 0x0
dwc_ddrphy_apb_wr(32'h4130b,32'h0);
phyinit_io_write: 0x4130b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=2 OP=0xbb CS=0xf at row addr=0x186
dwc_ddrphy_apb_wr(32'h4130c,32'hc158);
phyinit_io_write: 0x4130c, 0xc158
dwc_ddrphy_apb_wr(32'h4130d,32'h0);
phyinit_io_write: 0x4130d, 0x0
dwc_ddrphy_apb_wr(32'h4130e,32'hddc8);
phyinit_io_write: 0x4130e, 0xddc8
dwc_ddrphy_apb_wr(32'h4130f,32'h0);
phyinit_io_write: 0x4130f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41310,32'h0);
phyinit_io_write: 0x41310, 0x0
dwc_ddrphy_apb_wr(32'h41311,32'h4b000000);
phyinit_io_write: 0x41311, 0x4b000000
dwc_ddrphy_apb_wr(32'h41312,32'h0);
phyinit_io_write: 0x41312, 0x0
dwc_ddrphy_apb_wr(32'h41313,32'h0);
phyinit_io_write: 0x41313, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=3 OP=0x6 CS=0xf at row addr=0x18a
dwc_ddrphy_apb_wr(32'h41314,32'hc1d8);
phyinit_io_write: 0x41314, 0xc1d8
dwc_ddrphy_apb_wr(32'h41315,32'h0);
phyinit_io_write: 0x41315, 0x0
dwc_ddrphy_apb_wr(32'h41316,32'hc308);
phyinit_io_write: 0x41316, 0xc308
dwc_ddrphy_apb_wr(32'h41317,32'h0);
phyinit_io_write: 0x41317, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41318,32'h0);
phyinit_io_write: 0x41318, 0x0
dwc_ddrphy_apb_wr(32'h41319,32'h4b000000);
phyinit_io_write: 0x41319, 0x4b000000
dwc_ddrphy_apb_wr(32'h4131a,32'h0);
phyinit_io_write: 0x4131a, 0x0
dwc_ddrphy_apb_wr(32'h4131b,32'h0);
phyinit_io_write: 0x4131b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=10 OP=0x58 CS=0xf at row addr=0x18e
dwc_ddrphy_apb_wr(32'h4131c,32'hc558);
phyinit_io_write: 0x4131c, 0xc558
dwc_ddrphy_apb_wr(32'h4131d,32'h0);
phyinit_io_write: 0x4131d, 0x0
dwc_ddrphy_apb_wr(32'h4131e,32'hec08);
phyinit_io_write: 0x4131e, 0xec08
dwc_ddrphy_apb_wr(32'h4131f,32'h0);
phyinit_io_write: 0x4131f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41320,32'h0);
phyinit_io_write: 0x41320, 0x0
dwc_ddrphy_apb_wr(32'h41321,32'h4b000000);
phyinit_io_write: 0x41321, 0x4b000000
dwc_ddrphy_apb_wr(32'h41322,32'h0);
phyinit_io_write: 0x41322, 0x0
dwc_ddrphy_apb_wr(32'h41323,32'h0);
phyinit_io_write: 0x41323, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=11 OP=0x11 CS=0xf at row addr=0x192
dwc_ddrphy_apb_wr(32'h41324,32'hc5d8);
phyinit_io_write: 0x41324, 0xc5d8
dwc_ddrphy_apb_wr(32'h41325,32'h0);
phyinit_io_write: 0x41325, 0x0
dwc_ddrphy_apb_wr(32'h41326,32'hc888);
phyinit_io_write: 0x41326, 0xc888
dwc_ddrphy_apb_wr(32'h41327,32'h0);
phyinit_io_write: 0x41327, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41328,32'h0);
phyinit_io_write: 0x41328, 0x0
dwc_ddrphy_apb_wr(32'h41329,32'h4b000000);
phyinit_io_write: 0x41329, 0x4b000000
dwc_ddrphy_apb_wr(32'h4132a,32'h0);
phyinit_io_write: 0x4132a, 0x0
dwc_ddrphy_apb_wr(32'h4132b,32'h0);
phyinit_io_write: 0x4132b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0x5 at row addr=0x196
dwc_ddrphy_apb_wr(32'h4132c,32'h48d8);
phyinit_io_write: 0x4132c, 0x48d8
dwc_ddrphy_apb_wr(32'h4132d,32'h0);
phyinit_io_write: 0x4132d, 0x0
dwc_ddrphy_apb_wr(32'h4132e,32'h5408);
phyinit_io_write: 0x4132e, 0x5408
dwc_ddrphy_apb_wr(32'h4132f,32'h0);
phyinit_io_write: 0x4132f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0xa at row addr=0x198
dwc_ddrphy_apb_wr(32'h41330,32'h88d8);
phyinit_io_write: 0x41330, 0x88d8
dwc_ddrphy_apb_wr(32'h41331,32'h0);
phyinit_io_write: 0x41331, 0x0
dwc_ddrphy_apb_wr(32'h41332,32'h9408);
phyinit_io_write: 0x41332, 0x9408
dwc_ddrphy_apb_wr(32'h41333,32'h0);
phyinit_io_write: 0x41333, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41334,32'h0);
phyinit_io_write: 0x41334, 0x0
dwc_ddrphy_apb_wr(32'h41335,32'h4b000000);
phyinit_io_write: 0x41335, 0x4b000000
dwc_ddrphy_apb_wr(32'h41336,32'h0);
phyinit_io_write: 0x41336, 0x0
dwc_ddrphy_apb_wr(32'h41337,32'h0);
phyinit_io_write: 0x41337, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=20 OP=0x2 CS=0xf at row addr=0x19c
dwc_ddrphy_apb_wr(32'h41338,32'hca58);
phyinit_io_write: 0x41338, 0xca58
dwc_ddrphy_apb_wr(32'h41339,32'h0);
phyinit_io_write: 0x41339, 0x0
dwc_ddrphy_apb_wr(32'h4133a,32'hc108);
phyinit_io_write: 0x4133a, 0xc108
dwc_ddrphy_apb_wr(32'h4133b,32'h0);
phyinit_io_write: 0x4133b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4133c,32'h0);
phyinit_io_write: 0x4133c, 0x0
dwc_ddrphy_apb_wr(32'h4133d,32'h4b000000);
phyinit_io_write: 0x4133d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4133e,32'h0);
phyinit_io_write: 0x4133e, 0x0
dwc_ddrphy_apb_wr(32'h4133f,32'h0);
phyinit_io_write: 0x4133f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=22 OP=0x0 CS=0xf at row addr=0x1a0
dwc_ddrphy_apb_wr(32'h41340,32'hcb58);
phyinit_io_write: 0x41340, 0xcb58
dwc_ddrphy_apb_wr(32'h41341,32'h0);
phyinit_io_write: 0x41341, 0x0
dwc_ddrphy_apb_wr(32'h41342,32'hc008);
phyinit_io_write: 0x41342, 0xc008
dwc_ddrphy_apb_wr(32'h41343,32'h0);
phyinit_io_write: 0x41343, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41344,32'h0);
phyinit_io_write: 0x41344, 0x0
dwc_ddrphy_apb_wr(32'h41345,32'h4b000000);
phyinit_io_write: 0x41345, 0x4b000000
dwc_ddrphy_apb_wr(32'h41346,32'h0);
phyinit_io_write: 0x41346, 0x0
dwc_ddrphy_apb_wr(32'h41347,32'h0);
phyinit_io_write: 0x41347, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=41 OP=0x0 CS=0xf at row addr=0x1a4
dwc_ddrphy_apb_wr(32'h41348,32'hd4d8);
phyinit_io_write: 0x41348, 0xd4d8
dwc_ddrphy_apb_wr(32'h41349,32'h0);
phyinit_io_write: 0x41349, 0x0
dwc_ddrphy_apb_wr(32'h4134a,32'hc008);
phyinit_io_write: 0x4134a, 0xc008
dwc_ddrphy_apb_wr(32'h4134b,32'h0);
phyinit_io_write: 0x4134b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4134c,32'h0);
phyinit_io_write: 0x4134c, 0x0
dwc_ddrphy_apb_wr(32'h4134d,32'h4b000000);
phyinit_io_write: 0x4134d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4134e,32'h0);
phyinit_io_write: 0x4134e, 0x0
dwc_ddrphy_apb_wr(32'h4134f,32'h0);
phyinit_io_write: 0x4134f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=58 at row addr=0x1a8
dwc_ddrphy_apb_wr(32'h41350,32'h0);
phyinit_io_write: 0x41350, 0x0
dwc_ddrphy_apb_wr(32'h41351,32'h0);
phyinit_io_write: 0x41351, 0x0
dwc_ddrphy_apb_wr(32'h41352,32'h0);
phyinit_io_write: 0x41352, 0x0
dwc_ddrphy_apb_wr(32'h41353,32'h0);
phyinit_io_write: 0x41353, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x1aa
dwc_ddrphy_apb_wr(32'h41354,32'h4658);
phyinit_io_write: 0x41354, 0x4658
dwc_ddrphy_apb_wr(32'h41355,32'h0);
phyinit_io_write: 0x41355, 0x0
dwc_ddrphy_apb_wr(32'h41356,32'h4008);
phyinit_io_write: 0x41356, 0x4008
dwc_ddrphy_apb_wr(32'h41357,32'h0);
phyinit_io_write: 0x41357, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x1ac
dwc_ddrphy_apb_wr(32'h41358,32'h8658);
phyinit_io_write: 0x41358, 0x8658
dwc_ddrphy_apb_wr(32'h41359,32'h0);
phyinit_io_write: 0x41359, 0x0
dwc_ddrphy_apb_wr(32'h4135a,32'h8008);
phyinit_io_write: 0x4135a, 0x8008
dwc_ddrphy_apb_wr(32'h4135b,32'h0);
phyinit_io_write: 0x4135b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4135c,32'h0);
phyinit_io_write: 0x4135c, 0x0
dwc_ddrphy_apb_wr(32'h4135d,32'h4b000000);
phyinit_io_write: 0x4135d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4135e,32'h0);
phyinit_io_write: 0x4135e, 0x0
dwc_ddrphy_apb_wr(32'h4135f,32'h0);
phyinit_io_write: 0x4135f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x1b0
dwc_ddrphy_apb_wr(32'h41360,32'h4658);
phyinit_io_write: 0x41360, 0x4658
dwc_ddrphy_apb_wr(32'h41361,32'h0);
phyinit_io_write: 0x41361, 0x0
dwc_ddrphy_apb_wr(32'h41362,32'h4008);
phyinit_io_write: 0x41362, 0x4008
dwc_ddrphy_apb_wr(32'h41363,32'h0);
phyinit_io_write: 0x41363, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x1b2
dwc_ddrphy_apb_wr(32'h41364,32'h8658);
phyinit_io_write: 0x41364, 0x8658
dwc_ddrphy_apb_wr(32'h41365,32'h0);
phyinit_io_write: 0x41365, 0x0
dwc_ddrphy_apb_wr(32'h41366,32'h8008);
phyinit_io_write: 0x41366, 0x8008
dwc_ddrphy_apb_wr(32'h41367,32'h0);
phyinit_io_write: 0x41367, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41368,32'h0);
phyinit_io_write: 0x41368, 0x0
dwc_ddrphy_apb_wr(32'h41369,32'h4b000000);
phyinit_io_write: 0x41369, 0x4b000000
dwc_ddrphy_apb_wr(32'h4136a,32'h0);
phyinit_io_write: 0x4136a, 0x0
dwc_ddrphy_apb_wr(32'h4136b,32'h0);
phyinit_io_write: 0x4136b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x1b6
dwc_ddrphy_apb_wr(32'h4136c,32'h4758);
phyinit_io_write: 0x4136c, 0x4758
dwc_ddrphy_apb_wr(32'h4136d,32'h0);
phyinit_io_write: 0x4136d, 0x0
dwc_ddrphy_apb_wr(32'h4136e,32'h4008);
phyinit_io_write: 0x4136e, 0x4008
dwc_ddrphy_apb_wr(32'h4136f,32'h0);
phyinit_io_write: 0x4136f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x1b8
dwc_ddrphy_apb_wr(32'h41370,32'h8758);
phyinit_io_write: 0x41370, 0x8758
dwc_ddrphy_apb_wr(32'h41371,32'h0);
phyinit_io_write: 0x41371, 0x0
dwc_ddrphy_apb_wr(32'h41372,32'h8008);
phyinit_io_write: 0x41372, 0x8008
dwc_ddrphy_apb_wr(32'h41373,32'h0);
phyinit_io_write: 0x41373, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41374,32'h0);
phyinit_io_write: 0x41374, 0x0
dwc_ddrphy_apb_wr(32'h41375,32'h4b000000);
phyinit_io_write: 0x41375, 0x4b000000
dwc_ddrphy_apb_wr(32'h41376,32'h0);
phyinit_io_write: 0x41376, 0x0
dwc_ddrphy_apb_wr(32'h41377,32'h0);
phyinit_io_write: 0x41377, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x1bc
dwc_ddrphy_apb_wr(32'h41378,32'h47d8);
phyinit_io_write: 0x41378, 0x47d8
dwc_ddrphy_apb_wr(32'h41379,32'h0);
phyinit_io_write: 0x41379, 0x0
dwc_ddrphy_apb_wr(32'h4137a,32'h4008);
phyinit_io_write: 0x4137a, 0x4008
dwc_ddrphy_apb_wr(32'h4137b,32'h0);
phyinit_io_write: 0x4137b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x1be
dwc_ddrphy_apb_wr(32'h4137c,32'h87d8);
phyinit_io_write: 0x4137c, 0x87d8
dwc_ddrphy_apb_wr(32'h4137d,32'h0);
phyinit_io_write: 0x4137d, 0x0
dwc_ddrphy_apb_wr(32'h4137e,32'h8008);
phyinit_io_write: 0x4137e, 0x8008
dwc_ddrphy_apb_wr(32'h4137f,32'h0);
phyinit_io_write: 0x4137f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41380,32'h0);
phyinit_io_write: 0x41380, 0x0
dwc_ddrphy_apb_wr(32'h41381,32'h4b000000);
phyinit_io_write: 0x41381, 0x4b000000
dwc_ddrphy_apb_wr(32'h41382,32'h0);
phyinit_io_write: 0x41382, 0x0
dwc_ddrphy_apb_wr(32'h41383,32'h0);
phyinit_io_write: 0x41383, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x1c2
dwc_ddrphy_apb_wr(32'h41384,32'h4c58);
phyinit_io_write: 0x41384, 0x4c58
dwc_ddrphy_apb_wr(32'h41385,32'h0);
phyinit_io_write: 0x41385, 0x0
dwc_ddrphy_apb_wr(32'h41386,32'h4008);
phyinit_io_write: 0x41386, 0x4008
dwc_ddrphy_apb_wr(32'h41387,32'h0);
phyinit_io_write: 0x41387, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x1c4
dwc_ddrphy_apb_wr(32'h41388,32'h8c58);
phyinit_io_write: 0x41388, 0x8c58
dwc_ddrphy_apb_wr(32'h41389,32'h0);
phyinit_io_write: 0x41389, 0x0
dwc_ddrphy_apb_wr(32'h4138a,32'h8008);
phyinit_io_write: 0x4138a, 0x8008
dwc_ddrphy_apb_wr(32'h4138b,32'h0);
phyinit_io_write: 0x4138b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4138c,32'h0);
phyinit_io_write: 0x4138c, 0x0
dwc_ddrphy_apb_wr(32'h4138d,32'h4b000000);
phyinit_io_write: 0x4138d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4138e,32'h0);
phyinit_io_write: 0x4138e, 0x0
dwc_ddrphy_apb_wr(32'h4138f,32'h0);
phyinit_io_write: 0x4138f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x1c8
dwc_ddrphy_apb_wr(32'h41390,32'h4f58);
phyinit_io_write: 0x41390, 0x4f58
dwc_ddrphy_apb_wr(32'h41391,32'h0);
phyinit_io_write: 0x41391, 0x0
dwc_ddrphy_apb_wr(32'h41392,32'h4008);
phyinit_io_write: 0x41392, 0x4008
dwc_ddrphy_apb_wr(32'h41393,32'h0);
phyinit_io_write: 0x41393, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x1ca
dwc_ddrphy_apb_wr(32'h41394,32'h8f58);
phyinit_io_write: 0x41394, 0x8f58
dwc_ddrphy_apb_wr(32'h41395,32'h0);
phyinit_io_write: 0x41395, 0x0
dwc_ddrphy_apb_wr(32'h41396,32'h8008);
phyinit_io_write: 0x41396, 0x8008
dwc_ddrphy_apb_wr(32'h41397,32'h0);
phyinit_io_write: 0x41397, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41398,32'h0);
phyinit_io_write: 0x41398, 0x0
dwc_ddrphy_apb_wr(32'h41399,32'h4b000000);
phyinit_io_write: 0x41399, 0x4b000000
dwc_ddrphy_apb_wr(32'h4139a,32'h0);
phyinit_io_write: 0x4139a, 0x0
dwc_ddrphy_apb_wr(32'h4139b,32'h0);
phyinit_io_write: 0x4139b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x1ce
dwc_ddrphy_apb_wr(32'h4139c,32'h0);
phyinit_io_write: 0x4139c, 0x0
dwc_ddrphy_apb_wr(32'h4139d,32'h0);
phyinit_io_write: 0x4139d, 0x0
dwc_ddrphy_apb_wr(32'h4139e,32'h0);
phyinit_io_write: 0x4139e, 0x0
dwc_ddrphy_apb_wr(32'h4139f,32'h0);
phyinit_io_write: 0x4139f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x1d0
dwc_ddrphy_apb_wr(32'h413a0,32'h0);
phyinit_io_write: 0x413a0, 0x0
dwc_ddrphy_apb_wr(32'h413a1,32'h0);
phyinit_io_write: 0x413a1, 0x0
dwc_ddrphy_apb_wr(32'h413a2,32'h0);
phyinit_io_write: 0x413a2, 0x0
dwc_ddrphy_apb_wr(32'h413a3,32'h0);
phyinit_io_write: 0x413a3, 0x0
dwc_ddrphy_apb_wr(32'h413a4,32'h0);
phyinit_io_write: 0x413a4, 0x0
dwc_ddrphy_apb_wr(32'h413a5,32'h0);
phyinit_io_write: 0x413a5, 0x0
dwc_ddrphy_apb_wr(32'h413a6,32'h0);
phyinit_io_write: 0x413a6, 0x0
dwc_ddrphy_apb_wr(32'h413a7,32'h0);
phyinit_io_write: 0x413a7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x1d4
dwc_ddrphy_apb_wr(32'h413a8,32'h0);
phyinit_io_write: 0x413a8, 0x0
dwc_ddrphy_apb_wr(32'h413a9,32'h0);
phyinit_io_write: 0x413a9, 0x0
dwc_ddrphy_apb_wr(32'h413aa,32'h0);
phyinit_io_write: 0x413aa, 0x0
dwc_ddrphy_apb_wr(32'h413ab,32'h0);
phyinit_io_write: 0x413ab, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x1d6
dwc_ddrphy_apb_wr(32'h413ac,32'h0);
phyinit_io_write: 0x413ac, 0x0
dwc_ddrphy_apb_wr(32'h413ad,32'h0);
phyinit_io_write: 0x413ad, 0x0
dwc_ddrphy_apb_wr(32'h413ae,32'h0);
phyinit_io_write: 0x413ae, 0x0
dwc_ddrphy_apb_wr(32'h413af,32'h0);
phyinit_io_write: 0x413af, 0x0
dwc_ddrphy_apb_wr(32'h413b0,32'h0);
phyinit_io_write: 0x413b0, 0x0
dwc_ddrphy_apb_wr(32'h413b1,32'h0);
phyinit_io_write: 0x413b1, 0x0
dwc_ddrphy_apb_wr(32'h413b2,32'h0);
phyinit_io_write: 0x413b2, 0x0
dwc_ddrphy_apb_wr(32'h413b3,32'h0);
phyinit_io_write: 0x413b3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x1da
dwc_ddrphy_apb_wr(32'h413b4,32'h0);
phyinit_io_write: 0x413b4, 0x0
dwc_ddrphy_apb_wr(32'h413b5,32'h0);
phyinit_io_write: 0x413b5, 0x0
dwc_ddrphy_apb_wr(32'h413b6,32'h0);
phyinit_io_write: 0x413b6, 0x0
dwc_ddrphy_apb_wr(32'h413b7,32'h0);
phyinit_io_write: 0x413b7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x1dc
dwc_ddrphy_apb_wr(32'h413b8,32'h0);
phyinit_io_write: 0x413b8, 0x0
dwc_ddrphy_apb_wr(32'h413b9,32'h0);
phyinit_io_write: 0x413b9, 0x0
dwc_ddrphy_apb_wr(32'h413ba,32'h0);
phyinit_io_write: 0x413ba, 0x0
dwc_ddrphy_apb_wr(32'h413bb,32'h0);
phyinit_io_write: 0x413bb, 0x0
dwc_ddrphy_apb_wr(32'h413bc,32'h0);
phyinit_io_write: 0x413bc, 0x0
dwc_ddrphy_apb_wr(32'h413bd,32'h0);
phyinit_io_write: 0x413bd, 0x0
dwc_ddrphy_apb_wr(32'h413be,32'h0);
phyinit_io_write: 0x413be, 0x0
dwc_ddrphy_apb_wr(32'h413bf,32'h0);
phyinit_io_write: 0x413bf, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x1e0
dwc_ddrphy_apb_wr(32'h413c0,32'h0);
phyinit_io_write: 0x413c0, 0x0
dwc_ddrphy_apb_wr(32'h413c1,32'h0);
phyinit_io_write: 0x413c1, 0x0
dwc_ddrphy_apb_wr(32'h413c2,32'h0);
phyinit_io_write: 0x413c2, 0x0
dwc_ddrphy_apb_wr(32'h413c3,32'h0);
phyinit_io_write: 0x413c3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x1e2
dwc_ddrphy_apb_wr(32'h413c4,32'h0);
phyinit_io_write: 0x413c4, 0x0
dwc_ddrphy_apb_wr(32'h413c5,32'h0);
phyinit_io_write: 0x413c5, 0x0
dwc_ddrphy_apb_wr(32'h413c6,32'h0);
phyinit_io_write: 0x413c6, 0x0
dwc_ddrphy_apb_wr(32'h413c7,32'h0);
phyinit_io_write: 0x413c7, 0x0
dwc_ddrphy_apb_wr(32'h413c8,32'h0);
phyinit_io_write: 0x413c8, 0x0
dwc_ddrphy_apb_wr(32'h413c9,32'h0);
phyinit_io_write: 0x413c9, 0x0
dwc_ddrphy_apb_wr(32'h413ca,32'h0);
phyinit_io_write: 0x413ca, 0x0
dwc_ddrphy_apb_wr(32'h413cb,32'h0);
phyinit_io_write: 0x413cb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x1e6
dwc_ddrphy_apb_wr(32'h413cc,32'h0);
phyinit_io_write: 0x413cc, 0x0
dwc_ddrphy_apb_wr(32'h413cd,32'h0);
phyinit_io_write: 0x413cd, 0x0
dwc_ddrphy_apb_wr(32'h413ce,32'h0);
phyinit_io_write: 0x413ce, 0x0
dwc_ddrphy_apb_wr(32'h413cf,32'h0);
phyinit_io_write: 0x413cf, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x1e8
dwc_ddrphy_apb_wr(32'h413d0,32'h0);
phyinit_io_write: 0x413d0, 0x0
dwc_ddrphy_apb_wr(32'h413d1,32'h0);
phyinit_io_write: 0x413d1, 0x0
dwc_ddrphy_apb_wr(32'h413d2,32'h0);
phyinit_io_write: 0x413d2, 0x0
dwc_ddrphy_apb_wr(32'h413d3,32'h0);
phyinit_io_write: 0x413d3, 0x0
dwc_ddrphy_apb_wr(32'h413d4,32'h0);
phyinit_io_write: 0x413d4, 0x0
dwc_ddrphy_apb_wr(32'h413d5,32'h0);
phyinit_io_write: 0x413d5, 0x0
dwc_ddrphy_apb_wr(32'h413d6,32'h0);
phyinit_io_write: 0x413d6, 0x0
dwc_ddrphy_apb_wr(32'h413d7,32'h0);
phyinit_io_write: 0x413d7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x1ec
dwc_ddrphy_apb_wr(32'h413d8,32'h0);
phyinit_io_write: 0x413d8, 0x0
dwc_ddrphy_apb_wr(32'h413d9,32'h0);
phyinit_io_write: 0x413d9, 0x0
dwc_ddrphy_apb_wr(32'h413da,32'h0);
phyinit_io_write: 0x413da, 0x0
dwc_ddrphy_apb_wr(32'h413db,32'h0);
phyinit_io_write: 0x413db, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x1ee
dwc_ddrphy_apb_wr(32'h413dc,32'h0);
phyinit_io_write: 0x413dc, 0x0
dwc_ddrphy_apb_wr(32'h413dd,32'h0);
phyinit_io_write: 0x413dd, 0x0
dwc_ddrphy_apb_wr(32'h413de,32'h0);
phyinit_io_write: 0x413de, 0x0
dwc_ddrphy_apb_wr(32'h413df,32'h0);
phyinit_io_write: 0x413df, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x1f0
dwc_ddrphy_apb_wr(32'h413e0,32'h4658);
phyinit_io_write: 0x413e0, 0x4658
dwc_ddrphy_apb_wr(32'h413e1,32'h0);
phyinit_io_write: 0x413e1, 0x0
dwc_ddrphy_apb_wr(32'h413e2,32'h4008);
phyinit_io_write: 0x413e2, 0x4008
dwc_ddrphy_apb_wr(32'h413e3,32'h0);
phyinit_io_write: 0x413e3, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x1f2
dwc_ddrphy_apb_wr(32'h413e4,32'h8658);
phyinit_io_write: 0x413e4, 0x8658
dwc_ddrphy_apb_wr(32'h413e5,32'h0);
phyinit_io_write: 0x413e5, 0x0
dwc_ddrphy_apb_wr(32'h413e6,32'h8008);
phyinit_io_write: 0x413e6, 0x8008
dwc_ddrphy_apb_wr(32'h413e7,32'h0);
phyinit_io_write: 0x413e7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h413e8,32'h0);
phyinit_io_write: 0x413e8, 0x0
dwc_ddrphy_apb_wr(32'h413e9,32'h4b000000);
phyinit_io_write: 0x413e9, 0x4b000000
dwc_ddrphy_apb_wr(32'h413ea,32'h0);
phyinit_io_write: 0x413ea, 0x0
dwc_ddrphy_apb_wr(32'h413eb,32'h0);
phyinit_io_write: 0x413eb, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x1f6
dwc_ddrphy_apb_wr(32'h413ec,32'h4658);
phyinit_io_write: 0x413ec, 0x4658
dwc_ddrphy_apb_wr(32'h413ed,32'h0);
phyinit_io_write: 0x413ed, 0x0
dwc_ddrphy_apb_wr(32'h413ee,32'h4008);
phyinit_io_write: 0x413ee, 0x4008
dwc_ddrphy_apb_wr(32'h413ef,32'h0);
phyinit_io_write: 0x413ef, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x1f8
dwc_ddrphy_apb_wr(32'h413f0,32'h8658);
phyinit_io_write: 0x413f0, 0x8658
dwc_ddrphy_apb_wr(32'h413f1,32'h0);
phyinit_io_write: 0x413f1, 0x0
dwc_ddrphy_apb_wr(32'h413f2,32'h8008);
phyinit_io_write: 0x413f2, 0x8008
dwc_ddrphy_apb_wr(32'h413f3,32'h0);
phyinit_io_write: 0x413f3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h413f4,32'h0);
phyinit_io_write: 0x413f4, 0x0
dwc_ddrphy_apb_wr(32'h413f5,32'h4b000000);
phyinit_io_write: 0x413f5, 0x4b000000
dwc_ddrphy_apb_wr(32'h413f6,32'h0);
phyinit_io_write: 0x413f6, 0x0
dwc_ddrphy_apb_wr(32'h413f7,32'h0);
phyinit_io_write: 0x413f7, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x1fc
dwc_ddrphy_apb_wr(32'h413f8,32'h4758);
phyinit_io_write: 0x413f8, 0x4758
dwc_ddrphy_apb_wr(32'h413f9,32'h0);
phyinit_io_write: 0x413f9, 0x0
dwc_ddrphy_apb_wr(32'h413fa,32'h4008);
phyinit_io_write: 0x413fa, 0x4008
dwc_ddrphy_apb_wr(32'h413fb,32'h0);
phyinit_io_write: 0x413fb, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x1fe
dwc_ddrphy_apb_wr(32'h413fc,32'h8758);
phyinit_io_write: 0x413fc, 0x8758
dwc_ddrphy_apb_wr(32'h413fd,32'h0);
phyinit_io_write: 0x413fd, 0x0
dwc_ddrphy_apb_wr(32'h413fe,32'h8008);
phyinit_io_write: 0x413fe, 0x8008
dwc_ddrphy_apb_wr(32'h413ff,32'h0);
phyinit_io_write: 0x413ff, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41400,32'h0);
phyinit_io_write: 0x41400, 0x0
dwc_ddrphy_apb_wr(32'h41401,32'h4b000000);
phyinit_io_write: 0x41401, 0x4b000000
dwc_ddrphy_apb_wr(32'h41402,32'h0);
phyinit_io_write: 0x41402, 0x0
dwc_ddrphy_apb_wr(32'h41403,32'h0);
phyinit_io_write: 0x41403, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x202
dwc_ddrphy_apb_wr(32'h41404,32'h47d8);
phyinit_io_write: 0x41404, 0x47d8
dwc_ddrphy_apb_wr(32'h41405,32'h0);
phyinit_io_write: 0x41405, 0x0
dwc_ddrphy_apb_wr(32'h41406,32'h4008);
phyinit_io_write: 0x41406, 0x4008
dwc_ddrphy_apb_wr(32'h41407,32'h0);
phyinit_io_write: 0x41407, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x204
dwc_ddrphy_apb_wr(32'h41408,32'h87d8);
phyinit_io_write: 0x41408, 0x87d8
dwc_ddrphy_apb_wr(32'h41409,32'h0);
phyinit_io_write: 0x41409, 0x0
dwc_ddrphy_apb_wr(32'h4140a,32'h8008);
phyinit_io_write: 0x4140a, 0x8008
dwc_ddrphy_apb_wr(32'h4140b,32'h0);
phyinit_io_write: 0x4140b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4140c,32'h0);
phyinit_io_write: 0x4140c, 0x0
dwc_ddrphy_apb_wr(32'h4140d,32'h4b000000);
phyinit_io_write: 0x4140d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4140e,32'h0);
phyinit_io_write: 0x4140e, 0x0
dwc_ddrphy_apb_wr(32'h4140f,32'h0);
phyinit_io_write: 0x4140f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x208
dwc_ddrphy_apb_wr(32'h41410,32'h4c58);
phyinit_io_write: 0x41410, 0x4c58
dwc_ddrphy_apb_wr(32'h41411,32'h0);
phyinit_io_write: 0x41411, 0x0
dwc_ddrphy_apb_wr(32'h41412,32'h4008);
phyinit_io_write: 0x41412, 0x4008
dwc_ddrphy_apb_wr(32'h41413,32'h0);
phyinit_io_write: 0x41413, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x20a
dwc_ddrphy_apb_wr(32'h41414,32'h8c58);
phyinit_io_write: 0x41414, 0x8c58
dwc_ddrphy_apb_wr(32'h41415,32'h0);
phyinit_io_write: 0x41415, 0x0
dwc_ddrphy_apb_wr(32'h41416,32'h8008);
phyinit_io_write: 0x41416, 0x8008
dwc_ddrphy_apb_wr(32'h41417,32'h0);
phyinit_io_write: 0x41417, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41418,32'h0);
phyinit_io_write: 0x41418, 0x0
dwc_ddrphy_apb_wr(32'h41419,32'h4b000000);
phyinit_io_write: 0x41419, 0x4b000000
dwc_ddrphy_apb_wr(32'h4141a,32'h0);
phyinit_io_write: 0x4141a, 0x0
dwc_ddrphy_apb_wr(32'h4141b,32'h0);
phyinit_io_write: 0x4141b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x20e
dwc_ddrphy_apb_wr(32'h4141c,32'h4f58);
phyinit_io_write: 0x4141c, 0x4f58
dwc_ddrphy_apb_wr(32'h4141d,32'h0);
phyinit_io_write: 0x4141d, 0x0
dwc_ddrphy_apb_wr(32'h4141e,32'h4008);
phyinit_io_write: 0x4141e, 0x4008
dwc_ddrphy_apb_wr(32'h4141f,32'h0);
phyinit_io_write: 0x4141f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x210
dwc_ddrphy_apb_wr(32'h41420,32'h8f58);
phyinit_io_write: 0x41420, 0x8f58
dwc_ddrphy_apb_wr(32'h41421,32'h0);
phyinit_io_write: 0x41421, 0x0
dwc_ddrphy_apb_wr(32'h41422,32'h8008);
phyinit_io_write: 0x41422, 0x8008
dwc_ddrphy_apb_wr(32'h41423,32'h0);
phyinit_io_write: 0x41423, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41424,32'h0);
phyinit_io_write: 0x41424, 0x0
dwc_ddrphy_apb_wr(32'h41425,32'h4b000000);
phyinit_io_write: 0x41425, 0x4b000000
dwc_ddrphy_apb_wr(32'h41426,32'h0);
phyinit_io_write: 0x41426, 0x0
dwc_ddrphy_apb_wr(32'h41427,32'h0);
phyinit_io_write: 0x41427, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x214
dwc_ddrphy_apb_wr(32'h41428,32'h0);
phyinit_io_write: 0x41428, 0x0
dwc_ddrphy_apb_wr(32'h41429,32'h0);
phyinit_io_write: 0x41429, 0x0
dwc_ddrphy_apb_wr(32'h4142a,32'h0);
phyinit_io_write: 0x4142a, 0x0
dwc_ddrphy_apb_wr(32'h4142b,32'h0);
phyinit_io_write: 0x4142b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x216
dwc_ddrphy_apb_wr(32'h4142c,32'h0);
phyinit_io_write: 0x4142c, 0x0
dwc_ddrphy_apb_wr(32'h4142d,32'h0);
phyinit_io_write: 0x4142d, 0x0
dwc_ddrphy_apb_wr(32'h4142e,32'h0);
phyinit_io_write: 0x4142e, 0x0
dwc_ddrphy_apb_wr(32'h4142f,32'h0);
phyinit_io_write: 0x4142f, 0x0
dwc_ddrphy_apb_wr(32'h41430,32'h0);
phyinit_io_write: 0x41430, 0x0
dwc_ddrphy_apb_wr(32'h41431,32'h0);
phyinit_io_write: 0x41431, 0x0
dwc_ddrphy_apb_wr(32'h41432,32'h0);
phyinit_io_write: 0x41432, 0x0
dwc_ddrphy_apb_wr(32'h41433,32'h0);
phyinit_io_write: 0x41433, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x21a
dwc_ddrphy_apb_wr(32'h41434,32'h0);
phyinit_io_write: 0x41434, 0x0
dwc_ddrphy_apb_wr(32'h41435,32'h0);
phyinit_io_write: 0x41435, 0x0
dwc_ddrphy_apb_wr(32'h41436,32'h0);
phyinit_io_write: 0x41436, 0x0
dwc_ddrphy_apb_wr(32'h41437,32'h0);
phyinit_io_write: 0x41437, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x21c
dwc_ddrphy_apb_wr(32'h41438,32'h0);
phyinit_io_write: 0x41438, 0x0
dwc_ddrphy_apb_wr(32'h41439,32'h0);
phyinit_io_write: 0x41439, 0x0
dwc_ddrphy_apb_wr(32'h4143a,32'h0);
phyinit_io_write: 0x4143a, 0x0
dwc_ddrphy_apb_wr(32'h4143b,32'h0);
phyinit_io_write: 0x4143b, 0x0
dwc_ddrphy_apb_wr(32'h4143c,32'h0);
phyinit_io_write: 0x4143c, 0x0
dwc_ddrphy_apb_wr(32'h4143d,32'h0);
phyinit_io_write: 0x4143d, 0x0
dwc_ddrphy_apb_wr(32'h4143e,32'h0);
phyinit_io_write: 0x4143e, 0x0
dwc_ddrphy_apb_wr(32'h4143f,32'h0);
phyinit_io_write: 0x4143f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x220
dwc_ddrphy_apb_wr(32'h41440,32'h0);
phyinit_io_write: 0x41440, 0x0
dwc_ddrphy_apb_wr(32'h41441,32'h0);
phyinit_io_write: 0x41441, 0x0
dwc_ddrphy_apb_wr(32'h41442,32'h0);
phyinit_io_write: 0x41442, 0x0
dwc_ddrphy_apb_wr(32'h41443,32'h0);
phyinit_io_write: 0x41443, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x222
dwc_ddrphy_apb_wr(32'h41444,32'h0);
phyinit_io_write: 0x41444, 0x0
dwc_ddrphy_apb_wr(32'h41445,32'h0);
phyinit_io_write: 0x41445, 0x0
dwc_ddrphy_apb_wr(32'h41446,32'h0);
phyinit_io_write: 0x41446, 0x0
dwc_ddrphy_apb_wr(32'h41447,32'h0);
phyinit_io_write: 0x41447, 0x0
dwc_ddrphy_apb_wr(32'h41448,32'h0);
phyinit_io_write: 0x41448, 0x0
dwc_ddrphy_apb_wr(32'h41449,32'h0);
phyinit_io_write: 0x41449, 0x0
dwc_ddrphy_apb_wr(32'h4144a,32'h0);
phyinit_io_write: 0x4144a, 0x0
dwc_ddrphy_apb_wr(32'h4144b,32'h0);
phyinit_io_write: 0x4144b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x226
dwc_ddrphy_apb_wr(32'h4144c,32'h0);
phyinit_io_write: 0x4144c, 0x0
dwc_ddrphy_apb_wr(32'h4144d,32'h0);
phyinit_io_write: 0x4144d, 0x0
dwc_ddrphy_apb_wr(32'h4144e,32'h0);
phyinit_io_write: 0x4144e, 0x0
dwc_ddrphy_apb_wr(32'h4144f,32'h0);
phyinit_io_write: 0x4144f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x228
dwc_ddrphy_apb_wr(32'h41450,32'h0);
phyinit_io_write: 0x41450, 0x0
dwc_ddrphy_apb_wr(32'h41451,32'h0);
phyinit_io_write: 0x41451, 0x0
dwc_ddrphy_apb_wr(32'h41452,32'h0);
phyinit_io_write: 0x41452, 0x0
dwc_ddrphy_apb_wr(32'h41453,32'h0);
phyinit_io_write: 0x41453, 0x0
dwc_ddrphy_apb_wr(32'h41454,32'h0);
phyinit_io_write: 0x41454, 0x0
dwc_ddrphy_apb_wr(32'h41455,32'h0);
phyinit_io_write: 0x41455, 0x0
dwc_ddrphy_apb_wr(32'h41456,32'h0);
phyinit_io_write: 0x41456, 0x0
dwc_ddrphy_apb_wr(32'h41457,32'h0);
phyinit_io_write: 0x41457, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x22c
dwc_ddrphy_apb_wr(32'h41458,32'h0);
phyinit_io_write: 0x41458, 0x0
dwc_ddrphy_apb_wr(32'h41459,32'h0);
phyinit_io_write: 0x41459, 0x0
dwc_ddrphy_apb_wr(32'h4145a,32'h0);
phyinit_io_write: 0x4145a, 0x0
dwc_ddrphy_apb_wr(32'h4145b,32'h0);
phyinit_io_write: 0x4145b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x22e
dwc_ddrphy_apb_wr(32'h4145c,32'h0);
phyinit_io_write: 0x4145c, 0x0
dwc_ddrphy_apb_wr(32'h4145d,32'h0);
phyinit_io_write: 0x4145d, 0x0
dwc_ddrphy_apb_wr(32'h4145e,32'h0);
phyinit_io_write: 0x4145e, 0x0
dwc_ddrphy_apb_wr(32'h4145f,32'h0);
phyinit_io_write: 0x4145f, 0x0
dwc_ddrphy_apb_wr(32'h41460,32'h0);
phyinit_io_write: 0x41460, 0x0
dwc_ddrphy_apb_wr(32'h41461,32'h0);
phyinit_io_write: 0x41461, 0x0
dwc_ddrphy_apb_wr(32'h41462,32'h0);
phyinit_io_write: 0x41462, 0x0
dwc_ddrphy_apb_wr(32'h41463,32'h0);
phyinit_io_write: 0x41463, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x232
dwc_ddrphy_apb_wr(32'h41464,32'h0);
phyinit_io_write: 0x41464, 0x0
dwc_ddrphy_apb_wr(32'h41465,32'h0);
phyinit_io_write: 0x41465, 0x0
dwc_ddrphy_apb_wr(32'h41466,32'h0);
phyinit_io_write: 0x41466, 0x0
dwc_ddrphy_apb_wr(32'h41467,32'h0);
phyinit_io_write: 0x41467, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x234
dwc_ddrphy_apb_wr(32'h41468,32'h0);
phyinit_io_write: 0x41468, 0x0
dwc_ddrphy_apb_wr(32'h41469,32'h0);
phyinit_io_write: 0x41469, 0x0
dwc_ddrphy_apb_wr(32'h4146a,32'h0);
phyinit_io_write: 0x4146a, 0x0
dwc_ddrphy_apb_wr(32'h4146b,32'h0);
phyinit_io_write: 0x4146b, 0x0
[loadAcsmMRW] Pstate=2 Using MRW start address 0x17a.
[loadAcsmMRW] Pstate=2 Using MRW Ch A address 0x1aa.
[loadAcsmMRW] Pstate=2 Using MRW Ch B address 0x1f0.
[loadAcsmMRW] Pstate=2 Using MRW stop address 0x235.
[loadAcsmMRW] PState=3, Frequency=800, tck_ps=1250, dly=8
[loadAcsmMRW] Programming ACSMRptCntOverride to 2
dwc_ddrphy_apb_wr(32'h370145,32'h2);
phyinit_io_write: 0x370145, 0x2
[loadAcsmMRW] MR1=0xb0
[dwc_ddrphy_mr_inst] Storing MRW MA=19 OP=0x0 CS=0xf at row addr=0x236
dwc_ddrphy_apb_wr(32'h4146c,32'hc9d8);
phyinit_io_write: 0x4146c, 0xc9d8
dwc_ddrphy_apb_wr(32'h4146d,32'h0);
phyinit_io_write: 0x4146d, 0x0
dwc_ddrphy_apb_wr(32'h4146e,32'hc008);
phyinit_io_write: 0x4146e, 0xc008
dwc_ddrphy_apb_wr(32'h4146f,32'h0);
phyinit_io_write: 0x4146f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41470,32'h0);
phyinit_io_write: 0x41470, 0x0
dwc_ddrphy_apb_wr(32'h41471,32'h4b000000);
phyinit_io_write: 0x41471, 0x4b000000
dwc_ddrphy_apb_wr(32'h41472,32'h0);
phyinit_io_write: 0x41472, 0x0
dwc_ddrphy_apb_wr(32'h41473,32'h0);
phyinit_io_write: 0x41473, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=18 OP=0x18 CS=0xf at row addr=0x23a
dwc_ddrphy_apb_wr(32'h41474,32'hc958);
phyinit_io_write: 0x41474, 0xc958
dwc_ddrphy_apb_wr(32'h41475,32'h0);
phyinit_io_write: 0x41475, 0x0
dwc_ddrphy_apb_wr(32'h41476,32'hcc08);
phyinit_io_write: 0x41476, 0xcc08
dwc_ddrphy_apb_wr(32'h41477,32'h0);
phyinit_io_write: 0x41477, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41478,32'h0);
phyinit_io_write: 0x41478, 0x0
dwc_ddrphy_apb_wr(32'h41479,32'h4b000000);
phyinit_io_write: 0x41479, 0x4b000000
dwc_ddrphy_apb_wr(32'h4147a,32'h0);
phyinit_io_write: 0x4147a, 0x0
dwc_ddrphy_apb_wr(32'h4147b,32'h0);
phyinit_io_write: 0x4147b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=1 OP=0xb0 CS=0xf at row addr=0x23e
dwc_ddrphy_apb_wr(32'h4147c,32'hc0d8);
phyinit_io_write: 0x4147c, 0xc0d8
dwc_ddrphy_apb_wr(32'h4147d,32'h0);
phyinit_io_write: 0x4147d, 0x0
dwc_ddrphy_apb_wr(32'h4147e,32'hd848);
phyinit_io_write: 0x4147e, 0xd848
dwc_ddrphy_apb_wr(32'h4147f,32'h0);
phyinit_io_write: 0x4147f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41480,32'h0);
phyinit_io_write: 0x41480, 0x0
dwc_ddrphy_apb_wr(32'h41481,32'h4b000000);
phyinit_io_write: 0x41481, 0x4b000000
dwc_ddrphy_apb_wr(32'h41482,32'h0);
phyinit_io_write: 0x41482, 0x0
dwc_ddrphy_apb_wr(32'h41483,32'h0);
phyinit_io_write: 0x41483, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=2 OP=0xbb CS=0xf at row addr=0x242
dwc_ddrphy_apb_wr(32'h41484,32'hc158);
phyinit_io_write: 0x41484, 0xc158
dwc_ddrphy_apb_wr(32'h41485,32'h0);
phyinit_io_write: 0x41485, 0x0
dwc_ddrphy_apb_wr(32'h41486,32'hddc8);
phyinit_io_write: 0x41486, 0xddc8
dwc_ddrphy_apb_wr(32'h41487,32'h0);
phyinit_io_write: 0x41487, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41488,32'h0);
phyinit_io_write: 0x41488, 0x0
dwc_ddrphy_apb_wr(32'h41489,32'h4b000000);
phyinit_io_write: 0x41489, 0x4b000000
dwc_ddrphy_apb_wr(32'h4148a,32'h0);
phyinit_io_write: 0x4148a, 0x0
dwc_ddrphy_apb_wr(32'h4148b,32'h0);
phyinit_io_write: 0x4148b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=3 OP=0x6 CS=0xf at row addr=0x246
dwc_ddrphy_apb_wr(32'h4148c,32'hc1d8);
phyinit_io_write: 0x4148c, 0xc1d8
dwc_ddrphy_apb_wr(32'h4148d,32'h0);
phyinit_io_write: 0x4148d, 0x0
dwc_ddrphy_apb_wr(32'h4148e,32'hc308);
phyinit_io_write: 0x4148e, 0xc308
dwc_ddrphy_apb_wr(32'h4148f,32'h0);
phyinit_io_write: 0x4148f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41490,32'h0);
phyinit_io_write: 0x41490, 0x0
dwc_ddrphy_apb_wr(32'h41491,32'h4b000000);
phyinit_io_write: 0x41491, 0x4b000000
dwc_ddrphy_apb_wr(32'h41492,32'h0);
phyinit_io_write: 0x41492, 0x0
dwc_ddrphy_apb_wr(32'h41493,32'h0);
phyinit_io_write: 0x41493, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=10 OP=0x58 CS=0xf at row addr=0x24a
dwc_ddrphy_apb_wr(32'h41494,32'hc558);
phyinit_io_write: 0x41494, 0xc558
dwc_ddrphy_apb_wr(32'h41495,32'h0);
phyinit_io_write: 0x41495, 0x0
dwc_ddrphy_apb_wr(32'h41496,32'hec08);
phyinit_io_write: 0x41496, 0xec08
dwc_ddrphy_apb_wr(32'h41497,32'h0);
phyinit_io_write: 0x41497, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41498,32'h0);
phyinit_io_write: 0x41498, 0x0
dwc_ddrphy_apb_wr(32'h41499,32'h4b000000);
phyinit_io_write: 0x41499, 0x4b000000
dwc_ddrphy_apb_wr(32'h4149a,32'h0);
phyinit_io_write: 0x4149a, 0x0
dwc_ddrphy_apb_wr(32'h4149b,32'h0);
phyinit_io_write: 0x4149b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=11 OP=0x11 CS=0xf at row addr=0x24e
dwc_ddrphy_apb_wr(32'h4149c,32'hc5d8);
phyinit_io_write: 0x4149c, 0xc5d8
dwc_ddrphy_apb_wr(32'h4149d,32'h0);
phyinit_io_write: 0x4149d, 0x0
dwc_ddrphy_apb_wr(32'h4149e,32'hc888);
phyinit_io_write: 0x4149e, 0xc888
dwc_ddrphy_apb_wr(32'h4149f,32'h0);
phyinit_io_write: 0x4149f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414a0,32'h0);
phyinit_io_write: 0x414a0, 0x0
dwc_ddrphy_apb_wr(32'h414a1,32'h4b000000);
phyinit_io_write: 0x414a1, 0x4b000000
dwc_ddrphy_apb_wr(32'h414a2,32'h0);
phyinit_io_write: 0x414a2, 0x0
dwc_ddrphy_apb_wr(32'h414a3,32'h0);
phyinit_io_write: 0x414a3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0x5 at row addr=0x252
dwc_ddrphy_apb_wr(32'h414a4,32'h48d8);
phyinit_io_write: 0x414a4, 0x48d8
dwc_ddrphy_apb_wr(32'h414a5,32'h0);
phyinit_io_write: 0x414a5, 0x0
dwc_ddrphy_apb_wr(32'h414a6,32'h5408);
phyinit_io_write: 0x414a6, 0x5408
dwc_ddrphy_apb_wr(32'h414a7,32'h0);
phyinit_io_write: 0x414a7, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=17 OP=0x28 CS=0xa at row addr=0x254
dwc_ddrphy_apb_wr(32'h414a8,32'h88d8);
phyinit_io_write: 0x414a8, 0x88d8
dwc_ddrphy_apb_wr(32'h414a9,32'h0);
phyinit_io_write: 0x414a9, 0x0
dwc_ddrphy_apb_wr(32'h414aa,32'h9408);
phyinit_io_write: 0x414aa, 0x9408
dwc_ddrphy_apb_wr(32'h414ab,32'h0);
phyinit_io_write: 0x414ab, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414ac,32'h0);
phyinit_io_write: 0x414ac, 0x0
dwc_ddrphy_apb_wr(32'h414ad,32'h4b000000);
phyinit_io_write: 0x414ad, 0x4b000000
dwc_ddrphy_apb_wr(32'h414ae,32'h0);
phyinit_io_write: 0x414ae, 0x0
dwc_ddrphy_apb_wr(32'h414af,32'h0);
phyinit_io_write: 0x414af, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=20 OP=0x2 CS=0xf at row addr=0x258
dwc_ddrphy_apb_wr(32'h414b0,32'hca58);
phyinit_io_write: 0x414b0, 0xca58
dwc_ddrphy_apb_wr(32'h414b1,32'h0);
phyinit_io_write: 0x414b1, 0x0
dwc_ddrphy_apb_wr(32'h414b2,32'hc108);
phyinit_io_write: 0x414b2, 0xc108
dwc_ddrphy_apb_wr(32'h414b3,32'h0);
phyinit_io_write: 0x414b3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414b4,32'h0);
phyinit_io_write: 0x414b4, 0x0
dwc_ddrphy_apb_wr(32'h414b5,32'h4b000000);
phyinit_io_write: 0x414b5, 0x4b000000
dwc_ddrphy_apb_wr(32'h414b6,32'h0);
phyinit_io_write: 0x414b6, 0x0
dwc_ddrphy_apb_wr(32'h414b7,32'h0);
phyinit_io_write: 0x414b7, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=22 OP=0x0 CS=0xf at row addr=0x25c
dwc_ddrphy_apb_wr(32'h414b8,32'hcb58);
phyinit_io_write: 0x414b8, 0xcb58
dwc_ddrphy_apb_wr(32'h414b9,32'h0);
phyinit_io_write: 0x414b9, 0x0
dwc_ddrphy_apb_wr(32'h414ba,32'hc008);
phyinit_io_write: 0x414ba, 0xc008
dwc_ddrphy_apb_wr(32'h414bb,32'h0);
phyinit_io_write: 0x414bb, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414bc,32'h0);
phyinit_io_write: 0x414bc, 0x0
dwc_ddrphy_apb_wr(32'h414bd,32'h4b000000);
phyinit_io_write: 0x414bd, 0x4b000000
dwc_ddrphy_apb_wr(32'h414be,32'h0);
phyinit_io_write: 0x414be, 0x0
dwc_ddrphy_apb_wr(32'h414bf,32'h0);
phyinit_io_write: 0x414bf, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=41 OP=0x0 CS=0xf at row addr=0x260
dwc_ddrphy_apb_wr(32'h414c0,32'hd4d8);
phyinit_io_write: 0x414c0, 0xd4d8
dwc_ddrphy_apb_wr(32'h414c1,32'h0);
phyinit_io_write: 0x414c1, 0x0
dwc_ddrphy_apb_wr(32'h414c2,32'hc008);
phyinit_io_write: 0x414c2, 0xc008
dwc_ddrphy_apb_wr(32'h414c3,32'h0);
phyinit_io_write: 0x414c3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414c4,32'h0);
phyinit_io_write: 0x414c4, 0x0
dwc_ddrphy_apb_wr(32'h414c5,32'h4b000000);
phyinit_io_write: 0x414c5, 0x4b000000
dwc_ddrphy_apb_wr(32'h414c6,32'h0);
phyinit_io_write: 0x414c6, 0x0
dwc_ddrphy_apb_wr(32'h414c7,32'h0);
phyinit_io_write: 0x414c7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=58 at row addr=0x264
dwc_ddrphy_apb_wr(32'h414c8,32'h0);
phyinit_io_write: 0x414c8, 0x0
dwc_ddrphy_apb_wr(32'h414c9,32'h0);
phyinit_io_write: 0x414c9, 0x0
dwc_ddrphy_apb_wr(32'h414ca,32'h0);
phyinit_io_write: 0x414ca, 0x0
dwc_ddrphy_apb_wr(32'h414cb,32'h0);
phyinit_io_write: 0x414cb, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x266
dwc_ddrphy_apb_wr(32'h414cc,32'h4658);
phyinit_io_write: 0x414cc, 0x4658
dwc_ddrphy_apb_wr(32'h414cd,32'h0);
phyinit_io_write: 0x414cd, 0x0
dwc_ddrphy_apb_wr(32'h414ce,32'h4008);
phyinit_io_write: 0x414ce, 0x4008
dwc_ddrphy_apb_wr(32'h414cf,32'h0);
phyinit_io_write: 0x414cf, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x268
dwc_ddrphy_apb_wr(32'h414d0,32'h8658);
phyinit_io_write: 0x414d0, 0x8658
dwc_ddrphy_apb_wr(32'h414d1,32'h0);
phyinit_io_write: 0x414d1, 0x0
dwc_ddrphy_apb_wr(32'h414d2,32'h8008);
phyinit_io_write: 0x414d2, 0x8008
dwc_ddrphy_apb_wr(32'h414d3,32'h0);
phyinit_io_write: 0x414d3, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414d4,32'h0);
phyinit_io_write: 0x414d4, 0x0
dwc_ddrphy_apb_wr(32'h414d5,32'h4b000000);
phyinit_io_write: 0x414d5, 0x4b000000
dwc_ddrphy_apb_wr(32'h414d6,32'h0);
phyinit_io_write: 0x414d6, 0x0
dwc_ddrphy_apb_wr(32'h414d7,32'h0);
phyinit_io_write: 0x414d7, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x26c
dwc_ddrphy_apb_wr(32'h414d8,32'h4658);
phyinit_io_write: 0x414d8, 0x4658
dwc_ddrphy_apb_wr(32'h414d9,32'h0);
phyinit_io_write: 0x414d9, 0x0
dwc_ddrphy_apb_wr(32'h414da,32'h4008);
phyinit_io_write: 0x414da, 0x4008
dwc_ddrphy_apb_wr(32'h414db,32'h0);
phyinit_io_write: 0x414db, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x26e
dwc_ddrphy_apb_wr(32'h414dc,32'h8658);
phyinit_io_write: 0x414dc, 0x8658
dwc_ddrphy_apb_wr(32'h414dd,32'h0);
phyinit_io_write: 0x414dd, 0x0
dwc_ddrphy_apb_wr(32'h414de,32'h8008);
phyinit_io_write: 0x414de, 0x8008
dwc_ddrphy_apb_wr(32'h414df,32'h0);
phyinit_io_write: 0x414df, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414e0,32'h0);
phyinit_io_write: 0x414e0, 0x0
dwc_ddrphy_apb_wr(32'h414e1,32'h4b000000);
phyinit_io_write: 0x414e1, 0x4b000000
dwc_ddrphy_apb_wr(32'h414e2,32'h0);
phyinit_io_write: 0x414e2, 0x0
dwc_ddrphy_apb_wr(32'h414e3,32'h0);
phyinit_io_write: 0x414e3, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x272
dwc_ddrphy_apb_wr(32'h414e4,32'h4758);
phyinit_io_write: 0x414e4, 0x4758
dwc_ddrphy_apb_wr(32'h414e5,32'h0);
phyinit_io_write: 0x414e5, 0x0
dwc_ddrphy_apb_wr(32'h414e6,32'h4008);
phyinit_io_write: 0x414e6, 0x4008
dwc_ddrphy_apb_wr(32'h414e7,32'h0);
phyinit_io_write: 0x414e7, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x274
dwc_ddrphy_apb_wr(32'h414e8,32'h8758);
phyinit_io_write: 0x414e8, 0x8758
dwc_ddrphy_apb_wr(32'h414e9,32'h0);
phyinit_io_write: 0x414e9, 0x0
dwc_ddrphy_apb_wr(32'h414ea,32'h8008);
phyinit_io_write: 0x414ea, 0x8008
dwc_ddrphy_apb_wr(32'h414eb,32'h0);
phyinit_io_write: 0x414eb, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414ec,32'h0);
phyinit_io_write: 0x414ec, 0x0
dwc_ddrphy_apb_wr(32'h414ed,32'h4b000000);
phyinit_io_write: 0x414ed, 0x4b000000
dwc_ddrphy_apb_wr(32'h414ee,32'h0);
phyinit_io_write: 0x414ee, 0x0
dwc_ddrphy_apb_wr(32'h414ef,32'h0);
phyinit_io_write: 0x414ef, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x278
dwc_ddrphy_apb_wr(32'h414f0,32'h47d8);
phyinit_io_write: 0x414f0, 0x47d8
dwc_ddrphy_apb_wr(32'h414f1,32'h0);
phyinit_io_write: 0x414f1, 0x0
dwc_ddrphy_apb_wr(32'h414f2,32'h4008);
phyinit_io_write: 0x414f2, 0x4008
dwc_ddrphy_apb_wr(32'h414f3,32'h0);
phyinit_io_write: 0x414f3, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x27a
dwc_ddrphy_apb_wr(32'h414f4,32'h87d8);
phyinit_io_write: 0x414f4, 0x87d8
dwc_ddrphy_apb_wr(32'h414f5,32'h0);
phyinit_io_write: 0x414f5, 0x0
dwc_ddrphy_apb_wr(32'h414f6,32'h8008);
phyinit_io_write: 0x414f6, 0x8008
dwc_ddrphy_apb_wr(32'h414f7,32'h0);
phyinit_io_write: 0x414f7, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h414f8,32'h0);
phyinit_io_write: 0x414f8, 0x0
dwc_ddrphy_apb_wr(32'h414f9,32'h4b000000);
phyinit_io_write: 0x414f9, 0x4b000000
dwc_ddrphy_apb_wr(32'h414fa,32'h0);
phyinit_io_write: 0x414fa, 0x0
dwc_ddrphy_apb_wr(32'h414fb,32'h0);
phyinit_io_write: 0x414fb, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x27e
dwc_ddrphy_apb_wr(32'h414fc,32'h4c58);
phyinit_io_write: 0x414fc, 0x4c58
dwc_ddrphy_apb_wr(32'h414fd,32'h0);
phyinit_io_write: 0x414fd, 0x0
dwc_ddrphy_apb_wr(32'h414fe,32'h4008);
phyinit_io_write: 0x414fe, 0x4008
dwc_ddrphy_apb_wr(32'h414ff,32'h0);
phyinit_io_write: 0x414ff, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x280
dwc_ddrphy_apb_wr(32'h41500,32'h8c58);
phyinit_io_write: 0x41500, 0x8c58
dwc_ddrphy_apb_wr(32'h41501,32'h0);
phyinit_io_write: 0x41501, 0x0
dwc_ddrphy_apb_wr(32'h41502,32'h8008);
phyinit_io_write: 0x41502, 0x8008
dwc_ddrphy_apb_wr(32'h41503,32'h0);
phyinit_io_write: 0x41503, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41504,32'h0);
phyinit_io_write: 0x41504, 0x0
dwc_ddrphy_apb_wr(32'h41505,32'h4b000000);
phyinit_io_write: 0x41505, 0x4b000000
dwc_ddrphy_apb_wr(32'h41506,32'h0);
phyinit_io_write: 0x41506, 0x0
dwc_ddrphy_apb_wr(32'h41507,32'h0);
phyinit_io_write: 0x41507, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x284
dwc_ddrphy_apb_wr(32'h41508,32'h4f58);
phyinit_io_write: 0x41508, 0x4f58
dwc_ddrphy_apb_wr(32'h41509,32'h0);
phyinit_io_write: 0x41509, 0x0
dwc_ddrphy_apb_wr(32'h4150a,32'h4008);
phyinit_io_write: 0x4150a, 0x4008
dwc_ddrphy_apb_wr(32'h4150b,32'h0);
phyinit_io_write: 0x4150b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x286
dwc_ddrphy_apb_wr(32'h4150c,32'h8f58);
phyinit_io_write: 0x4150c, 0x8f58
dwc_ddrphy_apb_wr(32'h4150d,32'h0);
phyinit_io_write: 0x4150d, 0x0
dwc_ddrphy_apb_wr(32'h4150e,32'h8008);
phyinit_io_write: 0x4150e, 0x8008
dwc_ddrphy_apb_wr(32'h4150f,32'h0);
phyinit_io_write: 0x4150f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41510,32'h0);
phyinit_io_write: 0x41510, 0x0
dwc_ddrphy_apb_wr(32'h41511,32'h4b000000);
phyinit_io_write: 0x41511, 0x4b000000
dwc_ddrphy_apb_wr(32'h41512,32'h0);
phyinit_io_write: 0x41512, 0x0
dwc_ddrphy_apb_wr(32'h41513,32'h0);
phyinit_io_write: 0x41513, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x28a
dwc_ddrphy_apb_wr(32'h41514,32'h0);
phyinit_io_write: 0x41514, 0x0
dwc_ddrphy_apb_wr(32'h41515,32'h0);
phyinit_io_write: 0x41515, 0x0
dwc_ddrphy_apb_wr(32'h41516,32'h0);
phyinit_io_write: 0x41516, 0x0
dwc_ddrphy_apb_wr(32'h41517,32'h0);
phyinit_io_write: 0x41517, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x28c
dwc_ddrphy_apb_wr(32'h41518,32'h0);
phyinit_io_write: 0x41518, 0x0
dwc_ddrphy_apb_wr(32'h41519,32'h0);
phyinit_io_write: 0x41519, 0x0
dwc_ddrphy_apb_wr(32'h4151a,32'h0);
phyinit_io_write: 0x4151a, 0x0
dwc_ddrphy_apb_wr(32'h4151b,32'h0);
phyinit_io_write: 0x4151b, 0x0
dwc_ddrphy_apb_wr(32'h4151c,32'h0);
phyinit_io_write: 0x4151c, 0x0
dwc_ddrphy_apb_wr(32'h4151d,32'h0);
phyinit_io_write: 0x4151d, 0x0
dwc_ddrphy_apb_wr(32'h4151e,32'h0);
phyinit_io_write: 0x4151e, 0x0
dwc_ddrphy_apb_wr(32'h4151f,32'h0);
phyinit_io_write: 0x4151f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x290
dwc_ddrphy_apb_wr(32'h41520,32'h0);
phyinit_io_write: 0x41520, 0x0
dwc_ddrphy_apb_wr(32'h41521,32'h0);
phyinit_io_write: 0x41521, 0x0
dwc_ddrphy_apb_wr(32'h41522,32'h0);
phyinit_io_write: 0x41522, 0x0
dwc_ddrphy_apb_wr(32'h41523,32'h0);
phyinit_io_write: 0x41523, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x292
dwc_ddrphy_apb_wr(32'h41524,32'h0);
phyinit_io_write: 0x41524, 0x0
dwc_ddrphy_apb_wr(32'h41525,32'h0);
phyinit_io_write: 0x41525, 0x0
dwc_ddrphy_apb_wr(32'h41526,32'h0);
phyinit_io_write: 0x41526, 0x0
dwc_ddrphy_apb_wr(32'h41527,32'h0);
phyinit_io_write: 0x41527, 0x0
dwc_ddrphy_apb_wr(32'h41528,32'h0);
phyinit_io_write: 0x41528, 0x0
dwc_ddrphy_apb_wr(32'h41529,32'h0);
phyinit_io_write: 0x41529, 0x0
dwc_ddrphy_apb_wr(32'h4152a,32'h0);
phyinit_io_write: 0x4152a, 0x0
dwc_ddrphy_apb_wr(32'h4152b,32'h0);
phyinit_io_write: 0x4152b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x296
dwc_ddrphy_apb_wr(32'h4152c,32'h0);
phyinit_io_write: 0x4152c, 0x0
dwc_ddrphy_apb_wr(32'h4152d,32'h0);
phyinit_io_write: 0x4152d, 0x0
dwc_ddrphy_apb_wr(32'h4152e,32'h0);
phyinit_io_write: 0x4152e, 0x0
dwc_ddrphy_apb_wr(32'h4152f,32'h0);
phyinit_io_write: 0x4152f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x298
dwc_ddrphy_apb_wr(32'h41530,32'h0);
phyinit_io_write: 0x41530, 0x0
dwc_ddrphy_apb_wr(32'h41531,32'h0);
phyinit_io_write: 0x41531, 0x0
dwc_ddrphy_apb_wr(32'h41532,32'h0);
phyinit_io_write: 0x41532, 0x0
dwc_ddrphy_apb_wr(32'h41533,32'h0);
phyinit_io_write: 0x41533, 0x0
dwc_ddrphy_apb_wr(32'h41534,32'h0);
phyinit_io_write: 0x41534, 0x0
dwc_ddrphy_apb_wr(32'h41535,32'h0);
phyinit_io_write: 0x41535, 0x0
dwc_ddrphy_apb_wr(32'h41536,32'h0);
phyinit_io_write: 0x41536, 0x0
dwc_ddrphy_apb_wr(32'h41537,32'h0);
phyinit_io_write: 0x41537, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x29c
dwc_ddrphy_apb_wr(32'h41538,32'h0);
phyinit_io_write: 0x41538, 0x0
dwc_ddrphy_apb_wr(32'h41539,32'h0);
phyinit_io_write: 0x41539, 0x0
dwc_ddrphy_apb_wr(32'h4153a,32'h0);
phyinit_io_write: 0x4153a, 0x0
dwc_ddrphy_apb_wr(32'h4153b,32'h0);
phyinit_io_write: 0x4153b, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x29e
dwc_ddrphy_apb_wr(32'h4153c,32'h0);
phyinit_io_write: 0x4153c, 0x0
dwc_ddrphy_apb_wr(32'h4153d,32'h0);
phyinit_io_write: 0x4153d, 0x0
dwc_ddrphy_apb_wr(32'h4153e,32'h0);
phyinit_io_write: 0x4153e, 0x0
dwc_ddrphy_apb_wr(32'h4153f,32'h0);
phyinit_io_write: 0x4153f, 0x0
dwc_ddrphy_apb_wr(32'h41540,32'h0);
phyinit_io_write: 0x41540, 0x0
dwc_ddrphy_apb_wr(32'h41541,32'h0);
phyinit_io_write: 0x41541, 0x0
dwc_ddrphy_apb_wr(32'h41542,32'h0);
phyinit_io_write: 0x41542, 0x0
dwc_ddrphy_apb_wr(32'h41543,32'h0);
phyinit_io_write: 0x41543, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x2a2
dwc_ddrphy_apb_wr(32'h41544,32'h0);
phyinit_io_write: 0x41544, 0x0
dwc_ddrphy_apb_wr(32'h41545,32'h0);
phyinit_io_write: 0x41545, 0x0
dwc_ddrphy_apb_wr(32'h41546,32'h0);
phyinit_io_write: 0x41546, 0x0
dwc_ddrphy_apb_wr(32'h41547,32'h0);
phyinit_io_write: 0x41547, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x2a4
dwc_ddrphy_apb_wr(32'h41548,32'h0);
phyinit_io_write: 0x41548, 0x0
dwc_ddrphy_apb_wr(32'h41549,32'h0);
phyinit_io_write: 0x41549, 0x0
dwc_ddrphy_apb_wr(32'h4154a,32'h0);
phyinit_io_write: 0x4154a, 0x0
dwc_ddrphy_apb_wr(32'h4154b,32'h0);
phyinit_io_write: 0x4154b, 0x0
dwc_ddrphy_apb_wr(32'h4154c,32'h0);
phyinit_io_write: 0x4154c, 0x0
dwc_ddrphy_apb_wr(32'h4154d,32'h0);
phyinit_io_write: 0x4154d, 0x0
dwc_ddrphy_apb_wr(32'h4154e,32'h0);
phyinit_io_write: 0x4154e, 0x0
dwc_ddrphy_apb_wr(32'h4154f,32'h0);
phyinit_io_write: 0x4154f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x2a8
dwc_ddrphy_apb_wr(32'h41550,32'h0);
phyinit_io_write: 0x41550, 0x0
dwc_ddrphy_apb_wr(32'h41551,32'h0);
phyinit_io_write: 0x41551, 0x0
dwc_ddrphy_apb_wr(32'h41552,32'h0);
phyinit_io_write: 0x41552, 0x0
dwc_ddrphy_apb_wr(32'h41553,32'h0);
phyinit_io_write: 0x41553, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x2aa
dwc_ddrphy_apb_wr(32'h41554,32'h0);
phyinit_io_write: 0x41554, 0x0
dwc_ddrphy_apb_wr(32'h41555,32'h0);
phyinit_io_write: 0x41555, 0x0
dwc_ddrphy_apb_wr(32'h41556,32'h0);
phyinit_io_write: 0x41556, 0x0
dwc_ddrphy_apb_wr(32'h41557,32'h0);
phyinit_io_write: 0x41557, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x2ac
dwc_ddrphy_apb_wr(32'h41558,32'h4658);
phyinit_io_write: 0x41558, 0x4658
dwc_ddrphy_apb_wr(32'h41559,32'h0);
phyinit_io_write: 0x41559, 0x0
dwc_ddrphy_apb_wr(32'h4155a,32'h4008);
phyinit_io_write: 0x4155a, 0x4008
dwc_ddrphy_apb_wr(32'h4155b,32'h0);
phyinit_io_write: 0x4155b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x2ae
dwc_ddrphy_apb_wr(32'h4155c,32'h8658);
phyinit_io_write: 0x4155c, 0x8658
dwc_ddrphy_apb_wr(32'h4155d,32'h0);
phyinit_io_write: 0x4155d, 0x0
dwc_ddrphy_apb_wr(32'h4155e,32'h8008);
phyinit_io_write: 0x4155e, 0x8008
dwc_ddrphy_apb_wr(32'h4155f,32'h0);
phyinit_io_write: 0x4155f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41560,32'h0);
phyinit_io_write: 0x41560, 0x0
dwc_ddrphy_apb_wr(32'h41561,32'h4b000000);
phyinit_io_write: 0x41561, 0x4b000000
dwc_ddrphy_apb_wr(32'h41562,32'h0);
phyinit_io_write: 0x41562, 0x0
dwc_ddrphy_apb_wr(32'h41563,32'h0);
phyinit_io_write: 0x41563, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0x5 at row addr=0x2b2
dwc_ddrphy_apb_wr(32'h41564,32'h4658);
phyinit_io_write: 0x41564, 0x4658
dwc_ddrphy_apb_wr(32'h41565,32'h0);
phyinit_io_write: 0x41565, 0x0
dwc_ddrphy_apb_wr(32'h41566,32'h4008);
phyinit_io_write: 0x41566, 0x4008
dwc_ddrphy_apb_wr(32'h41567,32'h0);
phyinit_io_write: 0x41567, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=12 OP=0x0 CS=0xa at row addr=0x2b4
dwc_ddrphy_apb_wr(32'h41568,32'h8658);
phyinit_io_write: 0x41568, 0x8658
dwc_ddrphy_apb_wr(32'h41569,32'h0);
phyinit_io_write: 0x41569, 0x0
dwc_ddrphy_apb_wr(32'h4156a,32'h8008);
phyinit_io_write: 0x4156a, 0x8008
dwc_ddrphy_apb_wr(32'h4156b,32'h0);
phyinit_io_write: 0x4156b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4156c,32'h0);
phyinit_io_write: 0x4156c, 0x0
dwc_ddrphy_apb_wr(32'h4156d,32'h4b000000);
phyinit_io_write: 0x4156d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4156e,32'h0);
phyinit_io_write: 0x4156e, 0x0
dwc_ddrphy_apb_wr(32'h4156f,32'h0);
phyinit_io_write: 0x4156f, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0x5 at row addr=0x2b8
dwc_ddrphy_apb_wr(32'h41570,32'h4758);
phyinit_io_write: 0x41570, 0x4758
dwc_ddrphy_apb_wr(32'h41571,32'h0);
phyinit_io_write: 0x41571, 0x0
dwc_ddrphy_apb_wr(32'h41572,32'h4008);
phyinit_io_write: 0x41572, 0x4008
dwc_ddrphy_apb_wr(32'h41573,32'h0);
phyinit_io_write: 0x41573, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=14 OP=0x0 CS=0xa at row addr=0x2ba
dwc_ddrphy_apb_wr(32'h41574,32'h8758);
phyinit_io_write: 0x41574, 0x8758
dwc_ddrphy_apb_wr(32'h41575,32'h0);
phyinit_io_write: 0x41575, 0x0
dwc_ddrphy_apb_wr(32'h41576,32'h8008);
phyinit_io_write: 0x41576, 0x8008
dwc_ddrphy_apb_wr(32'h41577,32'h0);
phyinit_io_write: 0x41577, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41578,32'h0);
phyinit_io_write: 0x41578, 0x0
dwc_ddrphy_apb_wr(32'h41579,32'h4b000000);
phyinit_io_write: 0x41579, 0x4b000000
dwc_ddrphy_apb_wr(32'h4157a,32'h0);
phyinit_io_write: 0x4157a, 0x0
dwc_ddrphy_apb_wr(32'h4157b,32'h0);
phyinit_io_write: 0x4157b, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0x5 at row addr=0x2be
dwc_ddrphy_apb_wr(32'h4157c,32'h47d8);
phyinit_io_write: 0x4157c, 0x47d8
dwc_ddrphy_apb_wr(32'h4157d,32'h0);
phyinit_io_write: 0x4157d, 0x0
dwc_ddrphy_apb_wr(32'h4157e,32'h4008);
phyinit_io_write: 0x4157e, 0x4008
dwc_ddrphy_apb_wr(32'h4157f,32'h0);
phyinit_io_write: 0x4157f, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=15 OP=0x0 CS=0xa at row addr=0x2c0
dwc_ddrphy_apb_wr(32'h41580,32'h87d8);
phyinit_io_write: 0x41580, 0x87d8
dwc_ddrphy_apb_wr(32'h41581,32'h0);
phyinit_io_write: 0x41581, 0x0
dwc_ddrphy_apb_wr(32'h41582,32'h8008);
phyinit_io_write: 0x41582, 0x8008
dwc_ddrphy_apb_wr(32'h41583,32'h0);
phyinit_io_write: 0x41583, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41584,32'h0);
phyinit_io_write: 0x41584, 0x0
dwc_ddrphy_apb_wr(32'h41585,32'h4b000000);
phyinit_io_write: 0x41585, 0x4b000000
dwc_ddrphy_apb_wr(32'h41586,32'h0);
phyinit_io_write: 0x41586, 0x0
dwc_ddrphy_apb_wr(32'h41587,32'h0);
phyinit_io_write: 0x41587, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0x5 at row addr=0x2c4
dwc_ddrphy_apb_wr(32'h41588,32'h4c58);
phyinit_io_write: 0x41588, 0x4c58
dwc_ddrphy_apb_wr(32'h41589,32'h0);
phyinit_io_write: 0x41589, 0x0
dwc_ddrphy_apb_wr(32'h4158a,32'h4008);
phyinit_io_write: 0x4158a, 0x4008
dwc_ddrphy_apb_wr(32'h4158b,32'h0);
phyinit_io_write: 0x4158b, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=24 OP=0x0 CS=0xa at row addr=0x2c6
dwc_ddrphy_apb_wr(32'h4158c,32'h8c58);
phyinit_io_write: 0x4158c, 0x8c58
dwc_ddrphy_apb_wr(32'h4158d,32'h0);
phyinit_io_write: 0x4158d, 0x0
dwc_ddrphy_apb_wr(32'h4158e,32'h8008);
phyinit_io_write: 0x4158e, 0x8008
dwc_ddrphy_apb_wr(32'h4158f,32'h0);
phyinit_io_write: 0x4158f, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h41590,32'h0);
phyinit_io_write: 0x41590, 0x0
dwc_ddrphy_apb_wr(32'h41591,32'h4b000000);
phyinit_io_write: 0x41591, 0x4b000000
dwc_ddrphy_apb_wr(32'h41592,32'h0);
phyinit_io_write: 0x41592, 0x0
dwc_ddrphy_apb_wr(32'h41593,32'h0);
phyinit_io_write: 0x41593, 0x0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0x5 at row addr=0x2ca
dwc_ddrphy_apb_wr(32'h41594,32'h4f58);
phyinit_io_write: 0x41594, 0x4f58
dwc_ddrphy_apb_wr(32'h41595,32'h0);
phyinit_io_write: 0x41595, 0x0
dwc_ddrphy_apb_wr(32'h41596,32'h4008);
phyinit_io_write: 0x41596, 0x4008
dwc_ddrphy_apb_wr(32'h41597,32'h0);
phyinit_io_write: 0x41597, 0x0
[dwc_ddrphy_mr_inst] dly = 0 cnt = 0
[dwc_ddrphy_mr_inst] Storing MRW MA=30 OP=0x0 CS=0xa at row addr=0x2cc
dwc_ddrphy_apb_wr(32'h41598,32'h8f58);
phyinit_io_write: 0x41598, 0x8f58
dwc_ddrphy_apb_wr(32'h41599,32'h0);
phyinit_io_write: 0x41599, 0x0
dwc_ddrphy_apb_wr(32'h4159a,32'h8008);
phyinit_io_write: 0x4159a, 0x8008
dwc_ddrphy_apb_wr(32'h4159b,32'h0);
phyinit_io_write: 0x4159b, 0x0
[dwc_ddrphy_mr_inst] dly = 8 cnt = 4
dwc_ddrphy_apb_wr(32'h4159c,32'h0);
phyinit_io_write: 0x4159c, 0x0
dwc_ddrphy_apb_wr(32'h4159d,32'h4b000000);
phyinit_io_write: 0x4159d, 0x4b000000
dwc_ddrphy_apb_wr(32'h4159e,32'h0);
phyinit_io_write: 0x4159e, 0x0
dwc_ddrphy_apb_wr(32'h4159f,32'h0);
phyinit_io_write: 0x4159f, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x2d0
dwc_ddrphy_apb_wr(32'h415a0,32'h0);
phyinit_io_write: 0x415a0, 0x0
dwc_ddrphy_apb_wr(32'h415a1,32'h0);
phyinit_io_write: 0x415a1, 0x0
dwc_ddrphy_apb_wr(32'h415a2,32'h0);
phyinit_io_write: 0x415a2, 0x0
dwc_ddrphy_apb_wr(32'h415a3,32'h0);
phyinit_io_write: 0x415a3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=69 at row addr=0x2d2
dwc_ddrphy_apb_wr(32'h415a4,32'h0);
phyinit_io_write: 0x415a4, 0x0
dwc_ddrphy_apb_wr(32'h415a5,32'h0);
phyinit_io_write: 0x415a5, 0x0
dwc_ddrphy_apb_wr(32'h415a6,32'h0);
phyinit_io_write: 0x415a6, 0x0
dwc_ddrphy_apb_wr(32'h415a7,32'h0);
phyinit_io_write: 0x415a7, 0x0
dwc_ddrphy_apb_wr(32'h415a8,32'h0);
phyinit_io_write: 0x415a8, 0x0
dwc_ddrphy_apb_wr(32'h415a9,32'h0);
phyinit_io_write: 0x415a9, 0x0
dwc_ddrphy_apb_wr(32'h415aa,32'h0);
phyinit_io_write: 0x415aa, 0x0
dwc_ddrphy_apb_wr(32'h415ab,32'h0);
phyinit_io_write: 0x415ab, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x2d6
dwc_ddrphy_apb_wr(32'h415ac,32'h0);
phyinit_io_write: 0x415ac, 0x0
dwc_ddrphy_apb_wr(32'h415ad,32'h0);
phyinit_io_write: 0x415ad, 0x0
dwc_ddrphy_apb_wr(32'h415ae,32'h0);
phyinit_io_write: 0x415ae, 0x0
dwc_ddrphy_apb_wr(32'h415af,32'h0);
phyinit_io_write: 0x415af, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=70 at row addr=0x2d8
dwc_ddrphy_apb_wr(32'h415b0,32'h0);
phyinit_io_write: 0x415b0, 0x0
dwc_ddrphy_apb_wr(32'h415b1,32'h0);
phyinit_io_write: 0x415b1, 0x0
dwc_ddrphy_apb_wr(32'h415b2,32'h0);
phyinit_io_write: 0x415b2, 0x0
dwc_ddrphy_apb_wr(32'h415b3,32'h0);
phyinit_io_write: 0x415b3, 0x0
dwc_ddrphy_apb_wr(32'h415b4,32'h0);
phyinit_io_write: 0x415b4, 0x0
dwc_ddrphy_apb_wr(32'h415b5,32'h0);
phyinit_io_write: 0x415b5, 0x0
dwc_ddrphy_apb_wr(32'h415b6,32'h0);
phyinit_io_write: 0x415b6, 0x0
dwc_ddrphy_apb_wr(32'h415b7,32'h0);
phyinit_io_write: 0x415b7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x2dc
dwc_ddrphy_apb_wr(32'h415b8,32'h0);
phyinit_io_write: 0x415b8, 0x0
dwc_ddrphy_apb_wr(32'h415b9,32'h0);
phyinit_io_write: 0x415b9, 0x0
dwc_ddrphy_apb_wr(32'h415ba,32'h0);
phyinit_io_write: 0x415ba, 0x0
dwc_ddrphy_apb_wr(32'h415bb,32'h0);
phyinit_io_write: 0x415bb, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=71 at row addr=0x2de
dwc_ddrphy_apb_wr(32'h415bc,32'h0);
phyinit_io_write: 0x415bc, 0x0
dwc_ddrphy_apb_wr(32'h415bd,32'h0);
phyinit_io_write: 0x415bd, 0x0
dwc_ddrphy_apb_wr(32'h415be,32'h0);
phyinit_io_write: 0x415be, 0x0
dwc_ddrphy_apb_wr(32'h415bf,32'h0);
phyinit_io_write: 0x415bf, 0x0
dwc_ddrphy_apb_wr(32'h415c0,32'h0);
phyinit_io_write: 0x415c0, 0x0
dwc_ddrphy_apb_wr(32'h415c1,32'h0);
phyinit_io_write: 0x415c1, 0x0
dwc_ddrphy_apb_wr(32'h415c2,32'h0);
phyinit_io_write: 0x415c2, 0x0
dwc_ddrphy_apb_wr(32'h415c3,32'h0);
phyinit_io_write: 0x415c3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x2e2
dwc_ddrphy_apb_wr(32'h415c4,32'h0);
phyinit_io_write: 0x415c4, 0x0
dwc_ddrphy_apb_wr(32'h415c5,32'h0);
phyinit_io_write: 0x415c5, 0x0
dwc_ddrphy_apb_wr(32'h415c6,32'h0);
phyinit_io_write: 0x415c6, 0x0
dwc_ddrphy_apb_wr(32'h415c7,32'h0);
phyinit_io_write: 0x415c7, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=72 at row addr=0x2e4
dwc_ddrphy_apb_wr(32'h415c8,32'h0);
phyinit_io_write: 0x415c8, 0x0
dwc_ddrphy_apb_wr(32'h415c9,32'h0);
phyinit_io_write: 0x415c9, 0x0
dwc_ddrphy_apb_wr(32'h415ca,32'h0);
phyinit_io_write: 0x415ca, 0x0
dwc_ddrphy_apb_wr(32'h415cb,32'h0);
phyinit_io_write: 0x415cb, 0x0
dwc_ddrphy_apb_wr(32'h415cc,32'h0);
phyinit_io_write: 0x415cc, 0x0
dwc_ddrphy_apb_wr(32'h415cd,32'h0);
phyinit_io_write: 0x415cd, 0x0
dwc_ddrphy_apb_wr(32'h415ce,32'h0);
phyinit_io_write: 0x415ce, 0x0
dwc_ddrphy_apb_wr(32'h415cf,32'h0);
phyinit_io_write: 0x415cf, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x2e8
dwc_ddrphy_apb_wr(32'h415d0,32'h0);
phyinit_io_write: 0x415d0, 0x0
dwc_ddrphy_apb_wr(32'h415d1,32'h0);
phyinit_io_write: 0x415d1, 0x0
dwc_ddrphy_apb_wr(32'h415d2,32'h0);
phyinit_io_write: 0x415d2, 0x0
dwc_ddrphy_apb_wr(32'h415d3,32'h0);
phyinit_io_write: 0x415d3, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=73 at row addr=0x2ea
dwc_ddrphy_apb_wr(32'h415d4,32'h0);
phyinit_io_write: 0x415d4, 0x0
dwc_ddrphy_apb_wr(32'h415d5,32'h0);
phyinit_io_write: 0x415d5, 0x0
dwc_ddrphy_apb_wr(32'h415d6,32'h0);
phyinit_io_write: 0x415d6, 0x0
dwc_ddrphy_apb_wr(32'h415d7,32'h0);
phyinit_io_write: 0x415d7, 0x0
dwc_ddrphy_apb_wr(32'h415d8,32'h0);
phyinit_io_write: 0x415d8, 0x0
dwc_ddrphy_apb_wr(32'h415d9,32'h0);
phyinit_io_write: 0x415d9, 0x0
dwc_ddrphy_apb_wr(32'h415da,32'h0);
phyinit_io_write: 0x415da, 0x0
dwc_ddrphy_apb_wr(32'h415db,32'h0);
phyinit_io_write: 0x415db, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x2ee
dwc_ddrphy_apb_wr(32'h415dc,32'h0);
phyinit_io_write: 0x415dc, 0x0
dwc_ddrphy_apb_wr(32'h415dd,32'h0);
phyinit_io_write: 0x415dd, 0x0
dwc_ddrphy_apb_wr(32'h415de,32'h0);
phyinit_io_write: 0x415de, 0x0
dwc_ddrphy_apb_wr(32'h415df,32'h0);
phyinit_io_write: 0x415df, 0x0
[dwc_ddrphy_mr_clear] Reserving space for MRW MA=74 at row addr=0x2f0
dwc_ddrphy_apb_wr(32'h415e0,32'h0);
phyinit_io_write: 0x415e0, 0x0
dwc_ddrphy_apb_wr(32'h415e1,32'h0);
phyinit_io_write: 0x415e1, 0x0
dwc_ddrphy_apb_wr(32'h415e2,32'h0);
phyinit_io_write: 0x415e2, 0x0
dwc_ddrphy_apb_wr(32'h415e3,32'h0);
phyinit_io_write: 0x415e3, 0x0
[loadAcsmMRW] Pstate=3 Using MRW start address 0x236.
[loadAcsmMRW] Pstate=3 Using MRW Ch A address 0x266.
[loadAcsmMRW] Pstate=3 Using MRW Ch B address 0x2ac.
[loadAcsmMRW] Pstate=3 Using MRW stop address 0x2f1.
[loadAcsmMRW] End of loadAcsmMRW() inPsLoop=0
dwc_ddrphy_apb_wr(32'hd00e7,32'h400);
phyinit_io_write: 0xd00e7, 0x400
dwc_ddrphy_apb_wr(32'hc0001,32'h5821);
phyinit_io_write: 0xc0001, 0x5821
dwc_ddrphy_apb_wr(32'h9070c,32'h0);
phyinit_io_write: 0x9070c, 0x0
dwc_ddrphy_apb_wr(32'h9070d,32'hfe);
phyinit_io_write: 0x9070d, 0xfe
dwc_ddrphy_apb_wr(32'h9070e,32'hffff);
phyinit_io_write: 0x9070e, 0xffff
dwc_ddrphy_apb_wr(32'h9070f,32'hf040);
phyinit_io_write: 0x9070f, 0xf040
dwc_ddrphy_apb_wr(32'h90710,32'hf040);
phyinit_io_write: 0x90710, 0xf040
dwc_ddrphy_apb_wr(32'h90711,32'h0);
phyinit_io_write: 0x90711, 0x0
dwc_ddrphy_apb_wr(32'h90712,32'h0);
phyinit_io_write: 0x90712, 0x0
dwc_ddrphy_apb_wr(32'h90713,32'h0);
phyinit_io_write: 0x90713, 0x0
dwc_ddrphy_apb_wr(32'h90714,32'h0);
phyinit_io_write: 0x90714, 0x0
dwc_ddrphy_apb_wr(32'h90715,32'h0);
phyinit_io_write: 0x90715, 0x0
dwc_ddrphy_apb_wr(32'h90716,32'h0);
phyinit_io_write: 0x90716, 0x0
dwc_ddrphy_apb_wr(32'h90717,32'h0);
phyinit_io_write: 0x90717, 0x0
dwc_ddrphy_apb_wr(32'h90718,32'h0);
phyinit_io_write: 0x90718, 0x0
dwc_ddrphy_apb_wr(32'h90719,32'h0);
phyinit_io_write: 0x90719, 0x0
dwc_ddrphy_apb_wr(32'h9071a,32'h0);
phyinit_io_write: 0x9071a, 0x0
dwc_ddrphy_apb_wr(32'h9071b,32'h0);
phyinit_io_write: 0x9071b, 0x0
dwc_ddrphy_apb_wr(32'h700f0,32'hb6d);
phyinit_io_write: 0x700f0, 0xb6d
[dwc_ddrphy_phyinit_I_loadPIEImage] Programing Training Hardware Registers for mission mode retraining
dwc_ddrphy_apb_wr(32'h7007e,32'hc3);
phyinit_io_write: 0x7007e, 0xc3
dwc_ddrphy_apb_wr(32'h701ef,32'h7fff);
phyinit_io_write: 0x701ef, 0x7fff
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming AC0 ForceClkDisable to 0x1
dwc_ddrphy_apb_wr(32'h300a6,32'h1);
phyinit_io_write: 0x300a6, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming AC1 ForceClkDisable to 0x1
dwc_ddrphy_apb_wr(32'h310a6,32'h1);
phyinit_io_write: 0x310a6, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMParityInvert = 0x0
dwc_ddrphy_apb_wr(32'h701a8,32'h0);
phyinit_io_write: 0x701a8, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMCkeControl = 0x0
dwc_ddrphy_apb_wr(32'h70128,32'h0);
phyinit_io_write: 0x70128, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMInfiniteOLRC = 0x0
dwc_ddrphy_apb_wr(32'h70131,32'h0);
phyinit_io_write: 0x70131, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMDefaultAddr = 0x0
dwc_ddrphy_apb_wr(32'h70132,32'h0);
phyinit_io_write: 0x70132, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMDefaultCs = 0x0
dwc_ddrphy_apb_wr(32'h70133,32'h0);
phyinit_io_write: 0x70133, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMStaticCtrl = 0x0
dwc_ddrphy_apb_wr(32'h70134,32'h0);
phyinit_io_write: 0x70134, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMLowSpeedClockEnable = 0x0
dwc_ddrphy_apb_wr(32'h70142,32'h0);
phyinit_io_write: 0x70142, 0x0
[dwc_ddrphy_phyinit_I_loadPIEImage] Programming PPGC ACSMLowSpeedClockDelay = 0x0
dwc_ddrphy_apb_wr(32'h70144,32'h0);
phyinit_io_write: 0x70144, 0x0
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_I_loadPIEImage] Disabling Ucclk (PMU)
dwc_ddrphy_apb_wr(32'hc0080,32'h6);
[dwc_ddrphy_phyinit_I_loadPIEImage] Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1.
dwc_ddrphy_apb_wr(32'hd0000,32'h1);
[dwc_ddrphy_phyinit_MicroContMuxSel_write32] phyinit_io_write to csr MicroContMuxSel: 0xd0000, 0x1
[dwc_ddrphy_phyinit_I_loadPIEImage] End of dwc_ddrphy_phyinit_I_loadPIEImage()


##############################################################

dwc_ddrphy_phyinit_userCustom_customPostTrain is a user-editable function.

See PhyInit App Note for detailed description and function usage

##############################################################

dwc_ddrphy_phyinit_userCustom_customPostTrain (phyctx);

[dwc_ddrphy_phyinit_userCustom_customPostTrain] Start of dwc_ddrphy_phyinit_userCustom_customPostTrain()
[dwc_ddrphy_phyinit_userCustom_customPostTrain] End of dwc_ddrphy_phyinit_userCustom_customPostTrain()
 [dwc_ddrphy_phyinit_userCustom_saveRetRegs] Start of dwc_ddrphy_phyinit_userCustom_saveRetRegs


//##############################################################
//
// Customer Save Retention Registers
//
// This function can be used to implement saving of PHY registers to be
// restored on retention exit. the following list of register reads can
// be used to compile the exact list of registers.
//
//##############################################################


[dwc_ddrphy_phyinit_MicroContMuxSel_write32] Wait 40 nDfiClks before clearing csrMicroContMuxSel;
dwc_ddrphy_phyinit_userCustom_wait(40);
Calling  [dwc_ddrphy_phyinit_userCustom_wait] to wait 40 DfiClks;
dwc_ddrphy_apb_wr(32'hd0000,32'h0);
[dwc_ddrphy_phyinit_MicroContMuxSel_write32] phyinit_io_write to csr MicroContMuxSel: 0xd0000, 0x0
dwc_ddrphy_apb_wr(32'hc0080,32'h7);
[dwc_ddrphy_phyinit_userCustom_saveRetRegs] Programming Zcalclkdiv to 0x0
dwc_ddrphy_apb_wr(32'hb0001,32'h0);
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_userCustom_saveRetRegs] Programming MASTER.PubDbyteDisable to 0x0
dwc_ddrphy_apb_wr(32'h20007,32'h0);
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30022 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31022 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x205070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b070 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa0002 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10097 dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11097 dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12097 dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13097 dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0303 dat: 0x9
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa0302 dat: 0x26
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0301 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb030f dat: 0x1d
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70067 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x700e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300ae dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300ad dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300ac dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310ae dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310ad dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310ac dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0086 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7011b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100a3 dat: 0x833
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110a3 dat: 0x83f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120a3 dat: 0x833
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130a3 dat: 0x83f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f0 dat: 0x1111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90730 dat: 0x688
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f1 dat: 0x2222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90731 dat: 0x688
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f2 dat: 0x7777
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90732 dat: 0x688
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f3 dat: 0x34
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90733 dat: 0x2d
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f4 dat: 0x5555
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90734 dat: 0x688
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc00f7 dat: 0xf000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90737 dat: 0xa00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9071f dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90829 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe007a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe107a dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe207a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe307a dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe407a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe507a dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe607a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe707a dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x61e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x161e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x261e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x361e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x461e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x561e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x761e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x861e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x961e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa61e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb61e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc61e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10e1f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11e1f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12e1f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13e1f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13807 dat: 0xee66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300a0 dat: 0x3fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310a0 dat: 0x3fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10089 dat: 0x1fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1008a dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11089 dat: 0x1fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1108a dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12089 dat: 0x1fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1208a dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13089 dat: 0x1fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1308a dat: 0x7ff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20006 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2000c dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe000d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe100d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe200d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe300d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe400d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe500d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe600d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe700d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30027 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x403f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x503f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31027 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x803f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x903f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa03f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb03f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc03f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190801 dat: 0x80a2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190802 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90806 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190806 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1a03ff dat: 0x4101
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1a030b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x160008 dat: 0x2d56
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e0 dat: 0x64
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e1 dat: 0x12c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e2 dat: 0x7d0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e3 dat: 0x58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e4 dat: 0x14
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e6 dat: 0x43
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908ea dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908eb dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908ec dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120002 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x160040 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120000 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1110fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1120fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1130fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e000b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e100b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e200b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e300b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e400b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e500b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e600b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e700b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1b0004 dat: 0x320
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1a030c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11003e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11103e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11203e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11303e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120003 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12000b dat: 0x1111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70005 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7000f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11000e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11100e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11200e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11300e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120019 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e002c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e102c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e002d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e102d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e202c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e302c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e202d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e302d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e402c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e502c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e402d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e502d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e602c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e702c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e602d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e702d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e002e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e102e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e002f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e102f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e202e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e302e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e202f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e302f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e402e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e502e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e402f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e502f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e602e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e702e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e602f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e702f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e001c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e101c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e201c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e301c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e401c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e501c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e601c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e701c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10006d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10106d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10206d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10306d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10406d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10506d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10706d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10806d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10906d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b06d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e003e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e103e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e203e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e303e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e403e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e503e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e603e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e703e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170040 dat: 0x5a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170041 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1110a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1120a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1130a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11020f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11120f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11220f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11320f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120005 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17006b dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170066 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1700eb dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1700e6 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170135 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170136 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170137 dat: 0x41c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170138 dat: 0x1b20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170139 dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013a dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013b dat: 0x428
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013c dat: 0x2f2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013d dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013e dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17013f dat: 0x414
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170140 dat: 0x1318
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17012c dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17012d dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170130 dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17012e dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17012f dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x131008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1005e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1015e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1025e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1035e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1045e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1055e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1075e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1085e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1095e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e05e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e15e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e25e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e35e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e45e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e55e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e65e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e75e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10050a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10150a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10250a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10350a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10450a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10550a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10750a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10850a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10950a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11080b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11180b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11280b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11380b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x131803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e8 dat: 0x13
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1908e9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11010b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11110b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11210b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11310b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x19080a dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x19080b dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190815 dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190816 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e003c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e103c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e203c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e303c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e403c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e503c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e603c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e703c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190817 dat: 0x53
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190818 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190819 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1310eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x60006 dat: 0x3f0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x131015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11007c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11107c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11207c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11307c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170141 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x19080c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e003f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e008d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e103f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e108d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e203f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e208d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e303f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e308d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e403f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e408d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e503f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e508d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e603f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e608d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e703f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e708d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190903 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70072 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x19080e dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70073 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x19080f dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290801 dat: 0x80a2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290802 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290806 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2a03ff dat: 0x4101
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2a030b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x260008 dat: 0x2d56
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e0 dat: 0x64
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e1 dat: 0x12c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e2 dat: 0x7d0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e3 dat: 0x58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e4 dat: 0x14
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e6 dat: 0x43
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908ea dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908eb dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908ec dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220002 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x260040 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220000 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2100fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2110fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2120fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2130fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e000b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e100b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e200b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e300b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e400b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e500b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e600b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e700b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2b0004 dat: 0x320
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2a030c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21003e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21103e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21203e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21303e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220003 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x22000b dat: 0x1111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21000e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21100e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21200e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21300e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220019 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e002c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e102c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e002d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e102d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e202c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e302c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e202d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e302d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e402c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e502c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e402d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e502d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e602c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e702c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e602d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e702d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e002e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e102e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e002f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e102f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e202e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e302e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e202f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e302f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e402e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e502e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e402f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e502f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e602e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e702e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e602f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e702f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x205079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e001c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e101c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e201c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e301c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e401c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e501c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e601c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e701c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20006d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20106d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20206d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20306d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20406d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20506d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20706d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20806d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20906d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b06d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e003e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e103e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e203e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e303e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e403e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e503e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e603e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e703e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270040 dat: 0x5a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270041 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2100a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2110a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2120a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2130a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21020f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21120f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21220f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21320f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220005 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27006b dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270066 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2700eb dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2700e6 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270135 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270136 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270137 dat: 0x41c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270138 dat: 0x1b20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270139 dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013a dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013b dat: 0x428
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013c dat: 0x2f2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013d dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013e dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27013f dat: 0x414
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270140 dat: 0x1318
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27012c dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27012d dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270130 dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27012e dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27012f dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x230008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x231008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2005e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2015e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2025e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2035e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2045e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2055e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2075e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2085e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2095e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e05e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e15e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e25e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e35e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e45e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e55e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e65e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e75e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20050a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20150a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20250a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20350a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20450a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20550a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20750a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20850a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20950a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21080b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21180b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21280b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21380b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x230803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x231803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x205503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x205110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e8 dat: 0x13
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2908e9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21010b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21110b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21210b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21310b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x205063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20c063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x29080a dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x29080b dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290815 dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290816 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e003c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e103c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e203c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e303c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e403c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e503c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e603c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e703c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290817 dat: 0x53
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290818 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290819 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2300eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2310eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x230015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x231015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21007c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21107c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21207c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21307c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270141 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x29080c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e003f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e008d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e103f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e108d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e203f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e208d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e303f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e308d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e403f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e408d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e503f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e508d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e603f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e608d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e703f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e708d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290903 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x29080e dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x29080f dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390801 dat: 0x80a2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390802 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390806 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3a03ff dat: 0x4101
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3a030b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x360008 dat: 0x2d56
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e0 dat: 0x64
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e1 dat: 0x12c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e2 dat: 0x7d0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e3 dat: 0x58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e4 dat: 0x14
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e6 dat: 0x43
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908ea dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908eb dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908ec dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320002 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x360040 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320000 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3100fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3110fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3120fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3130fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e000b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e100b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e200b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e300b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e400b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e500b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e600b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e700b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3b0004 dat: 0x320
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3a030c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31003e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31103e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31203e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31303e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320003 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x32000b dat: 0x1111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31000e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31100e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31200e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31300e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320019 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e002c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e102c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e002d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e102d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e202c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e302c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e202d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e302d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e402c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e502c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e402d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e502d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e602c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e702c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e602d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e702d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e002e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e102e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e002f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e102f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e202e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e302e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e202f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e302f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e402e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e502e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e402f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e502f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e602e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e702e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e602f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e702f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e001c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e101c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e201c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e301c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e401c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e501c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e601c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e701c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30006d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30106d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30206d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30306d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30406d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30506d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30706d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30806d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30906d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b06d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e003e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e103e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e203e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e303e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e403e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e503e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e603e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e703e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370040 dat: 0x5a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370041 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3100a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3110a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3120a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3130a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31020f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31120f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31220f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31320f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320005 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37006b dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370066 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3700eb dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3700e6 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370135 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370136 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370137 dat: 0x41c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370138 dat: 0x1b20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370139 dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013a dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013b dat: 0x428
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013c dat: 0x2f2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013d dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013e dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37013f dat: 0x414
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370140 dat: 0x1318
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37012c dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37012d dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370130 dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37012e dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37012f dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x330008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x331008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3005e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3015e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3025e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3035e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3045e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3055e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3075e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3085e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3095e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e05e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e15e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e25e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e35e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e45e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e55e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e65e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e75e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30050a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30150a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30250a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30350a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30450a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30550a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30750a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30850a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30950a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31080b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31180b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31280b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31380b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x330803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x331803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e8 dat: 0x13
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3908e9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31010b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31110b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31210b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31310b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30c063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x39080a dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x39080b dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390815 dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390816 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e003c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e103c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e203c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e303c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e403c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e503c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e603c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e703c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390817 dat: 0x53
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390818 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390819 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3300eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3310eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x330015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x331015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31007c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31107c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31207c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31307c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370141 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x39080c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e003f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e008d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e103f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e108d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e203f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e208d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e303f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e308d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e403f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e408d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e503f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e508d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e603f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e608d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e703f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e708d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390903 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x39080e dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x39080f dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90801 dat: 0x80a2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90802 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa03ff dat: 0x4101
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa030b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x60008 dat: 0x2d56
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e0 dat: 0x64
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e1 dat: 0x12c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e2 dat: 0x7d0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e3 dat: 0x58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e4 dat: 0x14
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e6 dat: 0x43
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908ea dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908eb dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908ec dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20002 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x60040 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20000 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe000b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe100b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe200b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe300b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe400b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe500b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe600b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe700b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13025 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13004 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0004 dat: 0x320
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa030c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1003e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1103e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1203e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1303e dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20003 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2000b dat: 0x1111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13108 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1000e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1200e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300e dat: 0x1301
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20019 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe002c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe102c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe002d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe102d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe202c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe302c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe202d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe302d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe402c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe502c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe402d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe502d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe602c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe702c dat: 0x33
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe602d dat: 0x303
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe702d dat: 0x3333
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa070 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe002e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe102e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe002f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe102f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe202e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe302e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe202f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe302f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe402e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe502e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe402f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe502f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe602e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe702e dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe602f dat: 0x3300
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe702f dat: 0x7700
 [dwc_ddrphy_phyinit_regInterface] adr: 0x79 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc079 dat: 0x30
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe001c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe101c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe201c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe301c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe401c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe501c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe601c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe701c dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x6d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x106d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x206d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x306d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x406d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x506d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x706d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x806d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x906d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb06d dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc06d dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe003e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe103e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe203e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe303e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe403e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe503e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe603e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe703e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70040 dat: 0x5a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70041 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130a5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13209 dat: 0x3232
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1020f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1120f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1220f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1320f dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20005 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13008 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7006b dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70066 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x700eb dat: 0x222
 [dwc_ddrphy_phyinit_regInterface] adr: 0x700e6 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70135 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70136 dat: 0x100c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70137 dat: 0x41c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70138 dat: 0x1b20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70139 dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013a dat: 0x1018
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013b dat: 0x428
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013c dat: 0x2f2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013d dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013e dat: 0x1004
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7013f dat: 0x414
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70140 dat: 0x1318
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7012c dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7012d dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70130 dat: 0x837
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7012e dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7012f dat: 0x81f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x15e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x25e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x35e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x45e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x55e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x75e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x85e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x95e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc5e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe05e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe15e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe25e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe35e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe45e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe55e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe65e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe75e3 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x150a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x250a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x350a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x450a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x550a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x750a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x850a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x950a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc50a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1080b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1180b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1280b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1380b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13803 dat: 0x106a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc503 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13c03 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7110 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e8 dat: 0x13
 [dwc_ddrphy_phyinit_regInterface] adr: 0x908e9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1010b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1110b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1210b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1310b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x63 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x5063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9080a dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9080b dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90815 dat: 0x262
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90816 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7063 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7064 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7087 dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe003c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe103c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe203c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe303c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe403c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe503c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe603c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe703c dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90817 dat: 0x53
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90818 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90819 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0311 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1007c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1107c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1207c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1307c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70141 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9080c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe003f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe008d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe103f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe108d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe203f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe208d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe303f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe308d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe403f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe408d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe503f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe508d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe603f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe608d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe703f dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe708d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90903 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9080e dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9080f dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41000 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41001 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41002 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e4 dat: 0xc028
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e5 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e9 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ec dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ee dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f0 dat: 0xc858
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f1 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f2 dat: 0xe088
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f3 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f4 dat: 0xe038
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f5 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f6 dat: 0xc858
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f7 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f8 dat: 0xc088
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415f9 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415fc dat: 0xc028
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415fd dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415fe dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41600 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41601 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41602 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41603 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41604 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41605 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41606 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41607 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41608 dat: 0xc858
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41609 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160a dat: 0xe208
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160c dat: 0xe038
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160d dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160e dat: 0xc858
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4160f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41610 dat: 0xc208
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41611 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41612 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41613 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41614 dat: 0xc040
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41615 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41616 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41617 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41618 dat: 0xc068
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41619 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161c dat: 0xce58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161d dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161e dat: 0xc208
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4161f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41620 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41621 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41622 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41623 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41624 dat: 0xc370
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41625 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41626 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41627 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41628 dat: 0xd2d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41629 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162a dat: 0xe008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162d dat: 0x7b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4162f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41630 dat: 0xc0f0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41631 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41632 dat: 0xcfd8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41633 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41634 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41635 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41636 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41637 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41638 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41639 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163e dat: 0xd058
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4163f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41640 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41641 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41642 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41643 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41644 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41645 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41646 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41647 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41648 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41649 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164a dat: 0xd0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164c dat: 0xc088
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164d dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4164f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41650 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41651 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41652 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41653 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41654 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41655 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41656 dat: 0xd158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41657 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41658 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41659 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165d dat: 0x6b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4165f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41662 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41663 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41664 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41665 dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41666 dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41667 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41668 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41669 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166d dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166e dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4166f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41670 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41671 dat: 0x1f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41672 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41673 dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41674 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41675 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41676 dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41677 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41678 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41679 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167d dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4167f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41680 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41681 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41682 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41683 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41684 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41685 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41686 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41687 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41688 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41689 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168c dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168d dat: 0x4100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168e dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4168f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41690 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41691 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41692 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41693 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41694 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41695 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41696 dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41697 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41698 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41699 dat: 0x1f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169b dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169d dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169e dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4169f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a1 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a5 dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416a9 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ad dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b4 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b6 dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ba dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416be dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c6 dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ce dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d1 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d3 dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d6 dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416dd dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416de dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e1 dat: 0x5b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e3 dat: 0x1c000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e4 dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e5 dat: 0x100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e6 dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e7 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ec dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ee dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ef dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f6 dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f7 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416fc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416fe dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x416ff dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41700 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41701 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41702 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41703 dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41704 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41705 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41706 dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41707 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41708 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41709 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4170f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41710 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41711 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41712 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41713 dat: 0x28000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41714 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41715 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41716 dat: 0x8035198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41717 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41718 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41719 dat: 0x2b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171e dat: 0x8035218
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4171f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41720 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41721 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41722 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41723 dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41724 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41725 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41726 dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41727 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41728 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41729 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4172f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41730 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41731 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41732 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41733 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41734 dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41735 dat: 0x100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41736 dat: 0x8039198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41737 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41738 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41739 dat: 0x2b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173e dat: 0x8039218
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4173f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41740 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41741 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41742 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41743 dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41744 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41745 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41746 dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41747 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41748 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41749 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174d dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4174f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41750 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41751 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41752 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41753 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41754 dat: 0xd2d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41755 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41756 dat: 0xe008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41757 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41758 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41759 dat: 0x7b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175c dat: 0xc0f0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175d dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175e dat: 0xcfd8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4175f dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41760 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41761 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41762 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41763 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41764 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41765 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41766 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41767 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41768 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41769 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176a dat: 0xd058
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176c dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176d dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4176f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41770 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41771 dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41772 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41773 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41774 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41775 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41776 dat: 0xd0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41777 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41778 dat: 0xc088
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41779 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177d dat: 0x3b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4177f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41780 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41781 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41782 dat: 0xd158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41783 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41784 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41785 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41786 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41787 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41788 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41789 dat: 0x6b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4178f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41790 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41791 dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41792 dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41793 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41794 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41795 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41796 dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41797 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41798 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41799 dat: 0x4f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179b dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179c dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179d dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4179f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a1 dat: 0x1f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a5 dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417a9 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ad dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b4 dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b5 dat: 0x4100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b6 dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b7 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417b9 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ba dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417bb dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417bd dat: 0x4f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417bf dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c0 dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c1 dat: 0x4100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c5 dat: 0x1f000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417c9 dat: 0x4000001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417cd dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d1 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d8 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417d9 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417da dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417de dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e2 dat: 0x8034050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e6 dat: 0x8004050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417e9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417eb dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ec dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ee dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f1 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f5 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417f9 dat: 0x5b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417fb dat: 0x1c000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417fc dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417fd dat: 0x100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417fe dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x417ff dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41800 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41801 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41802 dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41803 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41804 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41805 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41806 dat: 0x8038050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41807 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41808 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41809 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180a dat: 0x8008050
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4180f dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41810 dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41811 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41812 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41813 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41814 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41815 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41816 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41817 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41818 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41819 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181d dat: 0x2b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4181f dat: 0x28000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41820 dat: 0xd00402c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41821 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41822 dat: 0x8035198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41823 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41824 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41825 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41826 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41827 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41828 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41829 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182a dat: 0x8035218
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4182f dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41830 dat: 0x407c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41831 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41832 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41833 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41834 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41835 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41836 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41837 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41838 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41839 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4183f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41840 dat: 0xd00802c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41841 dat: 0x100001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41842 dat: 0x8039198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41843 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41844 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41845 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41846 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41847 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41848 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41849 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184a dat: 0x8039218
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184b dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4184f dat: 0x8000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41850 dat: 0x807c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41851 dat: 0x100000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41852 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41853 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41854 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41855 dat: 0x1b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41856 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41857 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41858 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41859 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185d dat: 0x6b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4185f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41860 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41861 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41862 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41863 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41864 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41865 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41866 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41867 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44000 dat: 0x3f7ab480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44001 dat: 0x16420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44002 dat: 0x400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44003 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44004 dat: 0x80000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44005 dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44006 dat: 0x4000c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44007 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44008 dat: 0x84000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44009 dat: 0xc00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400c dat: 0x84000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400d dat: 0xc00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400e dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4400f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44010 dat: 0x80068200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44011 dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44012 dat: 0x8940
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44014 dat: 0xa0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44015 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44016 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44017 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44018 dat: 0x9c001ca0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44019 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401a dat: 0xa8000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401b dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401c dat: 0x80010080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401d dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4401f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44020 dat: 0x80010480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44021 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44022 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44023 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44024 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44025 dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44026 dat: 0xa0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44027 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44028 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402a dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402c dat: 0x3020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402e dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4402f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44030 dat: 0xa8000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44031 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44032 dat: 0x80010880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44033 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44034 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44035 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44036 dat: 0x80010c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44037 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44038 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44039 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403a dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403c dat: 0x2c20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403e dat: 0x2c20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4403f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44040 dat: 0x2c20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44041 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44042 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44043 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44044 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44045 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44046 dat: 0xa8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44047 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44048 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44049 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404a dat: 0x40004200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404b dat: 0x4000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404c dat: 0x10d40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404e dat: 0xc80038a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4404f dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44050 dat: 0xcc003ca0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44051 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44052 dat: 0xa40000a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44053 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44054 dat: 0xa8001c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44055 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44056 dat: 0x80051080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44057 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44058 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44059 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405a dat: 0x80051480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405e dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4405f dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44060 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44061 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44062 dat: 0xcc000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44063 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44064 dat: 0xa8001c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44065 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44066 dat: 0x80051880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44067 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44068 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44069 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406a dat: 0x80051c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406e dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4406f dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44070 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44071 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44072 dat: 0xc8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44073 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44074 dat: 0xcc003ca0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44075 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44076 dat: 0xa8001c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44077 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44078 dat: 0x80052080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44079 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407c dat: 0x80052480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407d dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407e dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4407f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44080 dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44081 dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44082 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44083 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44084 dat: 0xc80038a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44085 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44086 dat: 0x54000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44087 dat: 0x18fc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44088 dat: 0x54000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44089 dat: 0x14fc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408a dat: 0xf0000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408b dat: 0x187c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408c dat: 0xf0000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408d dat: 0x147c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408e dat: 0x400611
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4408f dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44090 dat: 0x15551
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44091 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44092 dat: 0x24000491
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44093 dat: 0x1e420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44094 dat: 0x21d1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44095 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44096 dat: 0x1031
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44097 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44098 dat: 0x1031
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44099 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409a dat: 0x2c31
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409c dat: 0xa8000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409d dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409e dat: 0x80016891
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4409f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a0 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a2 dat: 0x80016c91
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a3 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a4 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a6 dat: 0x851
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a7 dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a8 dat: 0x80000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440a9 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440aa dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ab dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ac dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ae dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b0 dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b1 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b2 dat: 0x80012880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b3 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b4 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b6 dat: 0x80012c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b7 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b8 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ba dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440bb dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440bc dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440bd dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440be dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c0 dat: 0x80200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c1 dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c2 dat: 0x19540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c4 dat: 0x20200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c5 dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c6 dat: 0x19540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c8 dat: 0x80068200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440c9 dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ca dat: 0x30000cc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440cb dat: 0x7c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440cc dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ce dat: 0x100600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440cf dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d0 dat: 0x2c0004c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d1 dat: 0x3c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d2 dat: 0x8c0028a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d3 dat: 0x17bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d4 dat: 0xa0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d5 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d6 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d8 dat: 0x8c0014a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440d9 dat: 0x143c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440da dat: 0xa0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440db dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440dc dat: 0x78000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440dd dat: 0x3d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440de dat: 0x7c000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440df dat: 0x7f8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e0 dat: 0x8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e1 dat: 0xfe0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e2 dat: 0x8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e3 dat: 0x7e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e4 dat: 0x80600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e5 dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e6 dat: 0x4c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e7 dat: 0x14fc4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e8 dat: 0x4c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440e9 dat: 0x147c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ea dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ec dat: 0x8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ed dat: 0xfe0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ee dat: 0x8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ef dat: 0x7e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f0 dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f1 dat: 0x14fc4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f2 dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f3 dat: 0x147c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f4 dat: 0x78000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f5 dat: 0x3d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f6 dat: 0x7c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f7 dat: 0x7f8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f8 dat: 0x8c002ca0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440f9 dat: 0x17bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440fa dat: 0xa0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440fb dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440fc dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440fe dat: 0x8c0018a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x440ff dat: 0x143c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44100 dat: 0xa0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44101 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44102 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44103 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44104 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44105 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44106 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44107 dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44108 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44109 dat: 0xc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410a dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410b dat: 0x100
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410c dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410d dat: 0x140
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410e dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4410f dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44110 dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44111 dat: 0x1c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44112 dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44113 dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44114 dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44115 dat: 0x240
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44116 dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44117 dat: 0x280
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44118 dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44119 dat: 0x2c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411a dat: 0x2c0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411b dat: 0x300
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411c dat: 0xc4000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411d dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4411f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44120 dat: 0xc000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44121 dat: 0xfc4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44122 dat: 0x4002000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44123 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44124 dat: 0xc000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44125 dat: 0x7c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44126 dat: 0x4002000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44127 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44128 dat: 0xc000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44129 dat: 0xfc4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412a dat: 0xc000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412b dat: 0x7c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412c dat: 0xc4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412d dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4412f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44130 dat: 0xe0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44131 dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44132 dat: 0x4002000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44133 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44134 dat: 0x4000600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44135 dat: 0x400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44136 dat: 0x265a58c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44137 dat: 0x187c8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44138 dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44139 dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413c dat: 0xe0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413d dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413e dat: 0x4002000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4413f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44140 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44141 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44142 dat: 0x50000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44143 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44144 dat: 0x40000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44145 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44146 dat: 0xc4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44147 dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44148 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44149 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414a dat: 0x80068200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414b dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414c dat: 0x8c200080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414d dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414e dat: 0x2b160
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4414f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44150 dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44151 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44152 dat: 0x880c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44153 dat: 0xc02
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44154 dat: 0x880c00c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44155 dat: 0xc42
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44156 dat: 0x2bd20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44157 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44158 dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44159 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415a dat: 0x883c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415b dat: 0xc02
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415c dat: 0x883c00c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415d dat: 0xc42
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415e dat: 0x247ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4415f dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44160 dat: 0x281ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44161 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44162 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44163 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44164 dat: 0x800c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44165 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44166 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44167 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44168 dat: 0x98000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44169 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416a dat: 0x28000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416b dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416c dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416e dat: 0x80fffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4416f dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44170 dat: 0x30000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44171 dat: 0x7c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44172 dat: 0x10600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44173 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44174 dat: 0x2f540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44175 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44176 dat: 0x80068200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44177 dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44178 dat: 0x2f960
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44179 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417a dat: 0x181c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417c dat: 0xe0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417d dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417e dat: 0x4001c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4417f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44180 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44181 dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44182 dat: 0x88000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44183 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44184 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44185 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44186 dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44187 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44188 dat: 0x2c001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44189 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418a dat: 0x18001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418b dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418c dat: 0x1c001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418d dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418e dat: 0x20001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4418f dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44190 dat: 0x24001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44191 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44192 dat: 0x28001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44193 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44194 dat: 0x20200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44195 dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44196 dat: 0x35d40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44197 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44198 dat: 0x40004600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44199 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419a dat: 0x34940
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419c dat: 0x4000900
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419d dat: 0x1a420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419e dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4419f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a0 dat: 0x40004a00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a2 dat: 0xc0010e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a3 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a4 dat: 0xc0000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a5 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a6 dat: 0x4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a7 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a8 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441aa dat: 0x8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ab dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ac dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ae dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b0 dat: 0x9c000cb1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b1 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b2 dat: 0x9c0010b1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b3 dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b4 dat: 0x24000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b5 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b6 dat: 0x51
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b7 dat: 0x4000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b8 dat: 0x38531
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ba dat: 0x40001a01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441bc dat: 0x38561
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441be dat: 0x24000081
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441bf dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c0 dat: 0x41
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c1 dat: 0x4000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c2 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c4 dat: 0x84000900
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c5 dat: 0x241c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c6 dat: 0xc0014200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c7 dat: 0xc001
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c8 dat: 0x39d40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ca dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441cc dat: 0x2c0008a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441cd dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ce dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d0 dat: 0x40000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d1 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d2 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d4 dat: 0x4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d5 dat: 0x2c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d6 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d8 dat: 0x20200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441d9 dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441da dat: 0x43540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441dc dat: 0x40004600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441de dat: 0x40004c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441df dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e0 dat: 0x80004c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e1 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e2 dat: 0x43540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e4 dat: 0x8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e5 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e6 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e8 dat: 0x4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441e9 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ea dat: 0x81
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441eb dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ec dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ee dat: 0x88000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ef dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f0 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f2 dat: 0xc000900
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f3 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f4 dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f6 dat: 0x10a00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f7 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f8 dat: 0x41140
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441fa dat: 0xc000c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441fb dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441fc dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441fe dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x441ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44200 dat: 0xc000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44201 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44202 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44204 dat: 0xc000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44205 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44206 dat: 0x43920
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44207 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44208 dat: 0xc001c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44209 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420a dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420c dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420e dat: 0xc001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4420f dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44210 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44211 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44212 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44213 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44214 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44215 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44216 dat: 0xc001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44217 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44218 dat: 0x43920
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44219 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421a dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421b dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421c dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421d dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421e dat: 0x48960
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4421f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44220 dat: 0x18000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44221 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44222 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44223 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44224 dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44225 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44226 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44227 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44228 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44229 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422a dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422b dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422c dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422d dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422e dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4422f dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44230 dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44231 dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44232 dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44233 dat: 0x3901
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44234 dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44235 dat: 0x3941
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44236 dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44237 dat: 0x3981
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44238 dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44239 dat: 0x39c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423a dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423b dat: 0x3cf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423c dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423d dat: 0x3cf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423e dat: 0x5c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4423f dat: 0xcf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44240 dat: 0x5c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44241 dat: 0x28f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44242 dat: 0x50d20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44243 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44244 dat: 0x18000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44245 dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44246 dat: 0x18000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44247 dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44248 dat: 0x18000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44249 dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424a dat: 0x18000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424b dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424c dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424d dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424e dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4424f dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44250 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44251 dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44252 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44253 dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44254 dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44255 dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44256 dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44257 dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44258 dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44259 dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425a dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425b dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425c dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425d dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425e dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4425f dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44260 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44261 dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44262 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44263 dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44264 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44265 dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44266 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44267 dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44268 dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44269 dat: 0x3801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426a dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426b dat: 0x3841
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426c dat: 0x2c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426d dat: 0x3881
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426e dat: 0x2c001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4426f dat: 0x38c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44270 dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44271 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44272 dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44273 dat: 0xf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44274 dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44275 dat: 0x4f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44276 dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44277 dat: 0x4f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44278 dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44279 dat: 0x8f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427a dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427b dat: 0x8f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427c dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427d dat: 0xcf
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427e dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4427f dat: 0x10f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44280 dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44281 dat: 0x10f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44282 dat: 0x58000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44283 dat: 0x14f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44284 dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44285 dat: 0x14f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44286 dat: 0x20000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44287 dat: 0x2bcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44288 dat: 0x51d31
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44289 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428a dat: 0x40001a00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428c dat: 0x51d60
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428e dat: 0x40030a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4428f dat: 0x2c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44290 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44291 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44292 dat: 0x88000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44293 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44294 dat: 0x5c1ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44295 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44296 dat: 0x800600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44297 dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44298 dat: 0xbc000900
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44299 dat: 0x16c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429a dat: 0x40000c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429b dat: 0x2424
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429c dat: 0x40080e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429d dat: 0x2424
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429e dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4429f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a0 dat: 0x98001cb5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a1 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a2 dat: 0x9c0020b5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a3 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a4 dat: 0x98000095
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a5 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a6 dat: 0x9c000095
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a7 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a8 dat: 0x40000095
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442a9 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442aa dat: 0x605
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ab dat: 0x2000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ac dat: 0x400000c5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ad dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ae dat: 0x800004c5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442af dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b0 dat: 0x800000c5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b1 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b2 dat: 0x40000e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b3 dat: 0x2c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b4 dat: 0xbc0000e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b5 dat: 0x16c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b6 dat: 0x4000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b8 dat: 0x9bfe04e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442b9 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ba dat: 0x9ffe04e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442bb dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442bc dat: 0x9bfe00e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442bd dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442be dat: 0x9ffe00e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442bf dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c0 dat: 0x400004e5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c1 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c2 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c4 dat: 0xbc0008a5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c5 dat: 0x16c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c6 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c8 dat: 0xe8030c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442c9 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ca dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442cc dat: 0xe8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442cd dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ce dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d0 dat: 0x88000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d1 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d2 dat: 0x4000c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d4 dat: 0xcc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d5 dat: 0x808
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d6 dat: 0x1c000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d7 dat: 0xfc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d8 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442d9 dat: 0xfc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442da dat: 0x1c000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442db dat: 0x7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442dc dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442dd dat: 0x7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442de dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442df dat: 0x808
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e0 dat: 0x50000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e1 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e2 dat: 0xb8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e3 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e4 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e6 dat: 0x40600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e7 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e8 dat: 0x598000e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442e9 dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ea dat: 0x28000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442eb dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ec dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ee dat: 0xe0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ef dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f0 dat: 0x4001400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f2 dat: 0x88000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f3 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f4 dat: 0xc20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f6 dat: 0x40004600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f8 dat: 0x5fd60
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442fa dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442fc dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442fe dat: 0x1c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x442ff dat: 0xfc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44300 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44301 dat: 0xfc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44302 dat: 0x1c000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44303 dat: 0x7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44304 dat: 0x1c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44305 dat: 0x7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44306 dat: 0x4007c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44307 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44308 dat: 0x40600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44309 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430a dat: 0x61d40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430c dat: 0x19dc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430e dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4430f dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44310 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44311 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44312 dat: 0x98000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44313 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44314 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44315 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44316 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44317 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44318 dat: 0x883c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44319 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431a dat: 0x80040200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431b dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431c dat: 0x65540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431e dat: 0x80200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4431f dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44320 dat: 0x65540
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44321 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44322 dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44323 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44324 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44325 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44326 dat: 0xe4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44327 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44328 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44329 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432a dat: 0xe8030c81
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432b dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432e dat: 0xe8000081
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4432f dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44330 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44331 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44332 dat: 0x40001a01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44333 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44334 dat: 0x68141
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44335 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44336 dat: 0xa0000481
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44337 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44338 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44339 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433a dat: 0x40003201
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433c dat: 0x6a141
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433e dat: 0x68161
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4433f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44340 dat: 0x1c21
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44341 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44342 dat: 0xa0000081
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44343 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44344 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44345 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44346 dat: 0x20601
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44347 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44348 dat: 0xe8030cc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44349 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434c dat: 0xe80000c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434d dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4434f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44350 dat: 0xa0000081
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44351 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44352 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44353 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44354 dat: 0xe8030c91
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44355 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44356 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44357 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44358 dat: 0xe8000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44359 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435c dat: 0xa8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435d dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4435f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44360 dat: 0x18000081
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44361 dat: 0x1e420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44362 dat: 0x40006611
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44363 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44364 dat: 0x6d151
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44365 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44366 dat: 0x21d1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44367 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44368 dat: 0xa0000491
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44369 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436c dat: 0x540020b1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436d dat: 0x14fc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436e dat: 0xf00024b1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4436f dat: 0x147c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44370 dat: 0xa0000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44371 dat: 0x2420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44372 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44373 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44374 dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44375 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44376 dat: 0x80013080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44377 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44378 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44379 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437a dat: 0x80013480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437e dat: 0x4001c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4437f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44380 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44381 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44382 dat: 0x420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44383 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44384 dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44385 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44386 dat: 0x80013880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44387 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44388 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44389 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438a dat: 0x80013c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438e dat: 0x4001c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4438f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44390 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44391 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44392 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44393 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44394 dat: 0x9e000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44395 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44396 dat: 0xc4060080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44397 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44398 dat: 0xd4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44399 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439a dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439b dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439c dat: 0x9c003080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439d dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439e dat: 0x7c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4439f dat: 0x1c7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a0 dat: 0x88000c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a1 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a2 dat: 0x64000c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a3 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a4 dat: 0x90000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a5 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a6 dat: 0xec0ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a7 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a8 dat: 0xec000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443a9 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443aa dat: 0xf8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ab dat: 0x7fe
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ac dat: 0xf8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ad dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ae dat: 0xf8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443af dat: 0x7d2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b0 dat: 0xa8001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b1 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b2 dat: 0x80014880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b3 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b4 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b6 dat: 0x80014c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b7 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b8 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ba dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443bb dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443bc dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443bd dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443be dat: 0xf8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443bf dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c0 dat: 0xf8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c1 dat: 0x7d2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c2 dat: 0xec0ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c3 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c4 dat: 0xec000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c5 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c6 dat: 0xf8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c7 dat: 0x7c6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c8 dat: 0xf8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443c9 dat: 0x7d6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ca dat: 0xa8001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443cb dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443cc dat: 0x80015080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443cd dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ce dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d0 dat: 0x80015480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d1 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d2 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d4 dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d5 dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d6 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d7 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d8 dat: 0xf8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443d9 dat: 0x7c6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443da dat: 0xf8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443db dat: 0x7d6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443dc dat: 0x64000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443dd dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443de dat: 0x1420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e0 dat: 0xc4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e1 dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e2 dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e4 dat: 0xc4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e5 dat: 0x7c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e6 dat: 0x4000600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e7 dat: 0x400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e8 dat: 0x24c8c8c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443e9 dat: 0x147c8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ea dat: 0x80000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443eb dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ec dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ee dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ef dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f0 dat: 0x90000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f1 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f2 dat: 0x98000c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f3 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f4 dat: 0xa8001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f5 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f6 dat: 0x80015880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f7 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f8 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443fa dat: 0x80015c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443fb dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443fc dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443fe dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x443ff dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44400 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44401 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44402 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44403 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44404 dat: 0x98000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44405 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44406 dat: 0x88000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44407 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44408 dat: 0x64000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44409 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440a dat: 0x7c000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440b dat: 0x1c7c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440c dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440d dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440e dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4440f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44410 dat: 0xe4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44411 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44412 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44413 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44414 dat: 0x1820
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44415 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44416 dat: 0x90000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44417 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44418 dat: 0xa8001080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44419 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441a dat: 0x80016080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441c dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441e dat: 0x80016480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4441f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44420 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44421 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44422 dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44423 dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44424 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44425 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44426 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44427 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44428 dat: 0x80000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44429 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442c dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442d dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442e dat: 0x90000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4442f dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44430 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44431 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44432 dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44433 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44434 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44435 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44436 dat: 0xe4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44437 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44438 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44439 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443a dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443b dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443c dat: 0x50000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443d dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443e dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4443f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44440 dat: 0x80008600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44441 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44442 dat: 0x8a960
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44443 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44444 dat: 0x80000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44445 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44446 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44447 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44448 dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44449 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444a dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444c dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444d dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444e dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4444f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44450 dat: 0xe4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44451 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44452 dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44453 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44454 dat: 0xb8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44455 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44456 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44457 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44458 dat: 0x1080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44459 dat: 0x33c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445a dat: 0x50000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445b dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445c dat: 0xb4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445d dat: 0x2400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445e dat: 0x88000481
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4445f dat: 0xc00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44460 dat: 0x24000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44461 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44462 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44463 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44464 dat: 0x40000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44465 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44466 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44467 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44468 dat: 0x8c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44469 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446a dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446b dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446c dat: 0x880c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446d dat: 0xc02
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446e dat: 0x880c00c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4446f dat: 0xc42
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44470 dat: 0x247ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44471 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44472 dat: 0x281ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44473 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44474 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44475 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44476 dat: 0x98000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44477 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44478 dat: 0x28000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44479 dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447a dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447c dat: 0x80fffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447d dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4447f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44480 dat: 0xe0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44481 dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44482 dat: 0x4002000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44483 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44484 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44485 dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44486 dat: 0x50000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44487 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44488 dat: 0x480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44489 dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448a dat: 0xc000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448b dat: 0x1800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448c dat: 0x5c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448d dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448e dat: 0x4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4448f dat: 0x2c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44490 dat: 0x2c001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44491 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44492 dat: 0x18001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44493 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44494 dat: 0x1c001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44495 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44496 dat: 0x20001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44497 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44498 dat: 0x24001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44499 dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449a dat: 0x28001880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449b dat: 0x3bc1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449c dat: 0x20000880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449d dat: 0x2bcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449e dat: 0x40030a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4449f dat: 0x2c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a0 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a1 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a2 dat: 0xb4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a3 dat: 0x2400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a4 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a5 dat: 0x4000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a6 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a8 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444aa dat: 0x88000c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ab dat: 0xc00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ac dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ad dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ae dat: 0x4000c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b0 dat: 0x88000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b1 dat: 0x802
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b2 dat: 0x1e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b4 dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b5 dat: 0x33c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b6 dat: 0x9c1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b8 dat: 0x9c000d11
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444b9 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ba dat: 0x4001011
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444bc dat: 0x9c001111
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444bd dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444be dat: 0x4001011
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c0 dat: 0x9c000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c1 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c2 dat: 0x9c000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c3 dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c4 dat: 0x9a921
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c6 dat: 0xb8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c7 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c8 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ca dat: 0x80068200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444cb dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444cc dat: 0x9a140
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ce dat: 0x8dc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d0 dat: 0x161c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d2 dat: 0x285c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d4 dat: 0x361c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d6 dat: 0x389c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d8 dat: 0x3a1c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444da dat: 0x5a1c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444dc dat: 0x6001c080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444dd dat: 0x2425
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444de dat: 0x80200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444df dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e0 dat: 0x9d940
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e2 dat: 0x9cd31
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e4 dat: 0x6e9c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e6 dat: 0x80008600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e8 dat: 0x9d940
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ea dat: 0x729c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ec dat: 0x40006611
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ee dat: 0xa2151
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f0 dat: 0x80068211
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f1 dat: 0x400f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f2 dat: 0xa2151
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f4 dat: 0x80211
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f5 dat: 0x400e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f6 dat: 0x9f951
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f8 dat: 0x80008611
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444fa dat: 0xa0571
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444fc dat: 0x1031
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444fe dat: 0x1031
 [dwc_ddrphy_phyinit_regInterface] adr: 0x444ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44500 dat: 0x2c31
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44501 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44502 dat: 0xa8000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44503 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44504 dat: 0x80016891
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44505 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44506 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44507 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44508 dat: 0x80016c91
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44509 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450c dat: 0x851
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450d dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450e dat: 0x80000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4450f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44510 dat: 0x24000091
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44511 dat: 0x1e420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44512 dat: 0x881c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44513 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44514 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44515 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44516 dat: 0x8c9c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44517 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44518 dat: 0x24000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44519 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451a dat: 0x400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451c dat: 0x50000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451d dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451e dat: 0x9c000d00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4451f dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44520 dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44521 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44522 dat: 0x9c001100
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44523 dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44524 dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44525 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44526 dat: 0x9c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44527 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44528 dat: 0x9c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44529 dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452a dat: 0x1880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452b dat: 0x33c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452c dat: 0xb8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452d dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452e dat: 0x4000c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4452f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44530 dat: 0x24000491
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44531 dat: 0x1e420
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44532 dat: 0xa8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44533 dat: 0x1c06
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44534 dat: 0x80012880
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44535 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44536 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44537 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44538 dat: 0x80012c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44539 dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453c dat: 0x840
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453d dat: 0x6000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453e dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4453f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44540 dat: 0x2c000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44541 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44542 dat: 0x8c200080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44543 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44544 dat: 0x200600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44545 dat: 0x20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44546 dat: 0x883c0080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44547 dat: 0xc02
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44548 dat: 0x883c00c0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44549 dat: 0xc42
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454a dat: 0x98000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454b dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454c dat: 0x28000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454d dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454e dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4454f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44550 dat: 0x80fffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44551 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44552 dat: 0x247ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44553 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44554 dat: 0x281ffc80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44555 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44556 dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44557 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44558 dat: 0xe0000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44559 dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455a dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455b dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455c dat: 0x800600
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455d dat: 0x80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455e dat: 0x400004e2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4455f dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44560 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44562 dat: 0x400000e2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44563 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44564 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44565 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44566 dat: 0x800004e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44567 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44568 dat: 0x800000e0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44569 dat: 0x2c0c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456a dat: 0x4000c00
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456c dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456d dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456e dat: 0x10000200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4456f dat: 0x5000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44570 dat: 0xae940
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44571 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44572 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44573 dat: 0x4000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44574 dat: 0x28000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44575 dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44576 dat: 0x4001000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44577 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44578 dat: 0xe0000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44579 dat: 0x803
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457c dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457d dat: 0xfc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457e dat: 0x80000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4457f dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44580 dat: 0x98000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44581 dat: 0xfc2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44582 dat: 0x24000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44583 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44584 dat: 0x28000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44585 dat: 0x7c2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44586 dat: 0xe4000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44587 dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44588 dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44589 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458a dat: 0xe4000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458b dat: 0x801
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458c dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458e dat: 0xa8000480
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4458f dat: 0x1c04
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44590 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44591 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44592 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44593 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44594 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44595 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44596 dat: 0x1020
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44597 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44598 dat: 0xe8030c80
 [dwc_ddrphy_phyinit_regInterface] adr: 0x44599 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459a dat: 0x4000800
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459c dat: 0xe8000080
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459d dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459e dat: 0x4000400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4459f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a0 dat: 0x9c000ca0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a1 dat: 0x1c01
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a2 dat: 0x9c0010a0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a3 dat: 0x1c03
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a4 dat: 0x9cd20
 [dwc_ddrphy_phyinit_regInterface] adr: 0x445a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xd00e7 dat: 0x400
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7018a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70324 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70325 dat: 0x19
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70326 dat: 0x3c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70327 dat: 0x5f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70328 dat: 0x77
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70329 dat: 0x9a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032a dat: 0xbd
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032b dat: 0xd5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032c dat: 0xf8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032d dat: 0x11b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032e dat: 0x133
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7032f dat: 0x156
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70330 dat: 0x179
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70331 dat: 0x17d
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70332 dat: 0x17f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70333 dat: 0x183
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70334 dat: 0x185
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70335 dat: 0x186
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70337 dat: 0x187
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70338 dat: 0x189
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7033a dat: 0x18a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7033b dat: 0x1a3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7033c dat: 0x1ad
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7033d dat: 0x1c5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7034e dat: 0x1d5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7034f dat: 0x1ed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70350 dat: 0x1f6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70351 dat: 0x208
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7038b dat: 0x18
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7038c dat: 0x3b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7038d dat: 0x5e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7038e dat: 0x76
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7038f dat: 0x99
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70390 dat: 0xbc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70391 dat: 0xd4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70392 dat: 0xf7
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70393 dat: 0x11a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70394 dat: 0x132
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70395 dat: 0x155
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70396 dat: 0x178
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70397 dat: 0x17c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70398 dat: 0x17e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70399 dat: 0x182
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7039a dat: 0x184
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7039b dat: 0x185
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7039c dat: 0x186
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7039e dat: 0x188
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7039f dat: 0x189
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703a1 dat: 0x1a2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703a2 dat: 0x1ac
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703a3 dat: 0x1c4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703a4 dat: 0x1d4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703b5 dat: 0x1ec
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703b6 dat: 0x1f5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703b7 dat: 0x207
 [dwc_ddrphy_phyinit_regInterface] adr: 0x703b8 dat: 0x218
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70200 dat: 0x38c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70202 dat: 0x3cd
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70204 dat: 0xc0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70205 dat: 0x246
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70206 dat: 0x101
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70207 dat: 0x287
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70208 dat: 0x142
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70209 dat: 0x2c8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7020a dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7020c dat: 0x13
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7020e dat: 0x14
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70212 dat: 0x2a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70213 dat: 0x16
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70214 dat: 0x2b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70215 dat: 0x17
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70216 dat: 0x2c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70217 dat: 0x18
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70218 dat: 0x2d
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70219 dat: 0x19
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7021a dat: 0x11
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9001c dat: 0x25a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9001d dat: 0x25a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9001e dat: 0x25a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9001f dat: 0x25a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90020 dat: 0x28e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90021 dat: 0x25a
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90022 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90023 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90024 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90025 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9002b dat: 0x28b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90708 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190708 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290708 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390708 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70145 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41004 dat: 0xc9d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41005 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41006 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41007 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41008 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41009 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100c dat: 0xc958
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100e dat: 0xcc08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4100f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41010 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41011 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41012 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41013 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41014 dat: 0xc0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41015 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41016 dat: 0xd848
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41017 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41018 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41019 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101c dat: 0xc158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101e dat: 0xddc8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4101f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41020 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41021 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41022 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41023 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41024 dat: 0xc1d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41025 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41026 dat: 0xc308
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41029 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102c dat: 0xc558
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102e dat: 0xec08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4102f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41030 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41031 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41032 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41033 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41034 dat: 0xc5d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41035 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41036 dat: 0xc888
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41037 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41038 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41039 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103c dat: 0x48d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103e dat: 0x5408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4103f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41040 dat: 0x88d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41041 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41042 dat: 0x9408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41043 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41044 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41045 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41046 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41047 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41048 dat: 0xca58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41049 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104a dat: 0xc108
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4104f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41050 dat: 0xcb58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41051 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41052 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41053 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41054 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41055 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41056 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41057 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41058 dat: 0xd4d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41059 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105a dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4105f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41060 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41061 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41062 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41063 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41064 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41065 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41066 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41067 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41068 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41069 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4106f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41070 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41072 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41074 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41076 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41079 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107c dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4107f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41080 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41081 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41082 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41083 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41084 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41085 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41086 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41087 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41088 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41089 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108c dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4108f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41090 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41091 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41092 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41093 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41094 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41095 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41096 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41097 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41098 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41099 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4109f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a0 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a2 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a4 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a6 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410a9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ba dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410de dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ec dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ee dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f0 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f2 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f4 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f6 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410f9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410fc dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410fe dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x410ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41100 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41101 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41102 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41103 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41104 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41105 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41106 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41107 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41108 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41109 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110c dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4110f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41110 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41111 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41112 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41113 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41114 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41115 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41116 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41117 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41118 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41119 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4111f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41120 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41121 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41122 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41123 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41124 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41125 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41126 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41127 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41128 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41129 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112c dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4112f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41130 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41131 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41132 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41133 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41134 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41135 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41136 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41137 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41138 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41139 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4113f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41140 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41141 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41142 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41143 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41144 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41145 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41146 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41147 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41148 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41149 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4114f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41150 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41151 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41152 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41153 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41154 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41155 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41156 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41157 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41158 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41159 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4115f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41160 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41161 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41162 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41163 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41164 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41165 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41166 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41167 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41168 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41169 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4116f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41170 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41171 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41172 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41173 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41174 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41175 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41176 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41177 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41178 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41179 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x170145 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117c dat: 0xc9d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117e dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4117f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41180 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41181 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41182 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41183 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41184 dat: 0xc958
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41185 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41186 dat: 0xcc08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41187 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41188 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41189 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118c dat: 0xc0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118e dat: 0xd848
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4118f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41190 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41191 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41192 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41193 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41194 dat: 0xc158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41195 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41196 dat: 0xddc8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41197 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41198 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41199 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119c dat: 0xc1d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119e dat: 0xc308
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4119f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a4 dat: 0xc558
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a6 dat: 0xec08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411a9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ac dat: 0xc5d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ae dat: 0xc888
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b4 dat: 0x48d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b6 dat: 0x5408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b8 dat: 0x88d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ba dat: 0x9408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411bd dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c0 dat: 0xca58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c2 dat: 0xc108
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c8 dat: 0xcb58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ca dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411cd dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d0 dat: 0xd4d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d2 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411dc dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411de dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e0 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e2 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e8 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ea dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ec dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ee dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f4 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f6 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f8 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411fa dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411fc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411fd dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411fe dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x411ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41200 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41202 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41204 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41206 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41207 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41208 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41209 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120c dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4120f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41210 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41211 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41212 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41213 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41214 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41215 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41216 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41217 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41218 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41219 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121c dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4121f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41220 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41221 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41222 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41223 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41224 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41225 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41226 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41227 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41228 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41229 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4122f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41230 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41231 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41232 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41233 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41234 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41235 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41236 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41237 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41238 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41239 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4123f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41240 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41241 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41242 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41243 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41244 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41245 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41246 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41247 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41248 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41249 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4124f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41250 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41251 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41252 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41253 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41254 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41255 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41256 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41257 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41258 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41259 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4125f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41260 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41261 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41262 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41263 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41264 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41265 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41266 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41267 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41268 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41269 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126c dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4126f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41270 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41271 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41272 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41273 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41274 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41275 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41276 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41277 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41278 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41279 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4127f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41280 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41281 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41282 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41283 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41284 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41285 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41286 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41287 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41288 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41289 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128c dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4128f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41290 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41291 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41292 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41293 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41294 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41295 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41296 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41297 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41298 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41299 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129c dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4129f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a4 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a6 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a8 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412aa dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ad dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ba dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412de dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ec dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ee dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x270145 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f4 dat: 0xc9d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f6 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412f9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412fc dat: 0xc958
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412fe dat: 0xcc08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x412ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41300 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41301 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41302 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41303 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41304 dat: 0xc0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41305 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41306 dat: 0xd848
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41307 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41308 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41309 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130c dat: 0xc158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130e dat: 0xddc8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4130f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41310 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41311 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41312 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41313 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41314 dat: 0xc1d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41315 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41316 dat: 0xc308
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41317 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41318 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41319 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131c dat: 0xc558
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131e dat: 0xec08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4131f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41320 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41321 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41322 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41323 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41324 dat: 0xc5d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41325 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41326 dat: 0xc888
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41327 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41328 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41329 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132c dat: 0x48d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132e dat: 0x5408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4132f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41330 dat: 0x88d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41331 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41332 dat: 0x9408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41333 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41334 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41335 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41336 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41337 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41338 dat: 0xca58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41339 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133a dat: 0xc108
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4133f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41340 dat: 0xcb58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41341 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41342 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41343 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41344 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41345 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41346 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41347 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41348 dat: 0xd4d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41349 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134a dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4134f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41350 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41351 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41352 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41353 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41354 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41355 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41356 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41357 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41358 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41359 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4135f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41360 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41361 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41362 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41363 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41364 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41365 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41366 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41367 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41368 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41369 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136c dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4136f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41370 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41371 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41372 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41373 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41374 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41375 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41376 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41377 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41378 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41379 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137c dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4137f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41380 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41381 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41382 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41383 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41384 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41385 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41386 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41387 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41388 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41389 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4138f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41390 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41391 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41392 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41393 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41394 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41395 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41396 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41397 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41398 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41399 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4139f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ba dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413de dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e0 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e2 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e4 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e6 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413e9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ea dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ec dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ed dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ee dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f0 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f2 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f8 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413f9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413fa dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413fc dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413fe dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x413ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41400 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41401 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41402 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41403 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41404 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41405 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41406 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41407 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41408 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41409 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4140f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41410 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41411 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41412 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41413 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41414 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41415 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41416 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41417 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41418 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41419 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141c dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4141f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41420 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41421 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41422 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41423 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41424 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41425 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41426 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41427 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41428 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41429 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4142f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41430 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41431 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41432 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41433 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41434 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41435 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41436 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41437 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41438 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41439 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4143f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41440 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41441 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41442 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41443 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41444 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41445 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41446 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41447 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41448 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41449 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4144f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41450 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41451 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41452 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41453 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41454 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41455 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41456 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41457 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41458 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41459 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4145f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41460 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41461 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41462 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41463 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41464 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41465 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41466 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41467 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41468 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41469 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x370145 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146c dat: 0xc9d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146e dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4146f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41470 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41471 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41472 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41473 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41474 dat: 0xc958
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41475 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41476 dat: 0xcc08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41477 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41478 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41479 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147c dat: 0xc0d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147e dat: 0xd848
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4147f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41480 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41481 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41482 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41483 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41484 dat: 0xc158
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41485 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41486 dat: 0xddc8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41487 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41488 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41489 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148c dat: 0xc1d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148e dat: 0xc308
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4148f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41490 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41491 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41492 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41493 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41494 dat: 0xc558
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41495 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41496 dat: 0xec08
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41497 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41498 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41499 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149c dat: 0xc5d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149e dat: 0xc888
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4149f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a4 dat: 0x48d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a6 dat: 0x5408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a8 dat: 0x88d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414aa dat: 0x9408
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ad dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b0 dat: 0xca58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b2 dat: 0xc108
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b8 dat: 0xcb58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ba dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414bd dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c0 dat: 0xd4d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c2 dat: 0xc008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414cc dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ce dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d0 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d2 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d5 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d8 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414da dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414dc dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414de dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e1 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e4 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e6 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e8 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414e9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ea dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414eb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ec dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ed dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ee dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ef dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f0 dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f2 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f4 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f6 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414f9 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414fa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414fb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414fc dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414fd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414fe dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x414ff dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41500 dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41501 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41502 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41503 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41504 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41505 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41506 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41507 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41508 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41509 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150c dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4150f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41510 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41511 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41512 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41513 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41514 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41515 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41516 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41517 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41518 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41519 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4151f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41520 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41521 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41522 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41523 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41524 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41525 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41526 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41527 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41528 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41529 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4152f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41530 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41531 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41532 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41533 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41534 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41535 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41536 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41537 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41538 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41539 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4153f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41540 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41541 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41542 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41543 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41544 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41545 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41546 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41547 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41548 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41549 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4154f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41550 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41551 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41552 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41553 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41554 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41555 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41556 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41557 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41558 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41559 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155c dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4155f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41561 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41562 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41563 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41564 dat: 0x4658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41565 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41566 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41567 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41568 dat: 0x8658
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41569 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4156f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41570 dat: 0x4758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41571 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41572 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41573 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41574 dat: 0x8758
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41575 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41576 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41577 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41578 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41579 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157c dat: 0x47d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157e dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4157f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41580 dat: 0x87d8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41581 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41582 dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41583 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41584 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41585 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41586 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41587 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41588 dat: 0x4c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41589 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158a dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158c dat: 0x8c58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158d dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158e dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4158f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41590 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41591 dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41592 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41593 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41594 dat: 0x4f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41595 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41596 dat: 0x4008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41597 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41598 dat: 0x8f58
 [dwc_ddrphy_phyinit_regInterface] adr: 0x41599 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159a dat: 0x8008
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159d dat: 0x4b000000
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159e dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4159f dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415a9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415aa dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ab dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ac dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ad dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ae dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415af dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415b9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ba dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415bb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415bc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415bd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415bf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415c9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ca dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415cb dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415cc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415cd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415ce dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415cf dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d6 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d7 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415d9 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415da dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415db dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415dc dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415dd dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415de dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415df dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x415e3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0001 dat: 0x5821
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9070c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9070d dat: 0xfe
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9070e dat: 0xffff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9070f dat: 0xf040
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90710 dat: 0xf040
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90711 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90712 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90713 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90714 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90715 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90716 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90717 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90718 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90719 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9071a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9071b dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x700f0 dat: 0xb6d
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7007e dat: 0xc3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x701ef dat: 0x7fff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300a6 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310a6 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x701a8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70128 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70131 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70132 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70133 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70134 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70142 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70144 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0313 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0314 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb0315 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xd0031 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0032 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0033 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0034 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xc0036 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x106be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10080 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10081 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10082 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10083 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10084 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10085 dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10086 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10087 dat: 0x7
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10088 dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100d9 dat: 0x9c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10031 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x114be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x115be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x116be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x117be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x118be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11080 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11081 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11082 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11083 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11084 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11085 dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11087 dat: 0x7
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11088 dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110d9 dat: 0x9c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11031 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x121be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x123be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x124be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x125be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x126be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x127be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x128be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12080 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12081 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12082 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12083 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12084 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12085 dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12086 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12087 dat: 0x7
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12088 dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120d9 dat: 0x9c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12031 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x131be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x133be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x134be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x135be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x136be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x137be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x138be dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13080 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13081 dat: 0x1
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13082 dat: 0x2
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13083 dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13084 dat: 0x4
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13085 dat: 0x5
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13086 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13087 dat: 0x7
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13088 dat: 0x8
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130d9 dat: 0x9c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13031 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe000c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe100c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe102a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe200c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe300c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe302a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe400c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe500c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe502a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe600c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe700c dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7026 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7027 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7028 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7029 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe702a dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20071 dat: 0x66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x305d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x306d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x314d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x315d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x316d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x317d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x318d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x319d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x4561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x8561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x9561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xa561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xb561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1002a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1002b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1007a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1007b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1006f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1017a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1017b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1016f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1027a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1027b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1026f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1037a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1037b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1036f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1047a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1047b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1046f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1057a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1057b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x105c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1056f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1067a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1067b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x106c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1066f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1077a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1077b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1076f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1087a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1087b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1086f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1000c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1000d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1001b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1015f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1107a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1107b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1117a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1117b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1127a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1127b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1137a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1137b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1147a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1147b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x114c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1146f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1157a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1157b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x115c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1156f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1167a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1167b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x116c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1166f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1177a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1177b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x117c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1176f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1187a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1187b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x118c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1186f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1101b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1115f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1202a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1202b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1207a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1207b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1206f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1217a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1217b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x121c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1216f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1227a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1227b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x122c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1226f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1237a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1237b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x123c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1236f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1247a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1247b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x124c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1246f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1257a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1257b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x125c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1256f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1267a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1267b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x126c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1266f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1277a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1277b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x127c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1276f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1287a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1287b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x128c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1286f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1200c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1200d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1201b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x12023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1215f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1302a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1302b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1307a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1307b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x130c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1317a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1317b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x131c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1327a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1327b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x132c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1326f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1337a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1337b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x133c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1336f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1347a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1347b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x134c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1346f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1357a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1357b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x135c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1356f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1367a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1367b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x136c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1366f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1377a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1377b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x137c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1376f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1387a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1387b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x138c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1386f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1301b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x13023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1315f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x60009 dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x7000d dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe00d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe10e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe0581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe1581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe20d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe30e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe2581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe3581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe40d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe50e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe4581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe5581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe60d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe70e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe6581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0xe7581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90807 dat: 0x9701
 [dwc_ddrphy_phyinit_regInterface] adr: 0x90808 dat: 0xb681
 [dwc_ddrphy_phyinit_regInterface] adr: 0x120071 dat: 0x66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1300d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1301d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1302d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1303d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1304d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1305d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1306d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1307d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1308d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1309d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1310d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1310d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1311d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1312d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1313d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1314d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1315d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1316d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1317d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1318d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1319d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x100561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x101561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x102561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x103561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x104561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x107561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x108561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x109561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10a561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x10b561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11002a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11002b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11007a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11007b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1100c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11006f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11017a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11017b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1101c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11016f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11027a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11027b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1102c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11026f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11037a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11037b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1103c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11036f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11047a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11047b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1104c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11046f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11057a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11057b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1105c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11056f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11067a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11067b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1106c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11066f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11077a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11077b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1107c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11076f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11087a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11087b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1108c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11086f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11000c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11000d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11001b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x110023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11015f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11102a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11102b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11107a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11107b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1110c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11106f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11117a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11117b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1111c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11116f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11127a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11127b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1112c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11126f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11137a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11137b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1113c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11136f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11147a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11147b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1114c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11146f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11157a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11157b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1115c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11156f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11167a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11167b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1116c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11166f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11177a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11177b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1117c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11176f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11187a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11187b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1118c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11186f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11100c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11100d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11101b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x111023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11115f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11202a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11202b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11207a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11207b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1120c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11206f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11217a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11217b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1121c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11216f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11227a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11227b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1122c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11226f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11237a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11237b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1123c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11236f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11247a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11247b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1124c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11246f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11257a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11257b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1125c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11256f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11267a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11267b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1126c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11266f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11277a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11277b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1127c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11276f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11287a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11287b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1128c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11286f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11200c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11200d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11201b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x112023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11215f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11302a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11302b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11307a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11307b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1130c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11306f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11317a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11317b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1131c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11316f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11327a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11327b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1132c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11326f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11337a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11337b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1133c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11336f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11347a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11347b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1134c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11346f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11357a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11357b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1135c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11356f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11367a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11367b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1136c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11366f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11377a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11377b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1137c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11376f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11387a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11387b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1138c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11386f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11300c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11300d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11301b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x113023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x11315f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x160009 dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x17000d dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e00d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e10e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e0581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e1581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e20d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e30e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e2581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e3581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e40d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e50e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e4581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e5581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e60d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e70e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e6581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x1e7581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190807 dat: 0x9701
 [dwc_ddrphy_phyinit_regInterface] adr: 0x190808 dat: 0xb681
 [dwc_ddrphy_phyinit_regInterface] adr: 0x220071 dat: 0x66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2300d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2300d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2301d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2302d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2303d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2304d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2305d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2306d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2307d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2308d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2309d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2310d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2310d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2311d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2312d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2313d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2314d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2315d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2316d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2317d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2318d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2319d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x200561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x201561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x202561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x203561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x204561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x207561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x208561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x209561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20a561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x20b561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21002a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21002b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21007a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21007b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2100c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21006f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21017a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21017b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2101c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21016f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21027a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21027b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2102c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21026f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21037a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21037b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2103c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21036f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21047a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21047b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2104c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21046f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21057a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21057b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2105c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21056f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21067a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21067b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2106c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21066f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21077a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21077b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2107c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21076f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21087a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21087b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2108c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21086f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21000c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21000d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21001b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x210023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21015f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21102a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21102b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21107a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21107b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2110c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21106f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21117a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21117b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2111c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21116f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21127a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21127b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2112c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21126f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21137a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21137b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2113c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21136f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21147a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21147b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2114c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21146f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21157a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21157b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2115c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21156f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21167a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21167b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2116c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21166f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21177a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21177b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2117c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21176f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21187a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21187b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2118c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21186f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21100c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21100d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21101b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x211023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21115f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21202a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21202b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21207a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21207b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2120c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21206f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21217a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21217b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2121c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21216f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21227a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21227b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2122c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21226f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21237a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21237b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2123c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21236f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21247a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21247b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2124c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21246f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21257a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21257b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2125c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21256f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21267a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21267b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2126c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21266f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21277a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21277b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2127c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21276f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21287a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21287b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2128c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21286f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21200c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21200d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21201b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x212023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21215f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21302a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21302b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21307a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21307b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2130c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21306f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21317a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21317b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2131c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21316f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21327a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21327b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2132c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21326f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21337a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21337b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2133c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21336f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21347a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21347b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2134c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21346f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21357a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21357b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2135c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21356f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21367a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21367b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2136c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21366f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21377a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21377b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2137c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21376f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21387a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21387b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2138c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21386f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21300c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21300d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21301b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x213023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x21315f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x260009 dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x27000d dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e00d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e10e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e0581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e1581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e20d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e30e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e2581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e3581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e40d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e50e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e4581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e5581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e60d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e70e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e6581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x2e7581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290807 dat: 0x9701
 [dwc_ddrphy_phyinit_regInterface] adr: 0x290808 dat: 0xb681
 [dwc_ddrphy_phyinit_regInterface] adr: 0x320071 dat: 0x66
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3300d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3300d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3301d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3302d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3303d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3304d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3305d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3306d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3307d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3308d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3309d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3310d9 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3310d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3311d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3312d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3313d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3314d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3315d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3316d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3317d8 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3318d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3319d8 dat: 0x40
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x300561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x301561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x302561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x303561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x304561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x307561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x308561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x309561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30a561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b660 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b661 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b560 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x30b561 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31002a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31002b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31007a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31007b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3100c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31006f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31017a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31017b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3101c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31016f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31027a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31027b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3102c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31026f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31037a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31037b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3103c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31036f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31047a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31047b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3104c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31046f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31057a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31057b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3105c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31056f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31067a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31067b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3106c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31066f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31077a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31077b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3107c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31076f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31087a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31087b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3108c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31086f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31000c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31000d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31001b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x310023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31015f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31102a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31102b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31107a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31107b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3110c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31106f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31117a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31117b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3111c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31116f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31127a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31127b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3112c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31126f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31137a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31137b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3113c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31136f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31147a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31147b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3114c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31146f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31157a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31157b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3115c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31156f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31167a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31167b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3116c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31166f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31177a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31177b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3117c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31176f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31187a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31187b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3118c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31186f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31100c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31100d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31101b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x311023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31115f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31202a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31202b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31207a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31207b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3120c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31206f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31217a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31217b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3121c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31216f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31227a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31227b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3122c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31226f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31237a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31237b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3123c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31236f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31247a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31247b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3124c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31246f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31257a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31257b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3125c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31256f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31267a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31267b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3126c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31266f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31277a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31277b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3127c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31276f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31287a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31287b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3128c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31286f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31200c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31200d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31201b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x312023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31215f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313000 dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132ad dat: 0x3
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132af dat: 0x4c
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132a2 dat: 0xa
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132a3 dat: 0x3e
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132a4 dat: 0x72
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313020 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313021 dat: 0x319
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313028 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313029 dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31302a dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31302b dat: 0x200
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313078 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313079 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31307a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31307b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313010 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313011 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313012 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313013 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3130c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313068 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313069 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31306f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313060 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313061 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313063 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313064 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313178 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313179 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31317a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31317b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313110 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313111 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313112 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313113 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3131c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313168 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313169 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31316f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313160 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313161 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313163 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313164 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313278 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313279 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31327a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31327b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313210 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313211 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313212 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313213 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3132c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313268 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313269 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31326f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313260 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313261 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313263 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313264 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313378 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313379 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31337a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31337b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313310 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313311 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313312 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313313 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3133c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313368 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313369 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31336f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313360 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313361 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313363 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313364 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313478 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313479 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31347a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31347b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313410 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313411 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313412 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313413 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3134c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313468 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313469 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31346f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313460 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313461 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313463 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313464 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313578 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313579 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31357a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31357b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313510 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313511 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313512 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313513 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3135c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313568 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313569 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31356f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313560 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313561 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313563 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313564 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313678 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313679 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31367a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31367b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313610 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313611 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313612 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313613 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3136c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313668 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313669 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31366f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313660 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313661 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313663 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313664 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313778 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313779 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31377a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31377b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313710 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313711 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313712 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313713 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3137c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313768 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313769 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31376f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313760 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313761 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313763 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313764 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313878 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313879 dat: 0x3b9
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31387a dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31387b dat: 0xed
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313810 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313811 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313812 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313813 dat: 0x12b
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3138c8 dat: 0xff
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313868 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313869 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386a dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386c dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386d dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386e dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31386f dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313860 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313861 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313863 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313864 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31300c dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31300d dat: 0xcc
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313014 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313015 dat: 0x198
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313019 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31301b dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313022 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x313023 dat: 0x1f
 [dwc_ddrphy_phyinit_regInterface] adr: 0x31315f dat: 0x62
 [dwc_ddrphy_phyinit_regInterface] adr: 0x360009 dat: 0x10
 [dwc_ddrphy_phyinit_regInterface] adr: 0x37000d dat: 0x6
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e00d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e10e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e0581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e1581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e20d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e30e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e2581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e3581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e40d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e50e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e4581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e5581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7070 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7071 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7072 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7073 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7074 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7075 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7076 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7078 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7079 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f2 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f3 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70f5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7200 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7201 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7202 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7203 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7204 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7205 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70a0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70b0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70c0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70d0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70e0 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70a1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70b1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70c1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70d1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70e1 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70a4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70b4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70c4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70d4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70e4 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70a5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70b5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70c5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e60d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70d5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e70e5 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7550 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7551 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7560 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7561 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7570 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7571 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7580 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e6581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x3e7581 dat: 0x366
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390807 dat: 0x9701
 [dwc_ddrphy_phyinit_regInterface] adr: 0x390808 dat: 0xb681
 [dwc_ddrphy_phyinit_regInterface] adr: 0x70077 dat: 0x0
 [dwc_ddrphy_phyinit_regInterface] Total number of LP3 IO Retention (S3) CSR reads = 10622 (includes ACSM/PIE SRAM CSRs)
 [dwc_ddrphy_phyinit_regInterface] Number of LP3 IO Retention (S3) ACSM SRAM reads = 2152
 [dwc_ddrphy_phyinit_regInterface] Number of LP3 IO Retention (S3) PIE SRAM reads  = 1446
 [dwc_ddrphy_phyinit_regInterface] Number of LP3 IO Retention (S3) PHY CSR reads   = 7024 (excludes ACSM/PIE SRAM CSRs)
[dwc_ddrphy_phyinit_userCustom_saveRetRegs] Programming MASTER.PubDbyteDisable to 0x0
dwc_ddrphy_apb_wr(32'h20007,32'h0);
[dwc_ddrphy_phyinit_programDfiMode] Skip DfiMode Programming: Keeping the reset value of 0x3
[dwc_ddrphy_phyinit_userCustom_saveRetRegs] Programming ZcalClkDiv to 0x0
dwc_ddrphy_apb_wr(32'hb0001,32'h0);
// Disabling Ucclk (PMU) and Hclk (training hardware)
dwc_ddrphy_apb_wr(32'hc0080,32'h4);
dwc_ddrphy_apb_wr(32'hd0000,32'h1);
[dwc_ddrphy_phyinit_MicroContMuxSel_write32] phyinit_io_write to csr MicroContMuxSel: 0xd0000, 0x1
 [dwc_ddrphy_phyinit_userCustom_saveRetRegs] End of dwc_ddrphy_phyinit_userCustom_saveRetRegs
 [dwc_ddrphy_phyinit_userCustom_J_enterMissionMode] Start of dwc_ddrphy_phyinit_userCustom_J_enterMissionMode()


##############################################################

(J) Initialize the PHY to Mission Mode through DFI Initialization

Initialize the PHY to mission mode as follows:

1. Set the PHY input clocks to the desired frequency.
2. Initialize the PHY to mission mode by performing DFI Initialization.
Please see the DFI specification for more information. See the DFI frequency bus encoding in section <XXX>.
Note: The PHY training firmware initializes the DRAM state. if skip
training is used, the DRAM state is not initialized.

##############################################################


dwc_ddrphy_phyinit_userCustom_J_enterMissionMode (phyctx);

 [dwc_ddrphy_phyinit_userCustom_J_enterMissionMode] End of dwc_ddrphy_phyinit_userCustom_J_enterMissionMode()
[dwc_ddrphy_phyinit_sequence] End of dwc_ddrphy_phyinit_sequence
