# basic-hdl-projects
Learning about git, github and hardware modelling using verilog with this one.
