#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* AIO_0 */
AIO_0__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
AIO_0__0__MASK EQU 0x80
AIO_0__0__PC EQU CYREG_PRT4_PC7
AIO_0__0__PORT EQU 4
AIO_0__0__SHIFT EQU 7
AIO_0__AG EQU CYREG_PRT4_AG
AIO_0__AMUX EQU CYREG_PRT4_AMUX
AIO_0__BIE EQU CYREG_PRT4_BIE
AIO_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_0__BYP EQU CYREG_PRT4_BYP
AIO_0__CTL EQU CYREG_PRT4_CTL
AIO_0__DM0 EQU CYREG_PRT4_DM0
AIO_0__DM1 EQU CYREG_PRT4_DM1
AIO_0__DM2 EQU CYREG_PRT4_DM2
AIO_0__DR EQU CYREG_PRT4_DR
AIO_0__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_0__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_0__MASK EQU 0x80
AIO_0__PORT EQU 4
AIO_0__PRT EQU CYREG_PRT4_PRT
AIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_0__PS EQU CYREG_PRT4_PS
AIO_0__SHIFT EQU 7
AIO_0__SLW EQU CYREG_PRT4_SLW

/* AIO_1 */
AIO_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
AIO_1__0__MASK EQU 0x40
AIO_1__0__PC EQU CYREG_PRT4_PC6
AIO_1__0__PORT EQU 4
AIO_1__0__SHIFT EQU 6
AIO_1__AG EQU CYREG_PRT4_AG
AIO_1__AMUX EQU CYREG_PRT4_AMUX
AIO_1__BIE EQU CYREG_PRT4_BIE
AIO_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_1__BYP EQU CYREG_PRT4_BYP
AIO_1__CTL EQU CYREG_PRT4_CTL
AIO_1__DM0 EQU CYREG_PRT4_DM0
AIO_1__DM1 EQU CYREG_PRT4_DM1
AIO_1__DM2 EQU CYREG_PRT4_DM2
AIO_1__DR EQU CYREG_PRT4_DR
AIO_1__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_1__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_1__MASK EQU 0x40
AIO_1__PORT EQU 4
AIO_1__PRT EQU CYREG_PRT4_PRT
AIO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_1__PS EQU CYREG_PRT4_PS
AIO_1__SHIFT EQU 6
AIO_1__SLW EQU CYREG_PRT4_SLW

/* AIO_2 */
AIO_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
AIO_2__0__MASK EQU 0x20
AIO_2__0__PC EQU CYREG_PRT4_PC5
AIO_2__0__PORT EQU 4
AIO_2__0__SHIFT EQU 5
AIO_2__AG EQU CYREG_PRT4_AG
AIO_2__AMUX EQU CYREG_PRT4_AMUX
AIO_2__BIE EQU CYREG_PRT4_BIE
AIO_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_2__BYP EQU CYREG_PRT4_BYP
AIO_2__CTL EQU CYREG_PRT4_CTL
AIO_2__DM0 EQU CYREG_PRT4_DM0
AIO_2__DM1 EQU CYREG_PRT4_DM1
AIO_2__DM2 EQU CYREG_PRT4_DM2
AIO_2__DR EQU CYREG_PRT4_DR
AIO_2__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_2__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_2__MASK EQU 0x20
AIO_2__PORT EQU 4
AIO_2__PRT EQU CYREG_PRT4_PRT
AIO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_2__PS EQU CYREG_PRT4_PS
AIO_2__SHIFT EQU 5
AIO_2__SLW EQU CYREG_PRT4_SLW

/* AIO_3 */
AIO_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
AIO_3__0__MASK EQU 0x10
AIO_3__0__PC EQU CYREG_PRT4_PC4
AIO_3__0__PORT EQU 4
AIO_3__0__SHIFT EQU 4
AIO_3__AG EQU CYREG_PRT4_AG
AIO_3__AMUX EQU CYREG_PRT4_AMUX
AIO_3__BIE EQU CYREG_PRT4_BIE
AIO_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_3__BYP EQU CYREG_PRT4_BYP
AIO_3__CTL EQU CYREG_PRT4_CTL
AIO_3__DM0 EQU CYREG_PRT4_DM0
AIO_3__DM1 EQU CYREG_PRT4_DM1
AIO_3__DM2 EQU CYREG_PRT4_DM2
AIO_3__DR EQU CYREG_PRT4_DR
AIO_3__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_3__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_3__MASK EQU 0x10
AIO_3__PORT EQU 4
AIO_3__PRT EQU CYREG_PRT4_PRT
AIO_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_3__PS EQU CYREG_PRT4_PS
AIO_3__SHIFT EQU 4
AIO_3__SLW EQU CYREG_PRT4_SLW

/* AIO_4 */
AIO_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
AIO_4__0__MASK EQU 0x08
AIO_4__0__PC EQU CYREG_PRT4_PC3
AIO_4__0__PORT EQU 4
AIO_4__0__SHIFT EQU 3
AIO_4__AG EQU CYREG_PRT4_AG
AIO_4__AMUX EQU CYREG_PRT4_AMUX
AIO_4__BIE EQU CYREG_PRT4_BIE
AIO_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_4__BYP EQU CYREG_PRT4_BYP
AIO_4__CTL EQU CYREG_PRT4_CTL
AIO_4__DM0 EQU CYREG_PRT4_DM0
AIO_4__DM1 EQU CYREG_PRT4_DM1
AIO_4__DM2 EQU CYREG_PRT4_DM2
AIO_4__DR EQU CYREG_PRT4_DR
AIO_4__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_4__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_4__MASK EQU 0x08
AIO_4__PORT EQU 4
AIO_4__PRT EQU CYREG_PRT4_PRT
AIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_4__PS EQU CYREG_PRT4_PS
AIO_4__SHIFT EQU 3
AIO_4__SLW EQU CYREG_PRT4_SLW

/* AIO_5 */
AIO_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
AIO_5__0__MASK EQU 0x04
AIO_5__0__PC EQU CYREG_PRT4_PC2
AIO_5__0__PORT EQU 4
AIO_5__0__SHIFT EQU 2
AIO_5__AG EQU CYREG_PRT4_AG
AIO_5__AMUX EQU CYREG_PRT4_AMUX
AIO_5__BIE EQU CYREG_PRT4_BIE
AIO_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_5__BYP EQU CYREG_PRT4_BYP
AIO_5__CTL EQU CYREG_PRT4_CTL
AIO_5__DM0 EQU CYREG_PRT4_DM0
AIO_5__DM1 EQU CYREG_PRT4_DM1
AIO_5__DM2 EQU CYREG_PRT4_DM2
AIO_5__DR EQU CYREG_PRT4_DR
AIO_5__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_5__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_5__MASK EQU 0x04
AIO_5__PORT EQU 4
AIO_5__PRT EQU CYREG_PRT4_PRT
AIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_5__PS EQU CYREG_PRT4_PS
AIO_5__SHIFT EQU 2
AIO_5__SLW EQU CYREG_PRT4_SLW

/* AIO_6 */
AIO_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
AIO_6__0__MASK EQU 0x80
AIO_6__0__PC EQU CYREG_PRT0_PC7
AIO_6__0__PORT EQU 0
AIO_6__0__SHIFT EQU 7
AIO_6__AG EQU CYREG_PRT0_AG
AIO_6__AMUX EQU CYREG_PRT0_AMUX
AIO_6__BIE EQU CYREG_PRT0_BIE
AIO_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_6__BYP EQU CYREG_PRT0_BYP
AIO_6__CTL EQU CYREG_PRT0_CTL
AIO_6__DM0 EQU CYREG_PRT0_DM0
AIO_6__DM1 EQU CYREG_PRT0_DM1
AIO_6__DM2 EQU CYREG_PRT0_DM2
AIO_6__DR EQU CYREG_PRT0_DR
AIO_6__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_6__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_6__MASK EQU 0x80
AIO_6__PORT EQU 0
AIO_6__PRT EQU CYREG_PRT0_PRT
AIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_6__PS EQU CYREG_PRT0_PS
AIO_6__SHIFT EQU 7
AIO_6__SLW EQU CYREG_PRT0_SLW

/* AIO_7 */
AIO_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
AIO_7__0__MASK EQU 0x40
AIO_7__0__PC EQU CYREG_PRT0_PC6
AIO_7__0__PORT EQU 0
AIO_7__0__SHIFT EQU 6
AIO_7__AG EQU CYREG_PRT0_AG
AIO_7__AMUX EQU CYREG_PRT0_AMUX
AIO_7__BIE EQU CYREG_PRT0_BIE
AIO_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_7__BYP EQU CYREG_PRT0_BYP
AIO_7__CTL EQU CYREG_PRT0_CTL
AIO_7__DM0 EQU CYREG_PRT0_DM0
AIO_7__DM1 EQU CYREG_PRT0_DM1
AIO_7__DM2 EQU CYREG_PRT0_DM2
AIO_7__DR EQU CYREG_PRT0_DR
AIO_7__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_7__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_7__MASK EQU 0x40
AIO_7__PORT EQU 0
AIO_7__PRT EQU CYREG_PRT0_PRT
AIO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_7__PS EQU CYREG_PRT0_PS
AIO_7__SHIFT EQU 6
AIO_7__SLW EQU CYREG_PRT0_SLW

/* AIO_8 */
AIO_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
AIO_8__0__MASK EQU 0x20
AIO_8__0__PC EQU CYREG_PRT0_PC5
AIO_8__0__PORT EQU 0
AIO_8__0__SHIFT EQU 5
AIO_8__AG EQU CYREG_PRT0_AG
AIO_8__AMUX EQU CYREG_PRT0_AMUX
AIO_8__BIE EQU CYREG_PRT0_BIE
AIO_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_8__BYP EQU CYREG_PRT0_BYP
AIO_8__CTL EQU CYREG_PRT0_CTL
AIO_8__DM0 EQU CYREG_PRT0_DM0
AIO_8__DM1 EQU CYREG_PRT0_DM1
AIO_8__DM2 EQU CYREG_PRT0_DM2
AIO_8__DR EQU CYREG_PRT0_DR
AIO_8__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_8__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_8__MASK EQU 0x20
AIO_8__PORT EQU 0
AIO_8__PRT EQU CYREG_PRT0_PRT
AIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_8__PS EQU CYREG_PRT0_PS
AIO_8__SHIFT EQU 5
AIO_8__SLW EQU CYREG_PRT0_SLW

/* AIO_9 */
AIO_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
AIO_9__0__MASK EQU 0x10
AIO_9__0__PC EQU CYREG_PRT0_PC4
AIO_9__0__PORT EQU 0
AIO_9__0__SHIFT EQU 4
AIO_9__AG EQU CYREG_PRT0_AG
AIO_9__AMUX EQU CYREG_PRT0_AMUX
AIO_9__BIE EQU CYREG_PRT0_BIE
AIO_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_9__BYP EQU CYREG_PRT0_BYP
AIO_9__CTL EQU CYREG_PRT0_CTL
AIO_9__DM0 EQU CYREG_PRT0_DM0
AIO_9__DM1 EQU CYREG_PRT0_DM1
AIO_9__DM2 EQU CYREG_PRT0_DM2
AIO_9__DR EQU CYREG_PRT0_DR
AIO_9__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_9__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_9__MASK EQU 0x10
AIO_9__PORT EQU 0
AIO_9__PRT EQU CYREG_PRT0_PRT
AIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_9__PS EQU CYREG_PRT0_PS
AIO_9__SHIFT EQU 4
AIO_9__SLW EQU CYREG_PRT0_SLW

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DIO_0 */
DIO_0__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
DIO_0__0__MASK EQU 0x80
DIO_0__0__PC EQU CYREG_PRT6_PC7
DIO_0__0__PORT EQU 6
DIO_0__0__SHIFT EQU 7
DIO_0__AG EQU CYREG_PRT6_AG
DIO_0__AMUX EQU CYREG_PRT6_AMUX
DIO_0__BIE EQU CYREG_PRT6_BIE
DIO_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_0__BYP EQU CYREG_PRT6_BYP
DIO_0__CTL EQU CYREG_PRT6_CTL
DIO_0__DM0 EQU CYREG_PRT6_DM0
DIO_0__DM1 EQU CYREG_PRT6_DM1
DIO_0__DM2 EQU CYREG_PRT6_DM2
DIO_0__DR EQU CYREG_PRT6_DR
DIO_0__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_0__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_0__MASK EQU 0x80
DIO_0__PORT EQU 6
DIO_0__PRT EQU CYREG_PRT6_PRT
DIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_0__PS EQU CYREG_PRT6_PS
DIO_0__SHIFT EQU 7
DIO_0__SLW EQU CYREG_PRT6_SLW

/* DIO_1 */
DIO_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
DIO_1__0__MASK EQU 0x40
DIO_1__0__PC EQU CYREG_PRT6_PC6
DIO_1__0__PORT EQU 6
DIO_1__0__SHIFT EQU 6
DIO_1__AG EQU CYREG_PRT6_AG
DIO_1__AMUX EQU CYREG_PRT6_AMUX
DIO_1__BIE EQU CYREG_PRT6_BIE
DIO_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_1__BYP EQU CYREG_PRT6_BYP
DIO_1__CTL EQU CYREG_PRT6_CTL
DIO_1__DM0 EQU CYREG_PRT6_DM0
DIO_1__DM1 EQU CYREG_PRT6_DM1
DIO_1__DM2 EQU CYREG_PRT6_DM2
DIO_1__DR EQU CYREG_PRT6_DR
DIO_1__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_1__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_1__MASK EQU 0x40
DIO_1__PORT EQU 6
DIO_1__PRT EQU CYREG_PRT6_PRT
DIO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_1__PS EQU CYREG_PRT6_PS
DIO_1__SHIFT EQU 6
DIO_1__SLW EQU CYREG_PRT6_SLW

/* DIO_2 */
DIO_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
DIO_2__0__MASK EQU 0x20
DIO_2__0__PC EQU CYREG_PRT6_PC5
DIO_2__0__PORT EQU 6
DIO_2__0__SHIFT EQU 5
DIO_2__AG EQU CYREG_PRT6_AG
DIO_2__AMUX EQU CYREG_PRT6_AMUX
DIO_2__BIE EQU CYREG_PRT6_BIE
DIO_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_2__BYP EQU CYREG_PRT6_BYP
DIO_2__CTL EQU CYREG_PRT6_CTL
DIO_2__DM0 EQU CYREG_PRT6_DM0
DIO_2__DM1 EQU CYREG_PRT6_DM1
DIO_2__DM2 EQU CYREG_PRT6_DM2
DIO_2__DR EQU CYREG_PRT6_DR
DIO_2__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_2__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_2__MASK EQU 0x20
DIO_2__PORT EQU 6
DIO_2__PRT EQU CYREG_PRT6_PRT
DIO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_2__PS EQU CYREG_PRT6_PS
DIO_2__SHIFT EQU 5
DIO_2__SLW EQU CYREG_PRT6_SLW

/* DIO_3 */
DIO_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
DIO_3__0__MASK EQU 0x10
DIO_3__0__PC EQU CYREG_PRT6_PC4
DIO_3__0__PORT EQU 6
DIO_3__0__SHIFT EQU 4
DIO_3__AG EQU CYREG_PRT6_AG
DIO_3__AMUX EQU CYREG_PRT6_AMUX
DIO_3__BIE EQU CYREG_PRT6_BIE
DIO_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_3__BYP EQU CYREG_PRT6_BYP
DIO_3__CTL EQU CYREG_PRT6_CTL
DIO_3__DM0 EQU CYREG_PRT6_DM0
DIO_3__DM1 EQU CYREG_PRT6_DM1
DIO_3__DM2 EQU CYREG_PRT6_DM2
DIO_3__DR EQU CYREG_PRT6_DR
DIO_3__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_3__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_3__MASK EQU 0x10
DIO_3__PORT EQU 6
DIO_3__PRT EQU CYREG_PRT6_PRT
DIO_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_3__PS EQU CYREG_PRT6_PS
DIO_3__SHIFT EQU 4
DIO_3__SLW EQU CYREG_PRT6_SLW

/* DIO_4 */
DIO_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
DIO_4__0__MASK EQU 0x80
DIO_4__0__PC EQU CYREG_PRT2_PC7
DIO_4__0__PORT EQU 2
DIO_4__0__SHIFT EQU 7
DIO_4__AG EQU CYREG_PRT2_AG
DIO_4__AMUX EQU CYREG_PRT2_AMUX
DIO_4__BIE EQU CYREG_PRT2_BIE
DIO_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_4__BYP EQU CYREG_PRT2_BYP
DIO_4__CTL EQU CYREG_PRT2_CTL
DIO_4__DM0 EQU CYREG_PRT2_DM0
DIO_4__DM1 EQU CYREG_PRT2_DM1
DIO_4__DM2 EQU CYREG_PRT2_DM2
DIO_4__DR EQU CYREG_PRT2_DR
DIO_4__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_4__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_4__MASK EQU 0x80
DIO_4__PORT EQU 2
DIO_4__PRT EQU CYREG_PRT2_PRT
DIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_4__PS EQU CYREG_PRT2_PS
DIO_4__SHIFT EQU 7
DIO_4__SLW EQU CYREG_PRT2_SLW

/* DIO_5 */
DIO_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
DIO_5__0__MASK EQU 0x40
DIO_5__0__PC EQU CYREG_PRT2_PC6
DIO_5__0__PORT EQU 2
DIO_5__0__SHIFT EQU 6
DIO_5__AG EQU CYREG_PRT2_AG
DIO_5__AMUX EQU CYREG_PRT2_AMUX
DIO_5__BIE EQU CYREG_PRT2_BIE
DIO_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_5__BYP EQU CYREG_PRT2_BYP
DIO_5__CTL EQU CYREG_PRT2_CTL
DIO_5__DM0 EQU CYREG_PRT2_DM0
DIO_5__DM1 EQU CYREG_PRT2_DM1
DIO_5__DM2 EQU CYREG_PRT2_DM2
DIO_5__DR EQU CYREG_PRT2_DR
DIO_5__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_5__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_5__MASK EQU 0x40
DIO_5__PORT EQU 2
DIO_5__PRT EQU CYREG_PRT2_PRT
DIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_5__PS EQU CYREG_PRT2_PS
DIO_5__SHIFT EQU 6
DIO_5__SLW EQU CYREG_PRT2_SLW

/* DIO_6 */
DIO_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DIO_6__0__MASK EQU 0x20
DIO_6__0__PC EQU CYREG_PRT2_PC5
DIO_6__0__PORT EQU 2
DIO_6__0__SHIFT EQU 5
DIO_6__AG EQU CYREG_PRT2_AG
DIO_6__AMUX EQU CYREG_PRT2_AMUX
DIO_6__BIE EQU CYREG_PRT2_BIE
DIO_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_6__BYP EQU CYREG_PRT2_BYP
DIO_6__CTL EQU CYREG_PRT2_CTL
DIO_6__DM0 EQU CYREG_PRT2_DM0
DIO_6__DM1 EQU CYREG_PRT2_DM1
DIO_6__DM2 EQU CYREG_PRT2_DM2
DIO_6__DR EQU CYREG_PRT2_DR
DIO_6__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_6__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_6__MASK EQU 0x20
DIO_6__PORT EQU 2
DIO_6__PRT EQU CYREG_PRT2_PRT
DIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_6__PS EQU CYREG_PRT2_PS
DIO_6__SHIFT EQU 5
DIO_6__SLW EQU CYREG_PRT2_SLW

/* DIO_7 */
DIO_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
DIO_7__0__MASK EQU 0x10
DIO_7__0__PC EQU CYREG_PRT2_PC4
DIO_7__0__PORT EQU 2
DIO_7__0__SHIFT EQU 4
DIO_7__AG EQU CYREG_PRT2_AG
DIO_7__AMUX EQU CYREG_PRT2_AMUX
DIO_7__BIE EQU CYREG_PRT2_BIE
DIO_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_7__BYP EQU CYREG_PRT2_BYP
DIO_7__CTL EQU CYREG_PRT2_CTL
DIO_7__DM0 EQU CYREG_PRT2_DM0
DIO_7__DM1 EQU CYREG_PRT2_DM1
DIO_7__DM2 EQU CYREG_PRT2_DM2
DIO_7__DR EQU CYREG_PRT2_DR
DIO_7__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_7__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_7__MASK EQU 0x10
DIO_7__PORT EQU 2
DIO_7__PRT EQU CYREG_PRT2_PRT
DIO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_7__PS EQU CYREG_PRT2_PS
DIO_7__SHIFT EQU 4
DIO_7__SLW EQU CYREG_PRT2_SLW

/* DIO_8 */
DIO_8__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
DIO_8__0__MASK EQU 0x08
DIO_8__0__PC EQU CYREG_PRT2_PC3
DIO_8__0__PORT EQU 2
DIO_8__0__SHIFT EQU 3
DIO_8__AG EQU CYREG_PRT2_AG
DIO_8__AMUX EQU CYREG_PRT2_AMUX
DIO_8__BIE EQU CYREG_PRT2_BIE
DIO_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_8__BYP EQU CYREG_PRT2_BYP
DIO_8__CTL EQU CYREG_PRT2_CTL
DIO_8__DM0 EQU CYREG_PRT2_DM0
DIO_8__DM1 EQU CYREG_PRT2_DM1
DIO_8__DM2 EQU CYREG_PRT2_DM2
DIO_8__DR EQU CYREG_PRT2_DR
DIO_8__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_8__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_8__MASK EQU 0x08
DIO_8__PORT EQU 2
DIO_8__PRT EQU CYREG_PRT2_PRT
DIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_8__PS EQU CYREG_PRT2_PS
DIO_8__SHIFT EQU 3
DIO_8__SLW EQU CYREG_PRT2_SLW

/* DIO_9 */
DIO_9__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
DIO_9__0__MASK EQU 0x04
DIO_9__0__PC EQU CYREG_PRT2_PC2
DIO_9__0__PORT EQU 2
DIO_9__0__SHIFT EQU 2
DIO_9__AG EQU CYREG_PRT2_AG
DIO_9__AMUX EQU CYREG_PRT2_AMUX
DIO_9__BIE EQU CYREG_PRT2_BIE
DIO_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_9__BYP EQU CYREG_PRT2_BYP
DIO_9__CTL EQU CYREG_PRT2_CTL
DIO_9__DM0 EQU CYREG_PRT2_DM0
DIO_9__DM1 EQU CYREG_PRT2_DM1
DIO_9__DM2 EQU CYREG_PRT2_DM2
DIO_9__DR EQU CYREG_PRT2_DR
DIO_9__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_9__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_9__MASK EQU 0x04
DIO_9__PORT EQU 2
DIO_9__PRT EQU CYREG_PRT2_PRT
DIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_9__PS EQU CYREG_PRT2_PS
DIO_9__SHIFT EQU 2
DIO_9__SLW EQU CYREG_PRT2_SLW

/* KEY_1 */
KEY_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
KEY_1__0__MASK EQU 0x01
KEY_1__0__PC EQU CYREG_PRT6_PC0
KEY_1__0__PORT EQU 6
KEY_1__0__SHIFT EQU 0
KEY_1__AG EQU CYREG_PRT6_AG
KEY_1__AMUX EQU CYREG_PRT6_AMUX
KEY_1__BIE EQU CYREG_PRT6_BIE
KEY_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_1__BYP EQU CYREG_PRT6_BYP
KEY_1__CTL EQU CYREG_PRT6_CTL
KEY_1__DM0 EQU CYREG_PRT6_DM0
KEY_1__DM1 EQU CYREG_PRT6_DM1
KEY_1__DM2 EQU CYREG_PRT6_DM2
KEY_1__DR EQU CYREG_PRT6_DR
KEY_1__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_1__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_1__MASK EQU 0x01
KEY_1__PORT EQU 6
KEY_1__PRT EQU CYREG_PRT6_PRT
KEY_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_1__PS EQU CYREG_PRT6_PS
KEY_1__SHIFT EQU 0
KEY_1__SLW EQU CYREG_PRT6_SLW

/* KEY_2 */
KEY_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
KEY_2__0__MASK EQU 0x02
KEY_2__0__PC EQU CYREG_PRT6_PC1
KEY_2__0__PORT EQU 6
KEY_2__0__SHIFT EQU 1
KEY_2__AG EQU CYREG_PRT6_AG
KEY_2__AMUX EQU CYREG_PRT6_AMUX
KEY_2__BIE EQU CYREG_PRT6_BIE
KEY_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_2__BYP EQU CYREG_PRT6_BYP
KEY_2__CTL EQU CYREG_PRT6_CTL
KEY_2__DM0 EQU CYREG_PRT6_DM0
KEY_2__DM1 EQU CYREG_PRT6_DM1
KEY_2__DM2 EQU CYREG_PRT6_DM2
KEY_2__DR EQU CYREG_PRT6_DR
KEY_2__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_2__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_2__MASK EQU 0x02
KEY_2__PORT EQU 6
KEY_2__PRT EQU CYREG_PRT6_PRT
KEY_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_2__PS EQU CYREG_PRT6_PS
KEY_2__SHIFT EQU 1
KEY_2__SLW EQU CYREG_PRT6_SLW

/* LED_B */
LED_B__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LED_B__0__MASK EQU 0x20
LED_B__0__PC EQU CYREG_PRT5_PC5
LED_B__0__PORT EQU 5
LED_B__0__SHIFT EQU 5
LED_B__AG EQU CYREG_PRT5_AG
LED_B__AMUX EQU CYREG_PRT5_AMUX
LED_B__BIE EQU CYREG_PRT5_BIE
LED_B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_B__BYP EQU CYREG_PRT5_BYP
LED_B__CTL EQU CYREG_PRT5_CTL
LED_B__DM0 EQU CYREG_PRT5_DM0
LED_B__DM1 EQU CYREG_PRT5_DM1
LED_B__DM2 EQU CYREG_PRT5_DM2
LED_B__DR EQU CYREG_PRT5_DR
LED_B__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_B__MASK EQU 0x20
LED_B__PORT EQU 5
LED_B__PRT EQU CYREG_PRT5_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_B__PS EQU CYREG_PRT5_PS
LED_B__SHIFT EQU 5
LED_B__SLW EQU CYREG_PRT5_SLW

/* LED_G */
LED_G__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
LED_G__0__MASK EQU 0x80
LED_G__0__PC EQU CYREG_PRT5_PC7
LED_G__0__PORT EQU 5
LED_G__0__SHIFT EQU 7
LED_G__AG EQU CYREG_PRT5_AG
LED_G__AMUX EQU CYREG_PRT5_AMUX
LED_G__BIE EQU CYREG_PRT5_BIE
LED_G__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_G__BYP EQU CYREG_PRT5_BYP
LED_G__CTL EQU CYREG_PRT5_CTL
LED_G__DM0 EQU CYREG_PRT5_DM0
LED_G__DM1 EQU CYREG_PRT5_DM1
LED_G__DM2 EQU CYREG_PRT5_DM2
LED_G__DR EQU CYREG_PRT5_DR
LED_G__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_G__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_G__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_G__MASK EQU 0x80
LED_G__PORT EQU 5
LED_G__PRT EQU CYREG_PRT5_PRT
LED_G__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_G__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_G__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_G__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_G__PS EQU CYREG_PRT5_PS
LED_G__SHIFT EQU 7
LED_G__SLW EQU CYREG_PRT5_SLW

/* LED_R */
LED_R__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
LED_R__0__MASK EQU 0x40
LED_R__0__PC EQU CYREG_PRT5_PC6
LED_R__0__PORT EQU 5
LED_R__0__SHIFT EQU 6
LED_R__AG EQU CYREG_PRT5_AG
LED_R__AMUX EQU CYREG_PRT5_AMUX
LED_R__BIE EQU CYREG_PRT5_BIE
LED_R__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_R__BYP EQU CYREG_PRT5_BYP
LED_R__CTL EQU CYREG_PRT5_CTL
LED_R__DM0 EQU CYREG_PRT5_DM0
LED_R__DM1 EQU CYREG_PRT5_DM1
LED_R__DM2 EQU CYREG_PRT5_DM2
LED_R__DR EQU CYREG_PRT5_DR
LED_R__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_R__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_R__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_R__MASK EQU 0x40
LED_R__PORT EQU 5
LED_R__PRT EQU CYREG_PRT5_PRT
LED_R__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_R__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_R__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_R__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_R__PS EQU CYREG_PRT5_PS
LED_R__SHIFT EQU 6
LED_R__SLW EQU CYREG_PRT5_SLW

/* LIO_0 */
LIO_0__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
LIO_0__0__MASK EQU 0x08
LIO_0__0__PC EQU CYREG_IO_PC_PRT15_PC3
LIO_0__0__PORT EQU 15
LIO_0__0__SHIFT EQU 3
LIO_0__AG EQU CYREG_PRT15_AG
LIO_0__AMUX EQU CYREG_PRT15_AMUX
LIO_0__BIE EQU CYREG_PRT15_BIE
LIO_0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_0__BYP EQU CYREG_PRT15_BYP
LIO_0__CTL EQU CYREG_PRT15_CTL
LIO_0__DM0 EQU CYREG_PRT15_DM0
LIO_0__DM1 EQU CYREG_PRT15_DM1
LIO_0__DM2 EQU CYREG_PRT15_DM2
LIO_0__DR EQU CYREG_PRT15_DR
LIO_0__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_0__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_0__MASK EQU 0x08
LIO_0__PORT EQU 15
LIO_0__PRT EQU CYREG_PRT15_PRT
LIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_0__PS EQU CYREG_PRT15_PS
LIO_0__SHIFT EQU 3
LIO_0__SLW EQU CYREG_PRT15_SLW

/* LIO_1 */
LIO_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
LIO_1__0__MASK EQU 0x04
LIO_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
LIO_1__0__PORT EQU 15
LIO_1__0__SHIFT EQU 2
LIO_1__AG EQU CYREG_PRT15_AG
LIO_1__AMUX EQU CYREG_PRT15_AMUX
LIO_1__BIE EQU CYREG_PRT15_BIE
LIO_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_1__BYP EQU CYREG_PRT15_BYP
LIO_1__CTL EQU CYREG_PRT15_CTL
LIO_1__DM0 EQU CYREG_PRT15_DM0
LIO_1__DM1 EQU CYREG_PRT15_DM1
LIO_1__DM2 EQU CYREG_PRT15_DM2
LIO_1__DR EQU CYREG_PRT15_DR
LIO_1__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_1__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_1__MASK EQU 0x04
LIO_1__PORT EQU 15
LIO_1__PRT EQU CYREG_PRT15_PRT
LIO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_1__PS EQU CYREG_PRT15_PS
LIO_1__SHIFT EQU 2
LIO_1__SLW EQU CYREG_PRT15_SLW

/* LIO_2 */
LIO_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LIO_2__0__MASK EQU 0x02
LIO_2__0__PC EQU CYREG_PRT12_PC1
LIO_2__0__PORT EQU 12
LIO_2__0__SHIFT EQU 1
LIO_2__AG EQU CYREG_PRT12_AG
LIO_2__BIE EQU CYREG_PRT12_BIE
LIO_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIO_2__BYP EQU CYREG_PRT12_BYP
LIO_2__DM0 EQU CYREG_PRT12_DM0
LIO_2__DM1 EQU CYREG_PRT12_DM1
LIO_2__DM2 EQU CYREG_PRT12_DM2
LIO_2__DR EQU CYREG_PRT12_DR
LIO_2__INP_DIS EQU CYREG_PRT12_INP_DIS
LIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LIO_2__MASK EQU 0x02
LIO_2__PORT EQU 12
LIO_2__PRT EQU CYREG_PRT12_PRT
LIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIO_2__PS EQU CYREG_PRT12_PS
LIO_2__SHIFT EQU 1
LIO_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIO_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIO_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIO_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIO_2__SLW EQU CYREG_PRT12_SLW

/* LIO_3 */
LIO_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LIO_3__0__MASK EQU 0x01
LIO_3__0__PC EQU CYREG_PRT12_PC0
LIO_3__0__PORT EQU 12
LIO_3__0__SHIFT EQU 0
LIO_3__AG EQU CYREG_PRT12_AG
LIO_3__BIE EQU CYREG_PRT12_BIE
LIO_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIO_3__BYP EQU CYREG_PRT12_BYP
LIO_3__DM0 EQU CYREG_PRT12_DM0
LIO_3__DM1 EQU CYREG_PRT12_DM1
LIO_3__DM2 EQU CYREG_PRT12_DM2
LIO_3__DR EQU CYREG_PRT12_DR
LIO_3__INP_DIS EQU CYREG_PRT12_INP_DIS
LIO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LIO_3__MASK EQU 0x01
LIO_3__PORT EQU 12
LIO_3__PRT EQU CYREG_PRT12_PRT
LIO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIO_3__PS EQU CYREG_PRT12_PS
LIO_3__SHIFT EQU 0
LIO_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIO_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIO_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIO_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIO_3__SLW EQU CYREG_PRT12_SLW

/* LIO_4 */
LIO_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LIO_4__0__MASK EQU 0x80
LIO_4__0__PC EQU CYREG_PRT3_PC7
LIO_4__0__PORT EQU 3
LIO_4__0__SHIFT EQU 7
LIO_4__AG EQU CYREG_PRT3_AG
LIO_4__AMUX EQU CYREG_PRT3_AMUX
LIO_4__BIE EQU CYREG_PRT3_BIE
LIO_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_4__BYP EQU CYREG_PRT3_BYP
LIO_4__CTL EQU CYREG_PRT3_CTL
LIO_4__DM0 EQU CYREG_PRT3_DM0
LIO_4__DM1 EQU CYREG_PRT3_DM1
LIO_4__DM2 EQU CYREG_PRT3_DM2
LIO_4__DR EQU CYREG_PRT3_DR
LIO_4__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_4__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_4__MASK EQU 0x80
LIO_4__PORT EQU 3
LIO_4__PRT EQU CYREG_PRT3_PRT
LIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_4__PS EQU CYREG_PRT3_PS
LIO_4__SHIFT EQU 7
LIO_4__SLW EQU CYREG_PRT3_SLW

/* LIO_5 */
LIO_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LIO_5__0__MASK EQU 0x40
LIO_5__0__PC EQU CYREG_PRT3_PC6
LIO_5__0__PORT EQU 3
LIO_5__0__SHIFT EQU 6
LIO_5__AG EQU CYREG_PRT3_AG
LIO_5__AMUX EQU CYREG_PRT3_AMUX
LIO_5__BIE EQU CYREG_PRT3_BIE
LIO_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_5__BYP EQU CYREG_PRT3_BYP
LIO_5__CTL EQU CYREG_PRT3_CTL
LIO_5__DM0 EQU CYREG_PRT3_DM0
LIO_5__DM1 EQU CYREG_PRT3_DM1
LIO_5__DM2 EQU CYREG_PRT3_DM2
LIO_5__DR EQU CYREG_PRT3_DR
LIO_5__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_5__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_5__MASK EQU 0x40
LIO_5__PORT EQU 3
LIO_5__PRT EQU CYREG_PRT3_PRT
LIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_5__PS EQU CYREG_PRT3_PS
LIO_5__SHIFT EQU 6
LIO_5__SLW EQU CYREG_PRT3_SLW

/* LIO_6 */
LIO_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
LIO_6__0__MASK EQU 0x20
LIO_6__0__PC EQU CYREG_PRT3_PC5
LIO_6__0__PORT EQU 3
LIO_6__0__SHIFT EQU 5
LIO_6__AG EQU CYREG_PRT3_AG
LIO_6__AMUX EQU CYREG_PRT3_AMUX
LIO_6__BIE EQU CYREG_PRT3_BIE
LIO_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_6__BYP EQU CYREG_PRT3_BYP
LIO_6__CTL EQU CYREG_PRT3_CTL
LIO_6__DM0 EQU CYREG_PRT3_DM0
LIO_6__DM1 EQU CYREG_PRT3_DM1
LIO_6__DM2 EQU CYREG_PRT3_DM2
LIO_6__DR EQU CYREG_PRT3_DR
LIO_6__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_6__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_6__MASK EQU 0x20
LIO_6__PORT EQU 3
LIO_6__PRT EQU CYREG_PRT3_PRT
LIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_6__PS EQU CYREG_PRT3_PS
LIO_6__SHIFT EQU 5
LIO_6__SLW EQU CYREG_PRT3_SLW

/* LIO_7 */
LIO_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
LIO_7__0__MASK EQU 0x10
LIO_7__0__PC EQU CYREG_PRT3_PC4
LIO_7__0__PORT EQU 3
LIO_7__0__SHIFT EQU 4
LIO_7__AG EQU CYREG_PRT3_AG
LIO_7__AMUX EQU CYREG_PRT3_AMUX
LIO_7__BIE EQU CYREG_PRT3_BIE
LIO_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_7__BYP EQU CYREG_PRT3_BYP
LIO_7__CTL EQU CYREG_PRT3_CTL
LIO_7__DM0 EQU CYREG_PRT3_DM0
LIO_7__DM1 EQU CYREG_PRT3_DM1
LIO_7__DM2 EQU CYREG_PRT3_DM2
LIO_7__DR EQU CYREG_PRT3_DR
LIO_7__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_7__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_7__MASK EQU 0x10
LIO_7__PORT EQU 3
LIO_7__PRT EQU CYREG_PRT3_PRT
LIO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_7__PS EQU CYREG_PRT3_PS
LIO_7__SHIFT EQU 4
LIO_7__SLW EQU CYREG_PRT3_SLW

/* LIO_8 */
LIO_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
LIO_8__0__MASK EQU 0x08
LIO_8__0__PC EQU CYREG_PRT3_PC3
LIO_8__0__PORT EQU 3
LIO_8__0__SHIFT EQU 3
LIO_8__AG EQU CYREG_PRT3_AG
LIO_8__AMUX EQU CYREG_PRT3_AMUX
LIO_8__BIE EQU CYREG_PRT3_BIE
LIO_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_8__BYP EQU CYREG_PRT3_BYP
LIO_8__CTL EQU CYREG_PRT3_CTL
LIO_8__DM0 EQU CYREG_PRT3_DM0
LIO_8__DM1 EQU CYREG_PRT3_DM1
LIO_8__DM2 EQU CYREG_PRT3_DM2
LIO_8__DR EQU CYREG_PRT3_DR
LIO_8__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_8__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_8__MASK EQU 0x08
LIO_8__PORT EQU 3
LIO_8__PRT EQU CYREG_PRT3_PRT
LIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_8__PS EQU CYREG_PRT3_PS
LIO_8__SHIFT EQU 3
LIO_8__SLW EQU CYREG_PRT3_SLW

/* LIO_9 */
LIO_9__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
LIO_9__0__MASK EQU 0x04
LIO_9__0__PC EQU CYREG_PRT3_PC2
LIO_9__0__PORT EQU 3
LIO_9__0__SHIFT EQU 2
LIO_9__AG EQU CYREG_PRT3_AG
LIO_9__AMUX EQU CYREG_PRT3_AMUX
LIO_9__BIE EQU CYREG_PRT3_BIE
LIO_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_9__BYP EQU CYREG_PRT3_BYP
LIO_9__CTL EQU CYREG_PRT3_CTL
LIO_9__DM0 EQU CYREG_PRT3_DM0
LIO_9__DM1 EQU CYREG_PRT3_DM1
LIO_9__DM2 EQU CYREG_PRT3_DM2
LIO_9__DR EQU CYREG_PRT3_DR
LIO_9__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_9__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_9__MASK EQU 0x04
LIO_9__PORT EQU 3
LIO_9__PRT EQU CYREG_PRT3_PRT
LIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_9__PS EQU CYREG_PRT3_PS
LIO_9__SHIFT EQU 2
LIO_9__SLW EQU CYREG_PRT3_SLW

/* AIO_10 */
AIO_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
AIO_10__0__MASK EQU 0x08
AIO_10__0__PC EQU CYREG_PRT0_PC3
AIO_10__0__PORT EQU 0
AIO_10__0__SHIFT EQU 3
AIO_10__AG EQU CYREG_PRT0_AG
AIO_10__AMUX EQU CYREG_PRT0_AMUX
AIO_10__BIE EQU CYREG_PRT0_BIE
AIO_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_10__BYP EQU CYREG_PRT0_BYP
AIO_10__CTL EQU CYREG_PRT0_CTL
AIO_10__DM0 EQU CYREG_PRT0_DM0
AIO_10__DM1 EQU CYREG_PRT0_DM1
AIO_10__DM2 EQU CYREG_PRT0_DM2
AIO_10__DR EQU CYREG_PRT0_DR
AIO_10__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_10__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_10__MASK EQU 0x08
AIO_10__PORT EQU 0
AIO_10__PRT EQU CYREG_PRT0_PRT
AIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_10__PS EQU CYREG_PRT0_PS
AIO_10__SHIFT EQU 3
AIO_10__SLW EQU CYREG_PRT0_SLW

/* AIO_11 */
AIO_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
AIO_11__0__MASK EQU 0x04
AIO_11__0__PC EQU CYREG_PRT0_PC2
AIO_11__0__PORT EQU 0
AIO_11__0__SHIFT EQU 2
AIO_11__AG EQU CYREG_PRT0_AG
AIO_11__AMUX EQU CYREG_PRT0_AMUX
AIO_11__BIE EQU CYREG_PRT0_BIE
AIO_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_11__BYP EQU CYREG_PRT0_BYP
AIO_11__CTL EQU CYREG_PRT0_CTL
AIO_11__DM0 EQU CYREG_PRT0_DM0
AIO_11__DM1 EQU CYREG_PRT0_DM1
AIO_11__DM2 EQU CYREG_PRT0_DM2
AIO_11__DR EQU CYREG_PRT0_DR
AIO_11__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_11__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_11__MASK EQU 0x04
AIO_11__PORT EQU 0
AIO_11__PRT EQU CYREG_PRT0_PRT
AIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_11__PS EQU CYREG_PRT0_PS
AIO_11__SHIFT EQU 2
AIO_11__SLW EQU CYREG_PRT0_SLW

/* AIO_12 */
AIO_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
AIO_12__0__MASK EQU 0x02
AIO_12__0__PC EQU CYREG_PRT0_PC1
AIO_12__0__PORT EQU 0
AIO_12__0__SHIFT EQU 1
AIO_12__AG EQU CYREG_PRT0_AG
AIO_12__AMUX EQU CYREG_PRT0_AMUX
AIO_12__BIE EQU CYREG_PRT0_BIE
AIO_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_12__BYP EQU CYREG_PRT0_BYP
AIO_12__CTL EQU CYREG_PRT0_CTL
AIO_12__DM0 EQU CYREG_PRT0_DM0
AIO_12__DM1 EQU CYREG_PRT0_DM1
AIO_12__DM2 EQU CYREG_PRT0_DM2
AIO_12__DR EQU CYREG_PRT0_DR
AIO_12__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_12__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_12__MASK EQU 0x02
AIO_12__PORT EQU 0
AIO_12__PRT EQU CYREG_PRT0_PRT
AIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_12__PS EQU CYREG_PRT0_PS
AIO_12__SHIFT EQU 1
AIO_12__SLW EQU CYREG_PRT0_SLW

/* AIO_13 */
AIO_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
AIO_13__0__MASK EQU 0x01
AIO_13__0__PC EQU CYREG_PRT0_PC0
AIO_13__0__PORT EQU 0
AIO_13__0__SHIFT EQU 0
AIO_13__AG EQU CYREG_PRT0_AG
AIO_13__AMUX EQU CYREG_PRT0_AMUX
AIO_13__BIE EQU CYREG_PRT0_BIE
AIO_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_13__BYP EQU CYREG_PRT0_BYP
AIO_13__CTL EQU CYREG_PRT0_CTL
AIO_13__DM0 EQU CYREG_PRT0_DM0
AIO_13__DM1 EQU CYREG_PRT0_DM1
AIO_13__DM2 EQU CYREG_PRT0_DM2
AIO_13__DR EQU CYREG_PRT0_DR
AIO_13__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_13__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_13__MASK EQU 0x01
AIO_13__PORT EQU 0
AIO_13__PRT EQU CYREG_PRT0_PRT
AIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_13__PS EQU CYREG_PRT0_PS
AIO_13__SHIFT EQU 0
AIO_13__SLW EQU CYREG_PRT0_SLW

/* AIO_14 */
AIO_14__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
AIO_14__0__MASK EQU 0x01
AIO_14__0__PC EQU CYREG_PRT4_PC0
AIO_14__0__PORT EQU 4
AIO_14__0__SHIFT EQU 0
AIO_14__AG EQU CYREG_PRT4_AG
AIO_14__AMUX EQU CYREG_PRT4_AMUX
AIO_14__BIE EQU CYREG_PRT4_BIE
AIO_14__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_14__BYP EQU CYREG_PRT4_BYP
AIO_14__CTL EQU CYREG_PRT4_CTL
AIO_14__DM0 EQU CYREG_PRT4_DM0
AIO_14__DM1 EQU CYREG_PRT4_DM1
AIO_14__DM2 EQU CYREG_PRT4_DM2
AIO_14__DR EQU CYREG_PRT4_DR
AIO_14__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_14__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_14__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_14__MASK EQU 0x01
AIO_14__PORT EQU 4
AIO_14__PRT EQU CYREG_PRT4_PRT
AIO_14__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_14__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_14__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_14__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_14__PS EQU CYREG_PRT4_PS
AIO_14__SHIFT EQU 0
AIO_14__SLW EQU CYREG_PRT4_SLW

/* AIO_15 */
AIO_15__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
AIO_15__0__MASK EQU 0x02
AIO_15__0__PC EQU CYREG_PRT4_PC1
AIO_15__0__PORT EQU 4
AIO_15__0__SHIFT EQU 1
AIO_15__AG EQU CYREG_PRT4_AG
AIO_15__AMUX EQU CYREG_PRT4_AMUX
AIO_15__BIE EQU CYREG_PRT4_BIE
AIO_15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_15__BYP EQU CYREG_PRT4_BYP
AIO_15__CTL EQU CYREG_PRT4_CTL
AIO_15__DM0 EQU CYREG_PRT4_DM0
AIO_15__DM1 EQU CYREG_PRT4_DM1
AIO_15__DM2 EQU CYREG_PRT4_DM2
AIO_15__DR EQU CYREG_PRT4_DR
AIO_15__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_15__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_15__MASK EQU 0x02
AIO_15__PORT EQU 4
AIO_15__PRT EQU CYREG_PRT4_PRT
AIO_15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_15__PS EQU CYREG_PRT4_PS
AIO_15__SHIFT EQU 1
AIO_15__SLW EQU CYREG_PRT4_SLW

/* BUZZER */
BUZZER__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
BUZZER__0__MASK EQU 0x10
BUZZER__0__PC EQU CYREG_PRT5_PC4
BUZZER__0__PORT EQU 5
BUZZER__0__SHIFT EQU 4
BUZZER__AG EQU CYREG_PRT5_AG
BUZZER__AMUX EQU CYREG_PRT5_AMUX
BUZZER__BIE EQU CYREG_PRT5_BIE
BUZZER__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BUZZER__BYP EQU CYREG_PRT5_BYP
BUZZER__CTL EQU CYREG_PRT5_CTL
BUZZER__DM0 EQU CYREG_PRT5_DM0
BUZZER__DM1 EQU CYREG_PRT5_DM1
BUZZER__DM2 EQU CYREG_PRT5_DM2
BUZZER__DR EQU CYREG_PRT5_DR
BUZZER__INP_DIS EQU CYREG_PRT5_INP_DIS
BUZZER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
BUZZER__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BUZZER__LCD_EN EQU CYREG_PRT5_LCD_EN
BUZZER__MASK EQU 0x10
BUZZER__PORT EQU 5
BUZZER__PRT EQU CYREG_PRT5_PRT
BUZZER__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BUZZER__PS EQU CYREG_PRT5_PS
BUZZER__SHIFT EQU 4
BUZZER__SLW EQU CYREG_PRT5_SLW

/* CAN_RX */
CAN_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
CAN_RX__0__MASK EQU 0x40
CAN_RX__0__PC EQU CYREG_PRT12_PC6
CAN_RX__0__PORT EQU 12
CAN_RX__0__SHIFT EQU 6
CAN_RX__AG EQU CYREG_PRT12_AG
CAN_RX__BIE EQU CYREG_PRT12_BIE
CAN_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CAN_RX__BYP EQU CYREG_PRT12_BYP
CAN_RX__DM0 EQU CYREG_PRT12_DM0
CAN_RX__DM1 EQU CYREG_PRT12_DM1
CAN_RX__DM2 EQU CYREG_PRT12_DM2
CAN_RX__DR EQU CYREG_PRT12_DR
CAN_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
CAN_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CAN_RX__MASK EQU 0x40
CAN_RX__PORT EQU 12
CAN_RX__PRT EQU CYREG_PRT12_PRT
CAN_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CAN_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CAN_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CAN_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CAN_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CAN_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CAN_RX__PS EQU CYREG_PRT12_PS
CAN_RX__SHIFT EQU 6
CAN_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CAN_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CAN_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CAN_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CAN_RX__SLW EQU CYREG_PRT12_SLW

/* CAN_TX */
CAN_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
CAN_TX__0__MASK EQU 0x80
CAN_TX__0__PC EQU CYREG_PRT12_PC7
CAN_TX__0__PORT EQU 12
CAN_TX__0__SHIFT EQU 7
CAN_TX__AG EQU CYREG_PRT12_AG
CAN_TX__BIE EQU CYREG_PRT12_BIE
CAN_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CAN_TX__BYP EQU CYREG_PRT12_BYP
CAN_TX__DM0 EQU CYREG_PRT12_DM0
CAN_TX__DM1 EQU CYREG_PRT12_DM1
CAN_TX__DM2 EQU CYREG_PRT12_DM2
CAN_TX__DR EQU CYREG_PRT12_DR
CAN_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
CAN_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CAN_TX__MASK EQU 0x80
CAN_TX__PORT EQU 12
CAN_TX__PRT EQU CYREG_PRT12_PRT
CAN_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CAN_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CAN_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CAN_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CAN_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CAN_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CAN_TX__PS EQU CYREG_PRT12_PS
CAN_TX__SHIFT EQU 7
CAN_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CAN_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CAN_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CAN_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CAN_TX__SLW EQU CYREG_PRT12_SLW

/* DIO_10 */
DIO_10__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
DIO_10__0__MASK EQU 0x02
DIO_10__0__PC EQU CYREG_PRT2_PC1
DIO_10__0__PORT EQU 2
DIO_10__0__SHIFT EQU 1
DIO_10__AG EQU CYREG_PRT2_AG
DIO_10__AMUX EQU CYREG_PRT2_AMUX
DIO_10__BIE EQU CYREG_PRT2_BIE
DIO_10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_10__BYP EQU CYREG_PRT2_BYP
DIO_10__CTL EQU CYREG_PRT2_CTL
DIO_10__DM0 EQU CYREG_PRT2_DM0
DIO_10__DM1 EQU CYREG_PRT2_DM1
DIO_10__DM2 EQU CYREG_PRT2_DM2
DIO_10__DR EQU CYREG_PRT2_DR
DIO_10__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_10__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_10__MASK EQU 0x02
DIO_10__PORT EQU 2
DIO_10__PRT EQU CYREG_PRT2_PRT
DIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_10__PS EQU CYREG_PRT2_PS
DIO_10__SHIFT EQU 1
DIO_10__SLW EQU CYREG_PRT2_SLW

/* DIO_11 */
DIO_11__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DIO_11__0__MASK EQU 0x01
DIO_11__0__PC EQU CYREG_PRT2_PC0
DIO_11__0__PORT EQU 2
DIO_11__0__SHIFT EQU 0
DIO_11__AG EQU CYREG_PRT2_AG
DIO_11__AMUX EQU CYREG_PRT2_AMUX
DIO_11__BIE EQU CYREG_PRT2_BIE
DIO_11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_11__BYP EQU CYREG_PRT2_BYP
DIO_11__CTL EQU CYREG_PRT2_CTL
DIO_11__DM0 EQU CYREG_PRT2_DM0
DIO_11__DM1 EQU CYREG_PRT2_DM1
DIO_11__DM2 EQU CYREG_PRT2_DM2
DIO_11__DR EQU CYREG_PRT2_DR
DIO_11__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_11__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_11__MASK EQU 0x01
DIO_11__PORT EQU 2
DIO_11__PRT EQU CYREG_PRT2_PRT
DIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_11__PS EQU CYREG_PRT2_PS
DIO_11__SHIFT EQU 0
DIO_11__SLW EQU CYREG_PRT2_SLW

/* DIO_12 */
DIO_12__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DIO_12__0__MASK EQU 0x20
DIO_12__0__PC EQU CYREG_IO_PC_PRT15_PC5
DIO_12__0__PORT EQU 15
DIO_12__0__SHIFT EQU 5
DIO_12__AG EQU CYREG_PRT15_AG
DIO_12__AMUX EQU CYREG_PRT15_AMUX
DIO_12__BIE EQU CYREG_PRT15_BIE
DIO_12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DIO_12__BYP EQU CYREG_PRT15_BYP
DIO_12__CTL EQU CYREG_PRT15_CTL
DIO_12__DM0 EQU CYREG_PRT15_DM0
DIO_12__DM1 EQU CYREG_PRT15_DM1
DIO_12__DM2 EQU CYREG_PRT15_DM2
DIO_12__DR EQU CYREG_PRT15_DR
DIO_12__INP_DIS EQU CYREG_PRT15_INP_DIS
DIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DIO_12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DIO_12__LCD_EN EQU CYREG_PRT15_LCD_EN
DIO_12__MASK EQU 0x20
DIO_12__PORT EQU 15
DIO_12__PRT EQU CYREG_PRT15_PRT
DIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DIO_12__PS EQU CYREG_PRT15_PS
DIO_12__SHIFT EQU 5
DIO_12__SLW EQU CYREG_PRT15_SLW

/* DIO_13 */
DIO_13__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DIO_13__0__MASK EQU 0x10
DIO_13__0__PC EQU CYREG_IO_PC_PRT15_PC4
DIO_13__0__PORT EQU 15
DIO_13__0__SHIFT EQU 4
DIO_13__AG EQU CYREG_PRT15_AG
DIO_13__AMUX EQU CYREG_PRT15_AMUX
DIO_13__BIE EQU CYREG_PRT15_BIE
DIO_13__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DIO_13__BYP EQU CYREG_PRT15_BYP
DIO_13__CTL EQU CYREG_PRT15_CTL
DIO_13__DM0 EQU CYREG_PRT15_DM0
DIO_13__DM1 EQU CYREG_PRT15_DM1
DIO_13__DM2 EQU CYREG_PRT15_DM2
DIO_13__DR EQU CYREG_PRT15_DR
DIO_13__INP_DIS EQU CYREG_PRT15_INP_DIS
DIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DIO_13__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DIO_13__LCD_EN EQU CYREG_PRT15_LCD_EN
DIO_13__MASK EQU 0x10
DIO_13__PORT EQU 15
DIO_13__PRT EQU CYREG_PRT15_PRT
DIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DIO_13__PS EQU CYREG_PRT15_PS
DIO_13__SHIFT EQU 4
DIO_13__SLW EQU CYREG_PRT15_SLW

/* DIO_14 */
DIO_14__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
DIO_14__0__MASK EQU 0x08
DIO_14__0__PC EQU CYREG_PRT6_PC3
DIO_14__0__PORT EQU 6
DIO_14__0__SHIFT EQU 3
DIO_14__AG EQU CYREG_PRT6_AG
DIO_14__AMUX EQU CYREG_PRT6_AMUX
DIO_14__BIE EQU CYREG_PRT6_BIE
DIO_14__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_14__BYP EQU CYREG_PRT6_BYP
DIO_14__CTL EQU CYREG_PRT6_CTL
DIO_14__DM0 EQU CYREG_PRT6_DM0
DIO_14__DM1 EQU CYREG_PRT6_DM1
DIO_14__DM2 EQU CYREG_PRT6_DM2
DIO_14__DR EQU CYREG_PRT6_DR
DIO_14__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_14__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_14__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_14__MASK EQU 0x08
DIO_14__PORT EQU 6
DIO_14__PRT EQU CYREG_PRT6_PRT
DIO_14__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_14__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_14__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_14__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_14__PS EQU CYREG_PRT6_PS
DIO_14__SHIFT EQU 3
DIO_14__SLW EQU CYREG_PRT6_SLW

/* DIO_15 */
DIO_15__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
DIO_15__0__MASK EQU 0x04
DIO_15__0__PC EQU CYREG_PRT6_PC2
DIO_15__0__PORT EQU 6
DIO_15__0__SHIFT EQU 2
DIO_15__AG EQU CYREG_PRT6_AG
DIO_15__AMUX EQU CYREG_PRT6_AMUX
DIO_15__BIE EQU CYREG_PRT6_BIE
DIO_15__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_15__BYP EQU CYREG_PRT6_BYP
DIO_15__CTL EQU CYREG_PRT6_CTL
DIO_15__DM0 EQU CYREG_PRT6_DM0
DIO_15__DM1 EQU CYREG_PRT6_DM1
DIO_15__DM2 EQU CYREG_PRT6_DM2
DIO_15__DR EQU CYREG_PRT6_DR
DIO_15__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_15__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_15__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_15__MASK EQU 0x04
DIO_15__PORT EQU 6
DIO_15__PRT EQU CYREG_PRT6_PRT
DIO_15__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_15__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_15__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_15__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_15__PS EQU CYREG_PRT6_PS
DIO_15__SHIFT EQU 2
DIO_15__SLW EQU CYREG_PRT6_SLW

/* LIO_10 */
LIO_10__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LIO_10__0__MASK EQU 0x02
LIO_10__0__PC EQU CYREG_PRT3_PC1
LIO_10__0__PORT EQU 3
LIO_10__0__SHIFT EQU 1
LIO_10__AG EQU CYREG_PRT3_AG
LIO_10__AMUX EQU CYREG_PRT3_AMUX
LIO_10__BIE EQU CYREG_PRT3_BIE
LIO_10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_10__BYP EQU CYREG_PRT3_BYP
LIO_10__CTL EQU CYREG_PRT3_CTL
LIO_10__DM0 EQU CYREG_PRT3_DM0
LIO_10__DM1 EQU CYREG_PRT3_DM1
LIO_10__DM2 EQU CYREG_PRT3_DM2
LIO_10__DR EQU CYREG_PRT3_DR
LIO_10__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_10__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_10__MASK EQU 0x02
LIO_10__PORT EQU 3
LIO_10__PRT EQU CYREG_PRT3_PRT
LIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_10__PS EQU CYREG_PRT3_PS
LIO_10__SHIFT EQU 1
LIO_10__SLW EQU CYREG_PRT3_SLW

/* LIO_11 */
LIO_11__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LIO_11__0__MASK EQU 0x01
LIO_11__0__PC EQU CYREG_PRT3_PC0
LIO_11__0__PORT EQU 3
LIO_11__0__SHIFT EQU 0
LIO_11__AG EQU CYREG_PRT3_AG
LIO_11__AMUX EQU CYREG_PRT3_AMUX
LIO_11__BIE EQU CYREG_PRT3_BIE
LIO_11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_11__BYP EQU CYREG_PRT3_BYP
LIO_11__CTL EQU CYREG_PRT3_CTL
LIO_11__DM0 EQU CYREG_PRT3_DM0
LIO_11__DM1 EQU CYREG_PRT3_DM1
LIO_11__DM2 EQU CYREG_PRT3_DM2
LIO_11__DR EQU CYREG_PRT3_DR
LIO_11__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_11__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_11__MASK EQU 0x01
LIO_11__PORT EQU 3
LIO_11__PRT EQU CYREG_PRT3_PRT
LIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_11__PS EQU CYREG_PRT3_PS
LIO_11__SHIFT EQU 0
LIO_11__SLW EQU CYREG_PRT3_SLW

/* LIO_12 */
LIO_12__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
LIO_12__0__MASK EQU 0x02
LIO_12__0__PC EQU CYREG_IO_PC_PRT15_PC1
LIO_12__0__PORT EQU 15
LIO_12__0__SHIFT EQU 1
LIO_12__AG EQU CYREG_PRT15_AG
LIO_12__AMUX EQU CYREG_PRT15_AMUX
LIO_12__BIE EQU CYREG_PRT15_BIE
LIO_12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_12__BYP EQU CYREG_PRT15_BYP
LIO_12__CTL EQU CYREG_PRT15_CTL
LIO_12__DM0 EQU CYREG_PRT15_DM0
LIO_12__DM1 EQU CYREG_PRT15_DM1
LIO_12__DM2 EQU CYREG_PRT15_DM2
LIO_12__DR EQU CYREG_PRT15_DR
LIO_12__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_12__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_12__MASK EQU 0x02
LIO_12__PORT EQU 15
LIO_12__PRT EQU CYREG_PRT15_PRT
LIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_12__PS EQU CYREG_PRT15_PS
LIO_12__SHIFT EQU 1
LIO_12__SLW EQU CYREG_PRT15_SLW

/* SAIO_0 */
SAIO_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SAIO_0__0__MASK EQU 0x04
SAIO_0__0__PC EQU CYREG_PRT12_PC2
SAIO_0__0__PORT EQU 12
SAIO_0__0__SHIFT EQU 2
SAIO_0__AG EQU CYREG_PRT12_AG
SAIO_0__BIE EQU CYREG_PRT12_BIE
SAIO_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SAIO_0__BYP EQU CYREG_PRT12_BYP
SAIO_0__DM0 EQU CYREG_PRT12_DM0
SAIO_0__DM1 EQU CYREG_PRT12_DM1
SAIO_0__DM2 EQU CYREG_PRT12_DM2
SAIO_0__DR EQU CYREG_PRT12_DR
SAIO_0__INP_DIS EQU CYREG_PRT12_INP_DIS
SAIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SAIO_0__MASK EQU 0x04
SAIO_0__PORT EQU 12
SAIO_0__PRT EQU CYREG_PRT12_PRT
SAIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SAIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SAIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SAIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SAIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SAIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SAIO_0__PS EQU CYREG_PRT12_PS
SAIO_0__SHIFT EQU 2
SAIO_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SAIO_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SAIO_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SAIO_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SAIO_0__SLW EQU CYREG_PRT12_SLW

/* SAIO_1 */
SAIO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SAIO_1__0__MASK EQU 0x08
SAIO_1__0__PC EQU CYREG_PRT12_PC3
SAIO_1__0__PORT EQU 12
SAIO_1__0__SHIFT EQU 3
SAIO_1__AG EQU CYREG_PRT12_AG
SAIO_1__BIE EQU CYREG_PRT12_BIE
SAIO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SAIO_1__BYP EQU CYREG_PRT12_BYP
SAIO_1__DM0 EQU CYREG_PRT12_DM0
SAIO_1__DM1 EQU CYREG_PRT12_DM1
SAIO_1__DM2 EQU CYREG_PRT12_DM2
SAIO_1__DR EQU CYREG_PRT12_DR
SAIO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SAIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SAIO_1__MASK EQU 0x08
SAIO_1__PORT EQU 12
SAIO_1__PRT EQU CYREG_PRT12_PRT
SAIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SAIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SAIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SAIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SAIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SAIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SAIO_1__PS EQU CYREG_PRT12_PS
SAIO_1__SHIFT EQU 3
SAIO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SAIO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SAIO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SAIO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SAIO_1__SLW EQU CYREG_PRT12_SLW

/* SDIO_0 */
SDIO_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SDIO_0__0__MASK EQU 0x10
SDIO_0__0__PC EQU CYREG_PRT12_PC4
SDIO_0__0__PORT EQU 12
SDIO_0__0__SHIFT EQU 4
SDIO_0__AG EQU CYREG_PRT12_AG
SDIO_0__BIE EQU CYREG_PRT12_BIE
SDIO_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDIO_0__BYP EQU CYREG_PRT12_BYP
SDIO_0__DM0 EQU CYREG_PRT12_DM0
SDIO_0__DM1 EQU CYREG_PRT12_DM1
SDIO_0__DM2 EQU CYREG_PRT12_DM2
SDIO_0__DR EQU CYREG_PRT12_DR
SDIO_0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDIO_0__MASK EQU 0x10
SDIO_0__PORT EQU 12
SDIO_0__PRT EQU CYREG_PRT12_PRT
SDIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDIO_0__PS EQU CYREG_PRT12_PS
SDIO_0__SHIFT EQU 4
SDIO_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDIO_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDIO_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDIO_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDIO_0__SLW EQU CYREG_PRT12_SLW

/* SDIO_1 */
SDIO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDIO_1__0__MASK EQU 0x20
SDIO_1__0__PC EQU CYREG_PRT12_PC5
SDIO_1__0__PORT EQU 12
SDIO_1__0__SHIFT EQU 5
SDIO_1__AG EQU CYREG_PRT12_AG
SDIO_1__BIE EQU CYREG_PRT12_BIE
SDIO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDIO_1__BYP EQU CYREG_PRT12_BYP
SDIO_1__DM0 EQU CYREG_PRT12_DM0
SDIO_1__DM1 EQU CYREG_PRT12_DM1
SDIO_1__DM2 EQU CYREG_PRT12_DM2
SDIO_1__DR EQU CYREG_PRT12_DR
SDIO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDIO_1__MASK EQU 0x20
SDIO_1__PORT EQU 12
SDIO_1__PRT EQU CYREG_PRT12_PRT
SDIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDIO_1__PS EQU CYREG_PRT12_PS
SDIO_1__SHIFT EQU 5
SDIO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDIO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDIO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDIO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDIO_1__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* PWM_LED_PWMUDB */
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_LED_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_LED_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_LED_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_LED_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* MODX_1_IO */
MODX_1_IO__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MODX_1_IO__0__MASK EQU 0x80
MODX_1_IO__0__PC EQU CYREG_PRT1_PC7
MODX_1_IO__0__PORT EQU 1
MODX_1_IO__0__SHIFT EQU 7
MODX_1_IO__AG EQU CYREG_PRT1_AG
MODX_1_IO__AMUX EQU CYREG_PRT1_AMUX
MODX_1_IO__BIE EQU CYREG_PRT1_BIE
MODX_1_IO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODX_1_IO__BYP EQU CYREG_PRT1_BYP
MODX_1_IO__CTL EQU CYREG_PRT1_CTL
MODX_1_IO__DM0 EQU CYREG_PRT1_DM0
MODX_1_IO__DM1 EQU CYREG_PRT1_DM1
MODX_1_IO__DM2 EQU CYREG_PRT1_DM2
MODX_1_IO__DR EQU CYREG_PRT1_DR
MODX_1_IO__INP_DIS EQU CYREG_PRT1_INP_DIS
MODX_1_IO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODX_1_IO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODX_1_IO__LCD_EN EQU CYREG_PRT1_LCD_EN
MODX_1_IO__MASK EQU 0x80
MODX_1_IO__PORT EQU 1
MODX_1_IO__PRT EQU CYREG_PRT1_PRT
MODX_1_IO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODX_1_IO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODX_1_IO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODX_1_IO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODX_1_IO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODX_1_IO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODX_1_IO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODX_1_IO__PS EQU CYREG_PRT1_PS
MODX_1_IO__SHIFT EQU 7
MODX_1_IO__SLW EQU CYREG_PRT1_SLW

/* MODX_2_IO */
MODX_2_IO__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
MODX_2_IO__0__MASK EQU 0x10
MODX_2_IO__0__PC EQU CYREG_PRT1_PC4
MODX_2_IO__0__PORT EQU 1
MODX_2_IO__0__SHIFT EQU 4
MODX_2_IO__AG EQU CYREG_PRT1_AG
MODX_2_IO__AMUX EQU CYREG_PRT1_AMUX
MODX_2_IO__BIE EQU CYREG_PRT1_BIE
MODX_2_IO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODX_2_IO__BYP EQU CYREG_PRT1_BYP
MODX_2_IO__CTL EQU CYREG_PRT1_CTL
MODX_2_IO__DM0 EQU CYREG_PRT1_DM0
MODX_2_IO__DM1 EQU CYREG_PRT1_DM1
MODX_2_IO__DM2 EQU CYREG_PRT1_DM2
MODX_2_IO__DR EQU CYREG_PRT1_DR
MODX_2_IO__INP_DIS EQU CYREG_PRT1_INP_DIS
MODX_2_IO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODX_2_IO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODX_2_IO__LCD_EN EQU CYREG_PRT1_LCD_EN
MODX_2_IO__MASK EQU 0x10
MODX_2_IO__PORT EQU 1
MODX_2_IO__PRT EQU CYREG_PRT1_PRT
MODX_2_IO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODX_2_IO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODX_2_IO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODX_2_IO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODX_2_IO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODX_2_IO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODX_2_IO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODX_2_IO__PS EQU CYREG_PRT1_PS
MODX_2_IO__SHIFT EQU 4
MODX_2_IO__SLW EQU CYREG_PRT1_SLW

/* MODX_3_IO */
MODX_3_IO__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
MODX_3_IO__0__MASK EQU 0x01
MODX_3_IO__0__PC EQU CYREG_PRT5_PC0
MODX_3_IO__0__PORT EQU 5
MODX_3_IO__0__SHIFT EQU 0
MODX_3_IO__AG EQU CYREG_PRT5_AG
MODX_3_IO__AMUX EQU CYREG_PRT5_AMUX
MODX_3_IO__BIE EQU CYREG_PRT5_BIE
MODX_3_IO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MODX_3_IO__BYP EQU CYREG_PRT5_BYP
MODX_3_IO__CTL EQU CYREG_PRT5_CTL
MODX_3_IO__DM0 EQU CYREG_PRT5_DM0
MODX_3_IO__DM1 EQU CYREG_PRT5_DM1
MODX_3_IO__DM2 EQU CYREG_PRT5_DM2
MODX_3_IO__DR EQU CYREG_PRT5_DR
MODX_3_IO__INP_DIS EQU CYREG_PRT5_INP_DIS
MODX_3_IO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MODX_3_IO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MODX_3_IO__LCD_EN EQU CYREG_PRT5_LCD_EN
MODX_3_IO__MASK EQU 0x01
MODX_3_IO__PORT EQU 5
MODX_3_IO__PRT EQU CYREG_PRT5_PRT
MODX_3_IO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MODX_3_IO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MODX_3_IO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MODX_3_IO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MODX_3_IO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MODX_3_IO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MODX_3_IO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MODX_3_IO__PS EQU CYREG_PRT5_PS
MODX_3_IO__SHIFT EQU 0
MODX_3_IO__SLW EQU CYREG_PRT5_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x01
USBUART_1_ep_1__INTC_NUMBER EQU 0
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x02
USBUART_1_ep_2__INTC_NUMBER EQU 1
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x04
USBUART_1_ep_3__INTC_NUMBER EQU 2
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* LIO_13_RST */
LIO_13_RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
LIO_13_RST__0__MASK EQU 0x01
LIO_13_RST__0__PC EQU CYREG_IO_PC_PRT15_PC0
LIO_13_RST__0__PORT EQU 15
LIO_13_RST__0__SHIFT EQU 0
LIO_13_RST__AG EQU CYREG_PRT15_AG
LIO_13_RST__AMUX EQU CYREG_PRT15_AMUX
LIO_13_RST__BIE EQU CYREG_PRT15_BIE
LIO_13_RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_13_RST__BYP EQU CYREG_PRT15_BYP
LIO_13_RST__CTL EQU CYREG_PRT15_CTL
LIO_13_RST__DM0 EQU CYREG_PRT15_DM0
LIO_13_RST__DM1 EQU CYREG_PRT15_DM1
LIO_13_RST__DM2 EQU CYREG_PRT15_DM2
LIO_13_RST__DR EQU CYREG_PRT15_DR
LIO_13_RST__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_13_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_13_RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_13_RST__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_13_RST__MASK EQU 0x01
LIO_13_RST__PORT EQU 15
LIO_13_RST__PRT EQU CYREG_PRT15_PRT
LIO_13_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_13_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_13_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_13_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_13_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_13_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_13_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_13_RST__PS EQU CYREG_PRT15_PS
LIO_13_RST__SHIFT EQU 0
LIO_13_RST__SLW EQU CYREG_PRT15_SLW

/* MODX_1_RXD */
MODX_1_RXD__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MODX_1_RXD__0__MASK EQU 0x40
MODX_1_RXD__0__PC EQU CYREG_PRT1_PC6
MODX_1_RXD__0__PORT EQU 1
MODX_1_RXD__0__SHIFT EQU 6
MODX_1_RXD__AG EQU CYREG_PRT1_AG
MODX_1_RXD__AMUX EQU CYREG_PRT1_AMUX
MODX_1_RXD__BIE EQU CYREG_PRT1_BIE
MODX_1_RXD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODX_1_RXD__BYP EQU CYREG_PRT1_BYP
MODX_1_RXD__CTL EQU CYREG_PRT1_CTL
MODX_1_RXD__DM0 EQU CYREG_PRT1_DM0
MODX_1_RXD__DM1 EQU CYREG_PRT1_DM1
MODX_1_RXD__DM2 EQU CYREG_PRT1_DM2
MODX_1_RXD__DR EQU CYREG_PRT1_DR
MODX_1_RXD__INP_DIS EQU CYREG_PRT1_INP_DIS
MODX_1_RXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODX_1_RXD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODX_1_RXD__LCD_EN EQU CYREG_PRT1_LCD_EN
MODX_1_RXD__MASK EQU 0x40
MODX_1_RXD__PORT EQU 1
MODX_1_RXD__PRT EQU CYREG_PRT1_PRT
MODX_1_RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODX_1_RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODX_1_RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODX_1_RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODX_1_RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODX_1_RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODX_1_RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODX_1_RXD__PS EQU CYREG_PRT1_PS
MODX_1_RXD__SHIFT EQU 6
MODX_1_RXD__SLW EQU CYREG_PRT1_SLW

/* MODX_1_TXD */
MODX_1_TXD__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MODX_1_TXD__0__MASK EQU 0x20
MODX_1_TXD__0__PC EQU CYREG_PRT1_PC5
MODX_1_TXD__0__PORT EQU 1
MODX_1_TXD__0__SHIFT EQU 5
MODX_1_TXD__AG EQU CYREG_PRT1_AG
MODX_1_TXD__AMUX EQU CYREG_PRT1_AMUX
MODX_1_TXD__BIE EQU CYREG_PRT1_BIE
MODX_1_TXD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODX_1_TXD__BYP EQU CYREG_PRT1_BYP
MODX_1_TXD__CTL EQU CYREG_PRT1_CTL
MODX_1_TXD__DM0 EQU CYREG_PRT1_DM0
MODX_1_TXD__DM1 EQU CYREG_PRT1_DM1
MODX_1_TXD__DM2 EQU CYREG_PRT1_DM2
MODX_1_TXD__DR EQU CYREG_PRT1_DR
MODX_1_TXD__INP_DIS EQU CYREG_PRT1_INP_DIS
MODX_1_TXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODX_1_TXD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODX_1_TXD__LCD_EN EQU CYREG_PRT1_LCD_EN
MODX_1_TXD__MASK EQU 0x20
MODX_1_TXD__PORT EQU 1
MODX_1_TXD__PRT EQU CYREG_PRT1_PRT
MODX_1_TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODX_1_TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODX_1_TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODX_1_TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODX_1_TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODX_1_TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODX_1_TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODX_1_TXD__PS EQU CYREG_PRT1_PS
MODX_1_TXD__SHIFT EQU 5
MODX_1_TXD__SLW EQU CYREG_PRT1_SLW

/* MODX_2_RXD */
MODX_2_RXD__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MODX_2_RXD__0__MASK EQU 0x04
MODX_2_RXD__0__PC EQU CYREG_PRT1_PC2
MODX_2_RXD__0__PORT EQU 1
MODX_2_RXD__0__SHIFT EQU 2
MODX_2_RXD__AG EQU CYREG_PRT1_AG
MODX_2_RXD__AMUX EQU CYREG_PRT1_AMUX
MODX_2_RXD__BIE EQU CYREG_PRT1_BIE
MODX_2_RXD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODX_2_RXD__BYP EQU CYREG_PRT1_BYP
MODX_2_RXD__CTL EQU CYREG_PRT1_CTL
MODX_2_RXD__DM0 EQU CYREG_PRT1_DM0
MODX_2_RXD__DM1 EQU CYREG_PRT1_DM1
MODX_2_RXD__DM2 EQU CYREG_PRT1_DM2
MODX_2_RXD__DR EQU CYREG_PRT1_DR
MODX_2_RXD__INP_DIS EQU CYREG_PRT1_INP_DIS
MODX_2_RXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODX_2_RXD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODX_2_RXD__LCD_EN EQU CYREG_PRT1_LCD_EN
MODX_2_RXD__MASK EQU 0x04
MODX_2_RXD__PORT EQU 1
MODX_2_RXD__PRT EQU CYREG_PRT1_PRT
MODX_2_RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODX_2_RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODX_2_RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODX_2_RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODX_2_RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODX_2_RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODX_2_RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODX_2_RXD__PS EQU CYREG_PRT1_PS
MODX_2_RXD__SHIFT EQU 2
MODX_2_RXD__SLW EQU CYREG_PRT1_SLW

/* MODX_2_TXD */
MODX_2_TXD__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
MODX_2_TXD__0__MASK EQU 0x08
MODX_2_TXD__0__PC EQU CYREG_PRT5_PC3
MODX_2_TXD__0__PORT EQU 5
MODX_2_TXD__0__SHIFT EQU 3
MODX_2_TXD__AG EQU CYREG_PRT5_AG
MODX_2_TXD__AMUX EQU CYREG_PRT5_AMUX
MODX_2_TXD__BIE EQU CYREG_PRT5_BIE
MODX_2_TXD__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MODX_2_TXD__BYP EQU CYREG_PRT5_BYP
MODX_2_TXD__CTL EQU CYREG_PRT5_CTL
MODX_2_TXD__DM0 EQU CYREG_PRT5_DM0
MODX_2_TXD__DM1 EQU CYREG_PRT5_DM1
MODX_2_TXD__DM2 EQU CYREG_PRT5_DM2
MODX_2_TXD__DR EQU CYREG_PRT5_DR
MODX_2_TXD__INP_DIS EQU CYREG_PRT5_INP_DIS
MODX_2_TXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MODX_2_TXD__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MODX_2_TXD__LCD_EN EQU CYREG_PRT5_LCD_EN
MODX_2_TXD__MASK EQU 0x08
MODX_2_TXD__PORT EQU 5
MODX_2_TXD__PRT EQU CYREG_PRT5_PRT
MODX_2_TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MODX_2_TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MODX_2_TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MODX_2_TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MODX_2_TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MODX_2_TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MODX_2_TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MODX_2_TXD__PS EQU CYREG_PRT5_PS
MODX_2_TXD__SHIFT EQU 3
MODX_2_TXD__SLW EQU CYREG_PRT5_SLW

/* MODX_3_RXD */
MODX_3_RXD__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
MODX_3_RXD__0__MASK EQU 0x02
MODX_3_RXD__0__PC EQU CYREG_PRT5_PC1
MODX_3_RXD__0__PORT EQU 5
MODX_3_RXD__0__SHIFT EQU 1
MODX_3_RXD__AG EQU CYREG_PRT5_AG
MODX_3_RXD__AMUX EQU CYREG_PRT5_AMUX
MODX_3_RXD__BIE EQU CYREG_PRT5_BIE
MODX_3_RXD__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MODX_3_RXD__BYP EQU CYREG_PRT5_BYP
MODX_3_RXD__CTL EQU CYREG_PRT5_CTL
MODX_3_RXD__DM0 EQU CYREG_PRT5_DM0
MODX_3_RXD__DM1 EQU CYREG_PRT5_DM1
MODX_3_RXD__DM2 EQU CYREG_PRT5_DM2
MODX_3_RXD__DR EQU CYREG_PRT5_DR
MODX_3_RXD__INP_DIS EQU CYREG_PRT5_INP_DIS
MODX_3_RXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MODX_3_RXD__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MODX_3_RXD__LCD_EN EQU CYREG_PRT5_LCD_EN
MODX_3_RXD__MASK EQU 0x02
MODX_3_RXD__PORT EQU 5
MODX_3_RXD__PRT EQU CYREG_PRT5_PRT
MODX_3_RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MODX_3_RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MODX_3_RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MODX_3_RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MODX_3_RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MODX_3_RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MODX_3_RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MODX_3_RXD__PS EQU CYREG_PRT5_PS
MODX_3_RXD__SHIFT EQU 1
MODX_3_RXD__SLW EQU CYREG_PRT5_SLW

/* MODX_3_TXD */
MODX_3_TXD__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
MODX_3_TXD__0__MASK EQU 0x04
MODX_3_TXD__0__PC EQU CYREG_PRT5_PC2
MODX_3_TXD__0__PORT EQU 5
MODX_3_TXD__0__SHIFT EQU 2
MODX_3_TXD__AG EQU CYREG_PRT5_AG
MODX_3_TXD__AMUX EQU CYREG_PRT5_AMUX
MODX_3_TXD__BIE EQU CYREG_PRT5_BIE
MODX_3_TXD__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MODX_3_TXD__BYP EQU CYREG_PRT5_BYP
MODX_3_TXD__CTL EQU CYREG_PRT5_CTL
MODX_3_TXD__DM0 EQU CYREG_PRT5_DM0
MODX_3_TXD__DM1 EQU CYREG_PRT5_DM1
MODX_3_TXD__DM2 EQU CYREG_PRT5_DM2
MODX_3_TXD__DR EQU CYREG_PRT5_DR
MODX_3_TXD__INP_DIS EQU CYREG_PRT5_INP_DIS
MODX_3_TXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MODX_3_TXD__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MODX_3_TXD__LCD_EN EQU CYREG_PRT5_LCD_EN
MODX_3_TXD__MASK EQU 0x04
MODX_3_TXD__PORT EQU 5
MODX_3_TXD__PRT EQU CYREG_PRT5_PRT
MODX_3_TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MODX_3_TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MODX_3_TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MODX_3_TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MODX_3_TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MODX_3_TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MODX_3_TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MODX_3_TXD__PS EQU CYREG_PRT5_PS
MODX_3_TXD__SHIFT EQU 2
MODX_3_TXD__SLW EQU CYREG_PRT5_SLW

/* UART_MODX_0_BUART */
UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_MODX_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_MODX_0_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_MODX_0_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_MODX_0_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_MODX_0_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_MODX_0_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_MODX_0_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_MODX_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_MODX_0_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_MODX_0_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_MODX_0_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_MODX_0_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_MODX_0_BUART_sRX_RxSts__3__POS EQU 3
UART_MODX_0_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_MODX_0_BUART_sRX_RxSts__4__POS EQU 4
UART_MODX_0_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_MODX_0_BUART_sRX_RxSts__5__POS EQU 5
UART_MODX_0_BUART_sRX_RxSts__MASK EQU 0x38
UART_MODX_0_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_MODX_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_MODX_0_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_MODX_0_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_MODX_0_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_MODX_0_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_MODX_0_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_MODX_0_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_MODX_0_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_MODX_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_MODX_0_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_MODX_0_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_MODX_0_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_MODX_0_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_MODX_0_BUART_sTX_TxSts__0__POS EQU 0
UART_MODX_0_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_MODX_0_BUART_sTX_TxSts__1__POS EQU 1
UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_MODX_0_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_MODX_0_BUART_sTX_TxSts__2__POS EQU 2
UART_MODX_0_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_MODX_0_BUART_sTX_TxSts__3__POS EQU 3
UART_MODX_0_BUART_sTX_TxSts__MASK EQU 0x0F
UART_MODX_0_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_MODX_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_MODX_0_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST

/* UART_MODX_1_BUART */
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_MODX_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_MODX_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_MODX_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_MODX_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_MODX_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_MODX_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_MODX_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_MODX_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_MODX_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_MODX_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_MODX_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_MODX_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_MODX_1_BUART_sRX_RxSts__3__POS EQU 3
UART_MODX_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_MODX_1_BUART_sRX_RxSts__4__POS EQU 4
UART_MODX_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_MODX_1_BUART_sRX_RxSts__5__POS EQU 5
UART_MODX_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_MODX_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_MODX_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_MODX_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_MODX_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_MODX_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_MODX_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_MODX_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_MODX_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_MODX_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_MODX_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_MODX_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_MODX_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_MODX_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_MODX_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_MODX_1_BUART_sTX_TxSts__0__POS EQU 0
UART_MODX_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_MODX_1_BUART_sTX_TxSts__1__POS EQU 1
UART_MODX_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_MODX_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_MODX_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_MODX_1_BUART_sTX_TxSts__2__POS EQU 2
UART_MODX_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_MODX_1_BUART_sTX_TxSts__3__POS EQU 3
UART_MODX_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_MODX_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_MODX_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_MODX_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST

/* UART_MODX_2_BUART */
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_MODX_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_MODX_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_MODX_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_MODX_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_MODX_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_MODX_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_MODX_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_MODX_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_MODX_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_MODX_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_MODX_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_MODX_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_MODX_2_BUART_sRX_RxSts__3__POS EQU 3
UART_MODX_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_MODX_2_BUART_sRX_RxSts__4__POS EQU 4
UART_MODX_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_MODX_2_BUART_sRX_RxSts__5__POS EQU 5
UART_MODX_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_MODX_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_MODX_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_MODX_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_MODX_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_MODX_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_MODX_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_MODX_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_MODX_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_MODX_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_MODX_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_MODX_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_MODX_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_MODX_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_MODX_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_MODX_2_BUART_sTX_TxSts__0__POS EQU 0
UART_MODX_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_MODX_2_BUART_sTX_TxSts__1__POS EQU 1
UART_MODX_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_MODX_2_BUART_sTX_TxSts__2__POS EQU 2
UART_MODX_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_MODX_2_BUART_sTX_TxSts__3__POS EQU 3
UART_MODX_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_MODX_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_MODX_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_MODX_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

/* UART_STIM_0_BUART */
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_STIM_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_STIM_0_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_STIM_0_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_STIM_0_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_STIM_0_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_STIM_0_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_STIM_0_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_STIM_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_STIM_0_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_STIM_0_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_STIM_0_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_STIM_0_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_STIM_0_BUART_sRX_RxSts__3__POS EQU 3
UART_STIM_0_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_STIM_0_BUART_sRX_RxSts__4__POS EQU 4
UART_STIM_0_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_STIM_0_BUART_sRX_RxSts__5__POS EQU 5
UART_STIM_0_BUART_sRX_RxSts__MASK EQU 0x38
UART_STIM_0_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_STIM_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_STIM_0_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_STIM_0_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_STIM_0_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_STIM_0_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_STIM_0_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_STIM_0_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_STIM_0_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_STIM_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_STIM_0_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_STIM_0_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_STIM_0_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_STIM_0_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_STIM_0_BUART_sTX_TxSts__0__POS EQU 0
UART_STIM_0_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_STIM_0_BUART_sTX_TxSts__1__POS EQU 1
UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_STIM_0_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_STIM_0_BUART_sTX_TxSts__2__POS EQU 2
UART_STIM_0_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_STIM_0_BUART_sTX_TxSts__3__POS EQU 3
UART_STIM_0_BUART_sTX_TxSts__MASK EQU 0x0F
UART_STIM_0_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_STIM_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_STIM_0_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* UART_STIM_1_BUART */
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_STIM_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_STIM_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_STIM_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_STIM_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_STIM_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_STIM_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_STIM_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_STIM_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_STIM_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_STIM_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_STIM_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_STIM_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_STIM_1_BUART_sRX_RxSts__3__POS EQU 3
UART_STIM_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_STIM_1_BUART_sRX_RxSts__4__POS EQU 4
UART_STIM_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_STIM_1_BUART_sRX_RxSts__5__POS EQU 5
UART_STIM_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_STIM_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_STIM_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_STIM_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_STIM_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_STIM_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_STIM_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_STIM_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_STIM_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_STIM_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_STIM_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_STIM_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_STIM_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_STIM_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_STIM_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_STIM_1_BUART_sTX_TxSts__0__POS EQU 0
UART_STIM_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_STIM_1_BUART_sTX_TxSts__1__POS EQU 1
UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_STIM_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_STIM_1_BUART_sTX_TxSts__2__POS EQU 2
UART_STIM_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_STIM_1_BUART_sTX_TxSts__3__POS EQU 3
UART_STIM_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_STIM_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_STIM_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_STIM_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 1800
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 1800
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
