<!doctype html>
<html>
<head>
<title>RAM_RET_CNTRL (PMU_GLOBAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_global.html")>PMU_GLOBAL Module</a> &gt; RAM_RET_CNTRL (PMU_GLOBAL) Register</p><h1>RAM_RET_CNTRL (PMU_GLOBAL) Register</h1>
<h2>RAM_RET_CNTRL (PMU_GLOBAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>RAM_RET_CNTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000108</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD80108 (PMU_GLOBAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Memory Retention Requests.</td></tr>
</table>
<p>Software may request to have the on-chip RAMs put into their memory retention state or be powered-down. For retention, software sets RAM_RET_CNTRL bit fields = 1. For power-down, set the bit = 0. When triggered (REQ_PWRDWN_TRIG), the RAM_RET_CNTRL bits select: 0: request is for power-down. 1: request is for RAM data retention. The power-down interrupt structure is used to mask and monitor the retention request. If any bit is set = 1, then the retention request is issued and not the power-down request. Example to power-down OCM bank 4 and put bank 3 into power retention state: Write 0 to [OCM_Bank4], write 1 to [OCM_Bank3] and write 0C00 to the REQ_PWRDWN_TRIG register.</p>
<h2>RAM_RET_CNTRL (PMU_GLOBAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:20</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>OCM_Bank3</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>OCM Bank 3.</td></tr>
<tr valign=top><td>OCM_Bank2</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>OCM Bank 2.</td></tr>
<tr valign=top><td>OCM_Bank1</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>OCM Bank 1.</td></tr>
<tr valign=top><td>OCM_Bank0</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>OCM Bank 0.</td></tr>
<tr valign=top><td>TCM1B</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 1, TCM_B.</td></tr>
<tr valign=top><td>TCM1A</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 1, TCM_A.</td></tr>
<tr valign=top><td>TCM0B</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 0, TCM_B.</td></tr>
<tr valign=top><td>TCM0A</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 0, TCM_A.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>L2_Bank0</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU L2 Cache.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 6:0</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>