{
  "leaf_sv_files": [],
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "s_eventually (rst || sig == 1)",
    "Signals": ["rst", "sig"],
    "Signal Explanations": {
      "rst": "reset signal of the verilog module",
      "sig": "output signal of the verilog module that indicates when the delay period is complete"
    },
    "Logical Operators": ["s_eventually", "||", "=="],
    "Logical Operators Explanation": {
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "||": "or",
      "==": "equal"
    },
    "Assertion Explaination": "eventually, reset signal is asserted or output signal equals 1"
  }
}