Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,7786
design__instance__area,79835.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,68
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0034726380836218596
power__switching__total,0.0016751681687310338
power__leakage__total,9.617004081974301E-8
power__total,0.005147902760654688
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.910197276645048
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.433642134474879
timing__hold__ws__corner:nom_tt_025C_1v80,0.33161363482698675
timing__setup__ws__corner:nom_tt_025C_1v80,1.1992540633331183
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.331614
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.169387
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,68
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.86612064416474
clock__skew__worst_setup__corner:nom_ss_100C_1v60,6.397539568072161
timing__hold__ws__corner:nom_ss_100C_1v60,0.9094148469463148
timing__setup__ws__corner:nom_ss_100C_1v60,-2.9651375527508606
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-7.316940149762429
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.9651375527508606
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.909415
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.815486
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,68
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.53015637824811
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,5.050648486838139
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11464440832272052
timing__setup__ws__corner:nom_ff_n40C_1v95,2.893171117902469
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114644
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.962967
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2
design__max_fanout_violation__count,68
design__max_cap_violation__count,1
clock__skew__worst_hold,5.963642193316701
clock__skew__worst_setup,5.004476974473419
timing__hold__ws,0.11200596323007851
timing__setup__ws,-3.1300403155298335
timing__hold__tns,0.0
timing__setup__tns,-7.803205413802893
timing__hold__wns,0
timing__setup__wns,-3.1300403155298335
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112006
timing__hold_r2r_vio__count,0
timing__setup_vio__count,9
timing__setup_r2r__ws,0.635273
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7786
design__instance__area__stdcell,79835.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.720056
design__instance__utilization__stdcell,0.720056
design__instance__count__class:buffer,1
design__instance__count__class:inverter,20
design__instance__count__class:sequential_cell,1385
design__instance__count__class:multi_input_combinational_cell,2855
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5491
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,153525
design__violations,0
design__instance__count__class:timing_repair_buffer,1809
design__instance__count__class:clock_buffer,84
design__instance__count__class:clock_inverter,32
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1352
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,23
design__instance__count__class:antenna_cell,23
route__net,6165
route__net__special,2
route__drc_errors__iter:1,2563
route__wirelength__iter:1,182247
route__drc_errors__iter:2,933
route__wirelength__iter:2,180592
route__drc_errors__iter:3,727
route__wirelength__iter:3,180042
route__drc_errors__iter:4,38
route__wirelength__iter:4,179933
route__drc_errors__iter:5,0
route__wirelength__iter:5,179928
route__drc_errors,0
route__wirelength,179928
route__vias,43418
route__vias__singlecut,43418
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,734.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,68
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.850192385002263
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.366678808806156
timing__hold__ws__corner:min_tt_025C_1v80,0.32720765911800104
timing__setup__ws__corner:min_tt_025C_1v80,1.304446365623764
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.327208
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.291175
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2
design__max_fanout_violation__count__corner:min_ss_100C_1v60,68
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.7461059758977235
clock__skew__worst_setup__corner:min_ss_100C_1v60,6.2875382235920405
timing__hold__ws__corner:min_ss_100C_1v60,0.8998320121493929
timing__setup__ws__corner:min_ss_100C_1v60,-2.7747351868211196
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-6.73989949594763
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.7747351868211196
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.899832
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,1.029719
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,68
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.487765397433764
clock__skew__worst_setup__corner:min_ff_n40C_1v95,5.004476974473419
timing__hold__ws__corner:min_ff_n40C_1v95,0.11200596323007851
timing__setup__ws__corner:min_ff_n40C_1v95,2.965278773123587
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112006
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.044845
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,68
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.959965911711288
clock__skew__worst_setup__corner:max_tt_025C_1v80,5.49078043018701
timing__hold__ws__corner:max_tt_025C_1v80,0.3357245132476811
timing__setup__ws__corner:max_tt_025C_1v80,1.0992904675471253
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335725
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.064459
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2
design__max_fanout_violation__count__corner:max_ss_100C_1v60,68
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,5.963642193316701
clock__skew__worst_setup__corner:max_ss_100C_1v60,6.483770148744354
timing__hold__ws__corner:max_ss_100C_1v60,0.9163488560650209
timing__setup__ws__corner:max_ss_100C_1v60,-3.1300403155298335
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-7.803205413802893
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.1300403155298335
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.916349
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.635273
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,68
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.564393436849791
clock__skew__worst_setup__corner:max_ff_n40C_1v95,5.090070731200676
timing__hold__ws__corner:max_ff_n40C_1v95,0.11722395608224044
timing__setup__ws__corner:max_ff_n40C_1v95,2.825693536914195
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117224
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.891185
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000782759
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000809833
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000130595
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000809833
design_powergrid__voltage__worst,0.0000809833
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000809833
design_powergrid__drop__worst__net:VPWR,0.0000782759
design_powergrid__voltage__worst__net:VGND,0.0000809833
design_powergrid__drop__worst__net:VGND,0.0000809833
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012999999999999999199967216922946278145900578238070011138916015625
ir__drop__worst,0.000078300000000000005880018694170985327218659222126007080078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
