

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_177_14'
================================================================
* Date:           Sun Nov 13 23:03:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1014|     1014|  8.112 us|  8.112 us|  1014|  1014|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_14  |     1012|     1012|        14|          1|          1|  1000|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_counter = alloca i32 1"   --->   Operation 17 'alloca' 'src_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 18 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln177_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln177"   --->   Operation 19 'read' 'select_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 20 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln177_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln177"   --->   Operation 21 'read' 'add_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln22_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln22_1"   --->   Operation 22 'read' 'select_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln177_cast = zext i7 %select_ln177_read"   --->   Operation 23 'zext' 'select_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln22_1_cast = zext i6 %select_ln22_1_read"   --->   Operation 24 'zext' 'select_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %counter"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %select_ln22_1_cast, i32 %src_counter"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body275"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%counter_9 = load i10 %counter" [top.cpp:186]   --->   Operation 29 'load' 'counter_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln177 = icmp_eq  i10 %counter_9, i10 1000" [top.cpp:177]   --->   Operation 30 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln186 = add i10 %counter_9, i10 1" [top.cpp:186]   --->   Operation 31 'add' 'add_ln186' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.body275.split, void %VITIS_LOOP_192_15.exitStub" [top.cpp:177]   --->   Operation 32 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%counter_19_cast = zext i10 %counter_9" [top.cpp:186]   --->   Operation 33 'zext' 'counter_19_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %counter_19_cast" [top.cpp:179]   --->   Operation 34 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:179]   --->   Operation 35 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln177 = store i10 %add_ln186, i10 %counter" [top.cpp:177]   --->   Operation 36 'store' 'store_ln177' <Predicate = (!icmp_ln177)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:179]   --->   Operation 37 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln179 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:179]   --->   Operation 38 'mul' 'mul_ln179' <Predicate = (!icmp_ln177)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 39 [1/2] (6.91ns)   --->   "%mul_ln179 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:179]   --->   Operation 39 'mul' 'mul_ln179' <Predicate = (!icmp_ln177)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%src_counter_load = load i32 %src_counter" [top.cpp:178]   --->   Operation 40 'load' 'src_counter_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln178 = add i32 %src_counter_load, i32 10" [top.cpp:178]   --->   Operation 41 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i32 %add_ln178" [top.cpp:178]   --->   Operation 42 'zext' 'zext_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln178_1 = add i64 %zext_ln178, i64 %src_buff_read" [top.cpp:178]   --->   Operation 43 'add' 'add_ln178_1' <Predicate = (!icmp_ln177)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln178_1" [top.cpp:178]   --->   Operation 44 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180 = add i32 %mul_ln179, i32 %select_ln177_cast" [top.cpp:180]   --->   Operation 45 'add' 'add_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%src_counter_12 = add i32 %add_ln180, i32 %src_counter_load" [top.cpp:180]   --->   Operation 46 'add' 'src_counter_12' <Predicate = (!icmp_ln177)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %src_counter_12, i32 %src_counter" [top.cpp:177]   --->   Operation 47 'store' 'store_ln177' <Predicate = (!icmp_ln177)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 48 [7/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 48 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 49 [6/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 49 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 50 [5/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 50 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 51 [4/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 51 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 52 [3/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 52 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 53 [2/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 53 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 54 [1/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 54 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln177_read" [top.cpp:177]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (8.00ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4" [top.cpp:178]   --->   Operation 59 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:177]   --->   Operation 60 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (8.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %gmem_addr_4_read, i1 1" [top.cpp:178]   --->   Operation 61 'write' 'write_ln178' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.body275" [top.cpp:177]   --->   Operation 62 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('counter') [8]  (0 ns)
	'load' operation ('counter', top.cpp:186) on local variable 'counter' [20]  (0 ns)
	'add' operation ('add_ln186', top.cpp:186) [26]  (1.73 ns)
	'store' operation ('store_ln177', top.cpp:177) of variable 'add_ln186', top.cpp:186 on local variable 'counter' [44]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('skip_row_arr_load', top.cpp:179) on array 'skip_row_arr' [40]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln179', top.cpp:179) [41]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln179', top.cpp:179) [41]  (6.91 ns)

 <State 5>: 6.07ns
The critical path consists of the following:
	'load' operation ('src_counter_load', top.cpp:178) on local variable 'src_counter' [29]  (0 ns)
	'add' operation ('add_ln178', top.cpp:178) [32]  (2.55 ns)
	'add' operation ('add_ln178_1', top.cpp:178) [34]  (3.52 ns)

 <State 6>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 7>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 8>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 9>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 10>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 11>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 12>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', top.cpp:178) on port 'gmem' (top.cpp:178) [36]  (8 ns)

 <State 13>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', top.cpp:178) on port 'gmem' (top.cpp:178) [37]  (8 ns)

 <State 14>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln178', top.cpp:178) on port 'gmem' (top.cpp:178) [38]  (8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
