<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133366750908750%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201910001%26RESULT%3d1%26SIGN%3ddIdoUt4cWLcG4wraiqsCla8xO4k%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201910001&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201910001&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201910001&amp;v=MjE1MDlqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdkZDamtWcjNOTWpYU1pMRzRIOWpOcjQ5RlpZUUtESDg0dlI0VDY=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#33" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#40" data-title="2 &lt;b&gt;可编程延时单元结构&lt;/b&gt; ">2 <b>可编程延时单元结构</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#41" data-title="2.1 &lt;b&gt;总体设计&lt;/b&gt;">2.1 <b>总体设计</b></a></li>
                                                <li><a href="#45" data-title="2.2 &lt;b&gt;基本单元设计&lt;/b&gt;">2.2 <b>基本单元设计</b></a></li>
                                                <li><a href="#51" data-title="2.3 &lt;b&gt;细调延时单元&lt;/b&gt;">2.3 <b>细调延时单元</b></a></li>
                                                <li><a href="#55" data-title="2.4 &lt;b&gt;粗调延时单元&lt;/b&gt;">2.4 <b>粗调延时单元</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#62" data-title="3 &lt;b&gt;实验仿真分析&lt;/b&gt; ">3 <b>实验仿真分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#63" data-title="3.1 &lt;b&gt;具体应用&lt;/b&gt;">3.1 <b>具体应用</b></a></li>
                                                <li><a href="#66" data-title="3.2 &lt;b&gt;仿真结果&lt;/b&gt;">3.2 <b>仿真结果</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#74" data-title="4 &lt;b&gt;结束语&lt;/b&gt; ">4 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#35" data-title="&lt;b&gt;图&lt;/b&gt;1 FPGA&lt;b&gt;结构示意图&lt;/b&gt;"><b>图</b>1 FPGA<b>结构示意图</b></a></li>
                                                <li><a href="#37" data-title="&lt;b&gt;图&lt;/b&gt;2 IOE&lt;b&gt;示意图&lt;/b&gt;"><b>图</b>2 IOE<b>示意图</b></a></li>
                                                <li><a href="#44" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;两级调节延时单元示意图&lt;/b&gt;"><b>图</b>3 <b>两级调节延时单元示意图</b></a></li>
                                                <li><a href="#81" data-title="图4（a）与非门回环式延时单元；（b）；反相器延时单元；（c）简化的与非门回环式延时单元">图4（a）与非门回环式延时单元；（b）；反相器延时单元；（c）简化的与非门回环式延时单元</a></li>
                                                <li><a href="#53" data-title="&lt;b&gt;图&lt;/b&gt;5 &lt;b&gt;细调延时链&lt;/b&gt;"><b>图</b>5 <b>细调延时链</b></a></li>
                                                <li><a href="#54" data-title="&lt;b&gt;表&lt;/b&gt;1 SRAM&lt;b&gt;值与延时级数对应关系&lt;/b&gt;"><b>表</b>1 SRAM<b>值与延时级数对应关系</b></a></li>
                                                <li><a href="#82" data-title="图6（a）具有面积小特征的粗调延时链；（b）具有延时均匀特征的粗调延时链">图6（a）具有面积小特征的粗调延时链；（b）具有延时均匀特征的粗调延时链</a></li>
                                                <li><a href="#65" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;原理示意图&lt;/b&gt;"><b>图</b>7 <b>原理示意图</b></a></li>
                                                <li><a href="#68" data-title="&lt;b&gt;图&lt;/b&gt;8 &lt;b&gt;仿真波形&lt;/b&gt;"><b>图</b>8 <b>仿真波形</b></a></li>
                                                <li><a href="#69" data-title="&lt;b&gt;图&lt;/b&gt;9 &lt;b&gt;细调延时单元折线图&lt;/b&gt;"><b>图</b>9 <b>细调延时单元折线图</b></a></li>
                                                <li><a href="#70" data-title="&lt;b&gt;图&lt;/b&gt;10 &lt;b&gt;粗调延时单元折线图&lt;/b&gt;"><b>图</b>10 <b>粗调延时单元折线图</b></a></li>
                                                <li><a href="#71" data-title="&lt;b&gt;图&lt;/b&gt;11 &lt;b&gt;本方案与传统方案功耗对比&lt;/b&gt;"><b>图</b>11 <b>本方案与传统方案功耗对比</b></a></li>
                                                <li><a href="#76" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;本方案与传统方案参数比较&lt;/b&gt;"><b>表</b>2 <b>本方案与传统方案参数比较</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="83">


                                    <a id="bibliography_1" title=" Intel Corporation.Stratix Device Handbook[OL].San Jose,CA:Intel Corporation.January 2005.http://www.altera.com." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Stratix II Device Handbook">
                                        <b>[1]</b>
                                         Intel Corporation.Stratix Device Handbook[OL].San Jose,CA:Intel Corporation.January 2005.http://www.altera.com.
                                    </a>
                                </li>
                                <li id="85">


                                    <a id="bibliography_2" title=" Xilinx Corporation.Virtex-2 FPGA Data Sheet[OL].San Jose,CA:January 8,2004.http://www.xilinx.com." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Virtex-2 FPGA Data Sheet[OL]">
                                        <b>[2]</b>
                                         Xilinx Corporation.Virtex-2 FPGA Data Sheet[OL].San Jose,CA:January 8,2004.http://www.xilinx.com.
                                    </a>
                                </li>
                                <li id="87">


                                    <a id="bibliography_3" title=" NIHUR R,MAHUPATRA,ALWIN T,et al.Comparison and analysis of delay elements[C].Pmc.IEEE Computer Society Annual Workhop on VU/ (WU/2OW)J,2000:81-86." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Comparison and analysis of delay elements">
                                        <b>[3]</b>
                                         NIHUR R,MAHUPATRA,ALWIN T,et al.Comparison and analysis of delay elements[C].Pmc.IEEE Computer Society Annual Workhop on VU/ (WU/2OW)J,2000:81-86.
                                    </a>
                                </li>
                                <li id="89">


                                    <a id="bibliography_4" title=" JASIELSKI J,KUTA S,MACHOWSKI W,et al.An analog dual delay locked loop using coarse and fine programmable delay elements[C].MIXDES,2013:185-190." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An analog dual delay locked loop using coarse and fine programmable delay elements">
                                        <b>[4]</b>
                                         JASIELSKI J,KUTA S,MACHOWSKI W,et al.An analog dual delay locked loop using coarse and fine programmable delay elements[C].MIXDES,2013:185-190.
                                    </a>
                                </li>
                                <li id="91">


                                    <a id="bibliography_5" title=" BEEREL P A,OZDAG R O,FERRETTI M.A designer&#39;s guide to asynchronous VLSI[M].UK:Cambridge University Press,2010." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A designer&amp;#39;&amp;#39;s guide to asynchronous VLSI">
                                        <b>[5]</b>
                                         BEEREL P A,OZDAG R O,FERRETTI M.A designer&#39;s guide to asynchronous VLSI[M].UK:Cambridge University Press,2010.
                                    </a>
                                </li>
                                <li id="93">


                                    <a id="bibliography_6" title=" HECK G,HECK L,SINGHVI A,et al.Analysis and optimization of programmable delay elements for 2-phase bundled-data circuits[C].VLSID,2015:321-326." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Analysis and optimization of programmable delay elements for 2-phase bundled-data circuits">
                                        <b>[6]</b>
                                         HECK G,HECK L,SINGHVI A,et al.Analysis and optimization of programmable delay elements for 2-phase bundled-data circuits[C].VLSID,2015:321-326.
                                    </a>
                                </li>
                                <li id="95">


                                    <a id="bibliography_7" title=" JUNG Y,TEMES G C.Power efficient noise-coupled ΔΣADC with simple delay cells[J].Electronics letters,2017,53(11):712-713." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Power efficient noise-coupled ΔΣADC with simple delay cells">
                                        <b>[7]</b>
                                         JUNG Y,TEMES G C.Power efficient noise-coupled ΔΣADC with simple delay cells[J].Electronics letters,2017,53(11):712-713.
                                    </a>
                                </li>
                                <li id="97">


                                    <a id="bibliography_8" title=" HUA W,TADROS R N,BEEREL P.2 ps resolution-fine-grained delay element in 28 nm FDSOI[J].Electronics letters,2015,51(23):1848-1850." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=2 ps resolution-fine-grained delay element in 28 nm FDSOI">
                                        <b>[8]</b>
                                         HUA W,TADROS R N,BEEREL P.2 ps resolution-fine-grained delay element in 28 nm FDSOI[J].Electronics letters,2015,51(23):1848-1850.
                                    </a>
                                </li>
                                <li id="99">


                                    <a id="bibliography_9" title=" MOHAMMAD MAYMANDI-NEJAD,MANOJ SACHDEV.A digitally programmable delay element:design and analysis[J].IEEE transactions on very large scale integration (VLSI)systems,2003,11(5):871-878." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A digitally programmable delay element: design and anal-ysis">
                                        <b>[9]</b>
                                         MOHAMMAD MAYMANDI-NEJAD,MANOJ SACHDEV.A digitally programmable delay element:design and analysis[J].IEEE transactions on very large scale integration (VLSI)systems,2003,11(5):871-878.
                                    </a>
                                </li>
                                <li id="101">


                                    <a id="bibliography_10" title=" ZHANG J,COOPER S R,LAPIETRA A R,et al.A low power thyristor-based CMOS programmable delay element[C].ISCAS,2004:I-769-I-772." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=ASP-P1.3: A LOW POWER THYRISTOR-BASED CMOS PROGRAMMABLE DELAY ELEMENT">
                                        <b>[10]</b>
                                         ZHANG J,COOPER S R,LAPIETRA A R,et al.A low power thyristor-based CMOS programmable delay element[C].ISCAS,2004:I-769-I-772.
                                    </a>
                                </li>
                                <li id="103">


                                    <a id="bibliography_11" title=" MANJUNATH P V,BAGHYALAKSHMI H R.A low-power low-voltage CMOS thyristor based delay element[C].Second International Conference on Emerging Trends in Engineering and Technology,ICETET-09,2009:135-140." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A low-power low-voltage CMOS thyristor based delay element">
                                        <b>[11]</b>
                                         MANJUNATH P V,BAGHYALAKSHMI H R.A low-power low-voltage CMOS thyristor based delay element[C].Second International Conference on Emerging Trends in Engineering and Technology,ICETET-09,2009:135-140.
                                    </a>
                                </li>
                                <li id="105">


                                    <a id="bibliography_12" title=" 张彦龙,储鹏,文治平,等.数字控制可编程延时单元设计技术研究[J].微电子学与计算机,2007,24(8):142-144." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ200708044&amp;v=MjkzNDl0Yk1wNDlCWUlRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ2RkNqa1ZyM05NalhTWkxHNEg=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[12]</b>
                                         张彦龙,储鹏,文治平,等.数字控制可编程延时单元设计技术研究[J].微电子学与计算机,2007,24(8):142-144.
                                    </a>
                                </li>
                                <li id="107">


                                    <a id="bibliography_13" title=" Hong Y S,Kim Y B.Low Power Digital Temperature Sensor Using Modified Inverter Interlaced Cascaded Delay Cell [C].2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS),2018:29-32." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low Power Digital Temperature Sensor Using Modified Inverter Interlaced Cascaded Delay Cell">
                                        <b>[13]</b>
                                         Hong Y S,Kim Y B.Low Power Digital Temperature Sensor Using Modified Inverter Interlaced Cascaded Delay Cell [C].2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS),2018:29-32.
                                    </a>
                                </li>
                                <li id="109">


                                    <a id="bibliography_14" title=" Yu C Y,Chung C C,Yu C J,et al.A Low-Power DCO Using Interlaced Hysteresis Delay Cells [J].IEEE Transactions on Circuits and Systems II:Express Briefs,2012,59(10):672-677." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Low-Power DCO Using Interlaced Hysteresis Delay Cells">
                                        <b>[14]</b>
                                         Yu C Y,Chung C C,Yu C J,et al.A Low-Power DCO Using Interlaced Hysteresis Delay Cells [J].IEEE Transactions on Circuits and Systems II:Express Briefs,2012,59(10):672-677.
                                    </a>
                                </li>
                                <li id="111">


                                    <a id="bibliography_15" title=" Qiang H,Tao F,Xiangming D,et al.A low-power dco using inverter interlaced cascaded delay cell [J].Journal of Semiconductors,2014.35(11):115004." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=BDTX201411021&amp;v=MTQ0MDBKeW5mZHJHNEg5WE5ybzlIWllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ2RkNqa1ZyM04=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[15]</b>
                                         Qiang H,Tao F,Xiangming D,et al.A low-power dco using inverter interlaced cascaded delay cell [J].Journal of Semiconductors,2014.35(11):115004.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(10),1-5             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>适用于现场可编程门阵列I/O通道的可编程延时单元结构设计方法研究</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%AB%98%E4%B8%BD%E6%B1%9F&amp;code=30778789&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">高丽江</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%A8%E6%B5%B7%E9%92%A2&amp;code=09542516&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">杨海钢</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%9F%A6%E6%8F%B4%E4%B8%B0&amp;code=22550197&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">韦援丰</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%8E%E5%A8%81&amp;code=09559575&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">李威</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E7%94%B5%E5%AD%90%E5%AD%A6%E7%A0%94%E7%A9%B6%E6%89%80&amp;code=0227399&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院电子学研究所</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%A4%A7%E5%AD%A6&amp;code=1698842&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院大学</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E8%AE%A1%E7%AE%97%E6%8A%80%E6%9C%AF%E7%A0%94%E7%A9%B6%E6%89%80&amp;code=0142480&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院计算技术研究所</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>本文对FPGA芯片输入输出通道模块的可编程延时单元设计方法进行了研究,针对可编程延时单元所需的延时调整范围广、延时调整精度高、延时级数多的特性,提出了一种输入输出信号时序可调整的结构设计方法,以满足总线信号边沿对齐或电路建立与保持时间的要求.所设计的延时链采用粗调延时单元与细调延时单元相结合的方式提高精度和覆盖范围,并在较少的控制向量下,实现了45级延时.延时链延时步进精度为100 ps,延时最大值为4.58 ns.其功耗和面积分别是传统反相器链结构延时单元的34.5%和55.9%.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%8E%B0%E5%9C%BA%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%97%A8%E9%98%B5%E5%88%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">现场可编程门阵列;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%BB%86%E8%B0%83%E5%BB%B6%E6%97%B6%E5%8D%95%E5%85%83&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">细调延时单元;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%B2%97%E8%B0%83%E5%BB%B6%E6%97%B6%E5%8D%95%E5%85%83&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">粗调延时单元;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%BE%93%E5%85%A5%E8%BE%93%E5%87%BA%E9%80%9A%E9%81%93&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">输入输出通道;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    高丽江,男,(1982-),博士研究生,助理研究员．研究方向为可编程芯片结构设计与优化．;
                                </span>
                                <span>
                                    *杨海钢(通讯作者),男,(1960-),博士,研究员/教授,博士生导师．研究方向为可编程芯片设计技术、VLSI设计、电子设计自动化(EDA)技术．Email:yanghg@mail.ie.ac.cn．;
                                </span>
                                <span>
                                    韦援丰,男,(1982-),博士,助理研究员．研究方向为高速集成电路设计．;
                                </span>
                                <span>
                                    李威,女,(1983-),博士,副研究员,硕士生导师．研究方向为高性能芯片设计技术、VLSI设计、FPGA优化结构研究．;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2019-01-02</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金(61876172,61704173);</span>
                    </p>
            </div>
                    <h1><b>Research in to the programmable delay element structure design method for field programmable gate array I/O track</b></h1>
                    <h2>
                    <span>GAO Li-jiang</span>
                    <span>YANG Hai-gang</span>
                    <span>WEI Yuan-feng</span>
                    <span>LI Wei</span>
            </h2>
                    <h2>
                    <span>Institute of Electronics, Chinese Academy of Sciences</span>
                    <span>University of Chinese Academy of Sciences</span>
                    <span>Institute of Computing Technology, Chinese Academy of Sciences</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>In this paper, the programmable delay element of the input and output track module of the FPGA chip is studied. By designing the programmable delay element with wide delay adjustment range, high delay adjustment precision and many delay series, the requirements of the delay adjustment of bus signals to align bus edges or meet the requirement of setup/hold time are satisfied. The designmethod is proposed in detail. In the design, the fine-grained delay element and coarse-grained delay element are used to increase the step precision and delay range. Finally, the delay element with the precision of 100 ps and the range of 4.58 ns is implemented under the condition of fewer control vector, lower power dissipation and smaller area. The simulation result indicate that the power and area are only 34.5% and 55.9% compared with the traditional inverter chain structure.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Fine-Grained%20Delay%20Element&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Fine-Grained Delay Element;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Coarse-Grained%20Delay%20Element&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Coarse-Grained Delay Element;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Input%2FOutput%20Track&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Input/Output Track;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2019-01-02</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="33" name="33" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="34">延时单元广泛应用于超大规模集成电路设计领域,如延迟锁定环(Delay locked loop)、数字控制振荡器、时间数字转换器(TDC)、异步电路系统、可编程逻辑器件等.作为一种通用的信号处理器件,现场可编程门阵列(FPGA)以其固有的可编程性,具有灵活性高、并行性高、开发风险低等优点,广泛应用于各种数字系统领域.FPGA一般由可编程逻辑模块(Reconfigurable Logic Module,RLM)、可编程互连资源(Reconfigurable Routing,RR)、可编程输入/输出模块(Reconfiguable IOmodule,I/O)、嵌入式存储器(Block RAM, BRAM)、嵌入式数字信号处理器(DSP)等组成,如图1所示.</p>
                </div>
                <div class="area_img" id="35">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 FPGA结构示意图" src="Detail/GetImg?filename=images/WXYJ201910001_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 FPGA<b>结构示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="36">其中可编程输入输出模块除了具有实现各种电平标准,IO与芯核电平转换,ESD防护功能之外,还承担了芯片内部可编程资源与芯片外部数据的传输通道的作用.本文将承担芯片内部可编程逻辑资源与片外数据通道作用的这一部分电路称为输入输出通道(Input/Output Track,IOTRACK).IOTRACK最核心的电路称为IO单元(IO Element, IOE).这里的IOE可以实现输入信号的组合模式和寄存模式,同时可以实现输出信号的组合模式和寄存模式.其结构如图2所示.为了满足应用电路的各种需求,商用FPGA往往在IOE中放置各种可编程延时单元<citation id="113" type="reference"><link href="83" rel="bibliography" /><link href="85" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>.其作用包括:实现PAD-TO-PAD的零保持时间,调整总线数据的边沿对齐,增加时钟沿到输出的延时等功能.</p>
                </div>
                <div class="area_img" id="37">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_037.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 IOE示意图" src="Detail/GetImg?filename=images/WXYJ201910001_037.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 IOE<b>示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_037.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="38">根据应用电路需求,FPGA芯片的可编程延时单元往往要求具有较多的延时档数和较宽的覆盖范围.从原理上讲,一般需要覆盖时钟网络的延时范围(以满足对整个时钟周期的补偿),并具有尽可能多的档数(以满足信号延时的精细调整).为实现以上目的,需要设计可编程的延时单元.传统的可编程延时单元一般可分为包含模拟电路成分的延时单元和全数字电路延时单元<citation id="114" type="reference"><link href="87" rel="bibliography" /><link href="89" rel="bibliography" /><link href="91" rel="bibliography" /><link href="93" rel="bibliography" /><link href="95" rel="bibliography" /><link href="97" rel="bibliography" /><link href="99" rel="bibliography" /><link href="101" rel="bibliography" /><link href="103" rel="bibliography" /><link href="105" rel="bibliography" /><sup>[<a class="sup">3</a>,<a class="sup">4</a>,<a class="sup">5</a>,<a class="sup">6</a>,<a class="sup">7</a>,<a class="sup">8</a>,<a class="sup">9</a>,<a class="sup">10</a>,<a class="sup">11</a>,<a class="sup">12</a>]</sup></citation>.前者虽精度较高,但设计复杂;后者虽实现简单,但单调性差.</p>
                </div>
                <div class="p1">
                    <p id="39">为克服传统延时单元的缺点,本文对可编程延时单元设计方法进行了研究,提出一种新颖的可编程延时单元结构.结果显示,本结构具有单调性好、线性度好、精度高、级数多,覆盖范围广的特点,且很好地控制了延时单元的控制向量长度(FPGA器件的可编程延时单元一般采用SRAM控制,减少向量长度,可以减少SRAM资源的消耗,从而减小面积).</p>
                </div>
                <h3 id="40" name="40" class="anchor-tag">2 <b>可编程延时单元结构</b></h3>
                <h4 class="anchor-tag" id="41" name="41">2.1 <b>总体设计</b></h4>
                <div class="p1">
                    <p id="42">本文提出的可编程延时单元采用粗调延时与细调延时相结合的方式来实现.电路总体结构如图3所示,其中粗调延时单元和细调延时单元的位置可以互换,R为对粗调延时单元和细调延时单元进行延时大小控制的SRAM.其中粗调延时单元的目的是覆盖尽可能大的延时范围,细调延时单元的目的是提高延时的精度和细粒度调整.</p>
                </div>
                <div class="p1">
                    <p id="43">本文设计了两种粗调延时单元,一种具有面积小的特征,另一种具有延时均匀的特征.第一种粗调延时单元由反相器链和回环式延时链组合构成,延时均匀特征的延时单元由回环式延时链独自构成.细调延时采用与非门回环式独自构成.二者结合起来可以实现较少SRAM控制端的条件下,得到多级延时和延时步进精度的精确控制.</p>
                </div>
                <div class="area_img" id="44">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 两级调节延时单元示意图" src="Detail/GetImg?filename=images/WXYJ201910001_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>两级调节延时单元示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="45" name="45">2.2 <b>基本单元设计</b></h4>
                <div class="p1">
                    <p id="46">图4的(a)、(b)和(c)分别为与非门构成的回环式延时基本单元、反相器构成的延时基本单元和简化的与非门回环式延时单元.其中4(a)为基本结构,4(b)和4(c)为针对中4(a)的改进结构.</p>
                </div>
                <div class="p1">
                    <p id="47">图4(a)的工作原理为:当R为高时,dout1≅din1,dout2≅din2,该单元为延时中继模式(或称为延时累加模式);当R为低时,该单元为延时回转模式,dout2=din1.(b)的功能比较简单,dout1≅din1,dout2≅din2,该单元同样具有延时中继模式(或称为延时累加模式)和延时回转模式,与(a)不同的是:(a)的模式控制由SRAM实现,(b)延时回转模式通过直接将dout1与din2相连构成.(c)的功能也比较简单,其中的R可以接SRAM,也可以接固定高电平,其存在的意义是在特定场合(用在延时链的最后一级)克服(b)延时单元延时与(a)不容易完全匹配的缺点,同时有克服了(a)的面积较大的缺点.(c)的实现方式为在(a)的基础上将虚线所示的与非门和反相器删除.延时单元(c)同样具有延时累加模式和延时回转模式.</p>
                </div>
                <div class="area_img" id="81">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_08100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4（a）与非门回环式延时单元；（b）；反相器延时单元；（c）简化的与非门回环式延时单元" src="Detail/GetImg?filename=images/WXYJ201910001_08100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4（a）与非门回环式延时单元；（b）；反相器延时单元；（c）简化的与非门回环式延时单元  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_08100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="51" name="51">2.3 <b>细调延时单元</b></h4>
                <div class="p1">
                    <p id="52">图5为由图4(a)组成的细调延时链.其构成方式为回环式延时单元直接串联,前级的dout1连接邻接级的din1,邻接级的dout2连接前级的din2,依次类推.末级延时单元的dout1接自身的din2.需要注意的是,从逻辑级数来看,末级延时单元可以替换为简化的回环式延时单元.对于图5所示的4级延时单元,需要3个控制SRAM,原因是最后一级的SRAM可以与前面一级的SRAM共用.SRAM码值与延时级数的对应关系如表1所示.</p>
                </div>
                <div class="area_img" id="53">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_053.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 细调延时链" src="Detail/GetImg?filename=images/WXYJ201910001_053.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 <b>细调延时链</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_053.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="54">
                    <p class="img_tit"><b>表</b>1 SRAM<b>值与延时级数对应关系</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="54" border="1"><tr><td><br /></td><td>R1</td><td>R2</td><td>R3</td></tr><tr><td><br />Delay0</td><td>0</td><td>0</td><td>0</td></tr><tr><td><br />Delay1</td><td>1</td><td>0</td><td>0</td></tr><tr><td><br />Delay2</td><td>1</td><td>1</td><td>0</td></tr><tr><td><br />Delay3</td><td>1</td><td>1</td><td>1</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="55" name="55">2.4 <b>粗调延时单元</b></h4>
                <div class="p1">
                    <p id="56">图6(a)为具有小面积特征的的粗调延时单元,其构成方式为回环式延时单元后面串联k级反相器延时单元构成第一级粗调延时,该级延时大小等于两级与非门的延时和2k级反相器延时,第一级粗调延时后面串联若干级延时大小相同或不同的同类粗调延时单元级.</p>
                </div>
                <div class="p1">
                    <p id="57">图6(b)为具有延时均匀特征的粗调延时单元的示意图,其构成方式与(a)类似,只是将(a)中的反相器延时单元替换为简化的与非门回环式延时单元.每一级粗调延时级的所有回环式延时单元的控制端R,要接到一起,最终通过SRAM来控制.需要注意的是,从逻辑级数来看,末级延时单元可以替换为简化的回环式延时单元.</p>
                </div>
                <div class="area_img" id="82">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_08200.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6（a）具有面积小特征的粗调延时链；（b）具有延时均匀特征的粗调延时链" src="Detail/GetImg?filename=images/WXYJ201910001_08200.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图6（a）具有面积小特征的粗调延时链；（b）具有延时均匀特征的粗调延时链  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_08200.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="60">第一种粗调延时单元具有小面积特征的原因是:与非门回环式延时单元需要3个与非门和1个反相器构成,显然面积比由两个反相器构成的延时单元的面积大,而延时大小却可以通过合理设计参数使二者延时相当.</p>
                </div>
                <div class="p1">
                    <p id="61">第二种粗调延时单元具有延时步进均匀特征的原因是,每个延时级的延时大小等于单个与非门回环式延时级的两个与非门延时值的整数倍,因此,粗调粒度是可控的,而第一种的粗调粒度受PVT条件的影响,粗调粒度很难在不同PVT条件下均控制在两个与非门延时值的整数倍.</p>
                </div>
                <h3 id="62" name="62" class="anchor-tag">3 <b>实验仿真分析</b></h3>
                <h4 class="anchor-tag" id="63" name="63">3.1 <b>具体应用</b></h4>
                <div class="p1">
                    <p id="64">为减少面积,采用第一种粗调延时单元和细调延时单元构成的可编程延时单元为基本结构,设计了一个具有45级延时的延时模块:在具体实现上将粗调延时设置为4级(需要4个控制SRAM),细调延时设置为9级(需要8个控制SRAM),粗调延时每级总延时需不小于细调延时的最大范围,采用一级与非门回环式延时单元,其余延时可以用反相器链来实现;细调延时的9级延时可以全部采用与非门回环式延时单元;该延时单元总共需要12个控制SRAM.在使用时,若要得到13级延时,则可将粗调设计为1级延时(相当与细调的9级),细调设置为4级,则可以得到13级的延时.设计工艺采用中芯国际CMOS 40 nm工艺,原理示意图如图7所示.</p>
                </div>
                <div class="area_img" id="65">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_065.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 原理示意图" src="Detail/GetImg?filename=images/WXYJ201910001_065.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>原理示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_065.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="66" name="66">3.2 <b>仿真结果</b></h4>
                <div class="p1">
                    <p id="67">图8展示了本文提出的可编程延时单元从输入到输出的各级延时单元仿真波形叠加图,从波形图上可以直观地看到,各级细调延时单元步进几乎完全一致,粗调延时步进几乎完全一致.图9与图10展示了细调延时单元和粗调延时单元各延时档位的延时折线图,图中蓝色折线表示上升延时档,红色折线表示下降延时档.由于上升延时与下降延时基本一致,且延时线性度很好,所以红色折线与蓝色折线几乎完全重合,且呈直线状,其斜率近似为常量.图12展示了本方案与反相器链方案实现不同档延时的功耗对比折线图.其中功耗为数据率200M时测得的结果,从折线图可以看出,本方案在功耗方面随着实际实用延时级数的增加而增加,而反相器方案的延时则基本保持恒定,原因在于本方案只有实际发生作用的延时子单元消耗动态功耗,而后级不用的子单元则只消耗静态功耗,而反相器链构成的延时单元则总是消耗动态功耗.</p>
                </div>
                <div class="area_img" id="68">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 仿真波形" src="Detail/GetImg?filename=images/WXYJ201910001_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>8 <b>仿真波形</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="69">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 细调延时单元折线图" src="Detail/GetImg?filename=images/WXYJ201910001_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>9 <b>细调延时单元折线图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="70">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图10 粗调延时单元折线图" src="Detail/GetImg?filename=images/WXYJ201910001_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>10 <b>粗调延时单元折线图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="71">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910001_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图11 本方案与传统方案功耗对比" src="Detail/GetImg?filename=images/WXYJ201910001_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>11 <b>本方案与传统方案功耗对比</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910001_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="73">表2为本反案与采用反相器链结合多路选择器方案以及文献<citation id="115" type="reference">[<a class="sup">11</a>,<a class="sup">13</a>,<a class="sup">14</a>,<a class="sup">15</a>]</citation>实现的延时单元在延时范围、功耗和面积方面的数据对比.其中本方案与反相器方案的实现工艺相同,文献<citation id="116" type="reference">[<a class="sup">11</a>,<a class="sup">13</a>,<a class="sup">14</a>,<a class="sup">15</a>]</citation>结构的数据来自相关文献.从数据来看,本方案与反相器方案实现了更精细而准确的延时调整,而平均功耗仅为传统反相器方案的34.5%,面积为传统反相器方案的55.9%.</p>
                </div>
                <h3 id="74" name="74" class="anchor-tag">4 <b>结束语</b></h3>
                <div class="p1">
                    <p id="75">本文针对FPGA芯片输入输出通道IOE的可编程延时单元设计进行了深入研究,设计了粗调延时与细调相结合的可编程延时单元结构,对粗调延时单元和细调延时单元的电路设计进行了详细阐释,并进行了电路实现、版图设计和Spice仿真.结果显示,相比传统方案,本设计在更小面积代价、控制代价和功耗代价条件下实现了延时级数多、延时精度高的特点.延时的精细调整,有利于总线数据的对齐,对FPGA输入输出模块的延时调整功能提供了很好的方案.</p>
                </div>
                <div class="area_img" id="76">
                    <p class="img_tit"><b>表</b>2 <b>本方案与传统方案参数比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="76" border="1"><tr><td></td><td>延时<br />级数</td><td>控制<br />SRAM<br />(位)</td><td>延时<br />范围<br />(ps)</td><td>平均功耗(μW)</td><td>最小功耗(μW)</td><td>最大功耗(μW)</td><td>面积(μm<sup>2</sup>)</td><td>工艺(nm)</td></tr><tr><td><br />本方案</td><td>45</td><td>12</td><td>4 580</td><td>16.3<br />(200M数据率)</td><td>6.99<br />(200M数据率)</td><td>25.6<br />(200M数据率)</td><td>103</td><td>40</td></tr><tr><td><br />传统反相器链方案<sup>[13]</sup></td><td>40</td><td>13</td><td>4 700</td><td>47.2<br />(200M数据率)</td><td>47.0<br />(200M数据率)</td><td>47.5<br />(200M数据率)</td><td>184</td><td>40</td></tr><tr><td><br />CMOS Thyristor<sup>[11]</sup></td><td></td><td></td><td>9 000</td><td></td><td>29</td><td>243</td><td></td><td>130</td></tr><tr><td><br />IHDC<sup>[14]</sup></td><td>5</td><td></td><td>7 019</td><td>14.799<br />(500K数据率)</td><td>14.799<br />(500K数据率)</td><td>14.799<br />(500K数据率)</td><td></td><td>180</td></tr><tr><td><br />IICDC<sup>[15]</sup></td><td>8</td><td></td><td>6 990</td><td>9.514<br />(500K数据率)</td><td>9.514<br />(500K数据率)</td><td>9.514<br />(500K数据率)</td><td></td><td>180</td></tr><tr><td><br />Modified IICDC<sup>[13]</sup></td><td>1</td><td></td><td>6 987</td><td>7.576<br />(500K数据率)</td><td>7.576<br />(500K数据率)</td><td>7.576<br />(500K数据率)</td><td></td><td>180</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="83">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Stratix II Device Handbook">

                                <b>[1]</b> Intel Corporation.Stratix Device Handbook[OL].San Jose,CA:Intel Corporation.January 2005.http://www.altera.com.
                            </a>
                        </p>
                        <p id="85">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Virtex-2 FPGA Data Sheet[OL]">

                                <b>[2]</b> Xilinx Corporation.Virtex-2 FPGA Data Sheet[OL].San Jose,CA:January 8,2004.http://www.xilinx.com.
                            </a>
                        </p>
                        <p id="87">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Comparison and analysis of delay elements">

                                <b>[3]</b> NIHUR R,MAHUPATRA,ALWIN T,et al.Comparison and analysis of delay elements[C].Pmc.IEEE Computer Society Annual Workhop on VU/ (WU/2OW)J,2000:81-86.
                            </a>
                        </p>
                        <p id="89">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An analog dual delay locked loop using coarse and fine programmable delay elements">

                                <b>[4]</b> JASIELSKI J,KUTA S,MACHOWSKI W,et al.An analog dual delay locked loop using coarse and fine programmable delay elements[C].MIXDES,2013:185-190.
                            </a>
                        </p>
                        <p id="91">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A designer&amp;#39;&amp;#39;s guide to asynchronous VLSI">

                                <b>[5]</b> BEEREL P A,OZDAG R O,FERRETTI M.A designer's guide to asynchronous VLSI[M].UK:Cambridge University Press,2010.
                            </a>
                        </p>
                        <p id="93">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Analysis and optimization of programmable delay elements for 2-phase bundled-data circuits">

                                <b>[6]</b> HECK G,HECK L,SINGHVI A,et al.Analysis and optimization of programmable delay elements for 2-phase bundled-data circuits[C].VLSID,2015:321-326.
                            </a>
                        </p>
                        <p id="95">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Power efficient noise-coupled ΔΣADC with simple delay cells">

                                <b>[7]</b> JUNG Y,TEMES G C.Power efficient noise-coupled ΔΣADC with simple delay cells[J].Electronics letters,2017,53(11):712-713.
                            </a>
                        </p>
                        <p id="97">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=2 ps resolution-fine-grained delay element in 28 nm FDSOI">

                                <b>[8]</b> HUA W,TADROS R N,BEEREL P.2 ps resolution-fine-grained delay element in 28 nm FDSOI[J].Electronics letters,2015,51(23):1848-1850.
                            </a>
                        </p>
                        <p id="99">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A digitally programmable delay element: design and anal-ysis">

                                <b>[9]</b> MOHAMMAD MAYMANDI-NEJAD,MANOJ SACHDEV.A digitally programmable delay element:design and analysis[J].IEEE transactions on very large scale integration (VLSI)systems,2003,11(5):871-878.
                            </a>
                        </p>
                        <p id="101">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=ASP-P1.3: A LOW POWER THYRISTOR-BASED CMOS PROGRAMMABLE DELAY ELEMENT">

                                <b>[10]</b> ZHANG J,COOPER S R,LAPIETRA A R,et al.A low power thyristor-based CMOS programmable delay element[C].ISCAS,2004:I-769-I-772.
                            </a>
                        </p>
                        <p id="103">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A low-power low-voltage CMOS thyristor based delay element">

                                <b>[11]</b> MANJUNATH P V,BAGHYALAKSHMI H R.A low-power low-voltage CMOS thyristor based delay element[C].Second International Conference on Emerging Trends in Engineering and Technology,ICETET-09,2009:135-140.
                            </a>
                        </p>
                        <p id="105">
                            <a id="bibliography_12" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ200708044&amp;v=MzA3NjRSTE9lWmVWdkZDamtWcjNOTWpYU1pMRzRIdGJNcDQ5QllJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1U=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[12]</b> 张彦龙,储鹏,文治平,等.数字控制可编程延时单元设计技术研究[J].微电子学与计算机,2007,24(8):142-144.
                            </a>
                        </p>
                        <p id="107">
                            <a id="bibliography_13" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low Power Digital Temperature Sensor Using Modified Inverter Interlaced Cascaded Delay Cell">

                                <b>[13]</b> Hong Y S,Kim Y B.Low Power Digital Temperature Sensor Using Modified Inverter Interlaced Cascaded Delay Cell [C].2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS),2018:29-32.
                            </a>
                        </p>
                        <p id="109">
                            <a id="bibliography_14" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Low-Power DCO Using Interlaced Hysteresis Delay Cells">

                                <b>[14]</b> Yu C Y,Chung C C,Yu C J,et al.A Low-Power DCO Using Interlaced Hysteresis Delay Cells [J].IEEE Transactions on Circuits and Systems II:Express Briefs,2012,59(10):672-677.
                            </a>
                        </p>
                        <p id="111">
                            <a id="bibliography_15" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=BDTX201411021&amp;v=MjYyNzF2RkNqa1ZyM05KeW5mZHJHNEg5WE5ybzlIWllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVY=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[15]</b> Qiang H,Tao F,Xiangming D,et al.A low-power dco using inverter interlaced cascaded delay cell [J].Journal of Semiconductors,2014.35(11):115004.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201910001" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201910001&amp;v=MjE1MDlqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdkZDamtWcjNOTWpYU1pMRzRIOWpOcjQ5RlpZUUtESDg0dlI0VDY=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
