// Seed: 2290987257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_7 = -1;
  supply1 id_8, id_9 = -1;
  for (id_10 = 1 - 1; 1; id_2 = -1 !== id_8) begin : LABEL_0
    begin : LABEL_0
      id_11(
          id_6, 1'h0
      );
    end
  end
  assign id_4 = id_9;
  wire id_12, id_13, id_14;
  tri1 id_15;
  wor id_16, id_17;
  wire id_18;
  assign id_3 = id_9;
  assign id_3 = id_7;
  wire  id_19;
  uwire id_20 = id_10;
  wor   id_21 = id_9;
  assign id_15 = 1;
  always if (id_9) id_17 = -1;
  wire id_22;
  wire id_23, id_24;
  id_25(
      id_3 ? 1 : 1'b0
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  tri id_4 = -1;
endmodule
