v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 54000 40100 9 10 1 0 0 0 1
S A Burrows
T 53900 40400 9 10 1 0 0 0 1
A
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 50100 40700 9 10 1 0 0 0 1
Analog Signal Filtering
T 50100 40400 9 10 1 0 0 0 1
THERMAL_REG.sch
C 41700 44800 1 270 0 capacitor-1.sym
{
T 42400 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 42600 44600 5 10 0 0 270 0 1
symversion=0.1
T 41500 44500 5 10 1 1 0 0 1
refdes=C88
T 41500 44100 5 10 1 1 0 0 1
value=DNI
T 41700 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
}
C 42800 44800 1 270 0 capacitor-1.sym
{
T 43500 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 43700 44600 5 10 0 0 270 0 1
symversion=0.1
T 42600 44500 5 10 1 1 0 0 1
refdes=C89
T 42600 44100 5 10 1 1 0 0 1
value=DNI
T 42800 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
}
C 41800 45000 1 180 0 resistor-1.sym
{
T 41500 44600 5 10 0 0 180 0 1
device=RESISTOR
T 40900 45100 5 10 1 1 0 0 1
refdes=R85
T 41700 45200 5 10 1 1 180 0 1
value=0 Ω
T 41800 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
}
C 42900 45000 1 180 0 resistor-1.sym
{
T 42600 44600 5 10 0 0 180 0 1
device=RESISTOR
T 42000 45100 5 10 1 1 0 0 1
refdes=R86
T 42800 45200 5 10 1 1 180 0 1
value=0 Ω
T 42900 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
}
C 43100 43700 1 0 0 io-1.sym
{
T 43900 43700 5 10 0 1 0 0 1
net=AIN0-:1
T 43300 44300 5 10 0 0 0 0 1
device=none
T 43400 44000 5 10 1 1 0 1 1
value=AIN0-
}
C 43100 44800 1 0 0 io-1.sym
{
T 43900 44800 5 10 0 1 0 0 1
net=AIN0+:1
T 43300 45400 5 10 0 0 0 0 1
device=none
T 43400 45100 5 10 1 1 0 1 1
value=AIN0+
}
C 43100 41700 1 0 0 io-1.sym
{
T 43900 41700 5 10 0 1 0 0 1
net=AIN1-:1
T 43300 42300 5 10 0 0 0 0 1
device=none
T 43400 42100 5 10 1 1 0 1 1
value=AIN1-
}
C 43100 42800 1 0 0 io-1.sym
{
T 43900 42800 5 10 0 1 0 0 1
net=AIN1+:1
T 43300 43400 5 10 0 0 0 0 1
device=none
T 43400 43100 5 10 1 1 0 1 1
value=AIN1+
}
C 47500 44800 1 0 0 io-1.sym
{
T 48300 44800 5 10 0 1 0 0 1
net=AIN2+:1
T 47700 45400 5 10 0 0 0 0 1
device=none
T 47800 45100 5 10 1 1 0 1 1
value=AIN2+
}
C 47500 43700 1 0 0 io-1.sym
{
T 48300 43700 5 10 0 1 0 0 1
net=AIN2-:1
T 47700 44300 5 10 0 0 0 0 1
device=none
T 47800 44000 5 10 1 1 0 1 1
value=AIN2-
}
C 47500 42800 1 0 0 io-1.sym
{
T 48300 42800 5 10 0 1 0 0 1
net=AIN3+:1
T 47700 43400 5 10 0 0 0 0 1
device=none
T 47800 43100 5 10 1 1 0 1 1
value=AIN3+
}
C 47500 41700 1 0 0 io-1.sym
{
T 48300 41700 5 10 0 1 0 0 1
net=AIN3-:1
T 47700 42300 5 10 0 0 0 0 1
device=none
T 47800 42000 5 10 1 1 0 1 1
value=AIN3-
}
C 51800 44800 1 0 0 io-1.sym
{
T 52600 44800 5 10 0 1 0 0 1
net=AIN4+:1
T 52000 45400 5 10 0 0 0 0 1
device=none
T 52100 45100 5 10 1 1 0 1 1
value=AIN4+
}
C 51800 43700 1 0 0 io-1.sym
{
T 52600 43700 5 10 0 1 0 0 1
net=AIN4-:1
T 52000 44300 5 10 0 0 0 0 1
device=none
T 52100 44000 5 10 1 1 0 1 1
value=AIN4-
}
C 51800 42800 1 0 0 io-1.sym
{
T 52600 42800 5 10 0 1 0 0 1
net=AIN5+:1
T 52000 43400 5 10 0 0 0 0 1
device=none
T 52100 43100 5 10 1 1 0 1 1
value=AIN5+
}
C 51800 41700 1 0 0 io-1.sym
{
T 52600 41700 5 10 0 1 0 0 1
net=AIN5-:1
T 52000 42300 5 10 0 0 0 0 1
device=none
T 52100 42000 5 10 1 1 0 1 1
value=AIN5-
}
C 56200 42800 1 0 0 io-1.sym
{
T 57000 42800 5 10 0 1 0 0 1
net=AIN7+:1
T 56400 43400 5 10 0 0 0 0 1
device=none
T 56500 43100 5 10 1 1 0 1 1
value=AIN7+
}
C 56200 41700 1 0 0 io-1.sym
{
T 57000 41700 5 10 0 1 0 0 1
net=AIN7-:1
T 56400 42300 5 10 0 0 0 0 1
device=none
T 56500 42000 5 10 1 1 0 1 1
value=AIN7-
}
C 41800 43900 1 180 0 resistor-1.sym
{
T 41500 43500 5 10 0 0 180 0 1
device=RESISTOR
T 40800 43500 5 10 1 1 0 0 1
refdes=R87
T 41600 43600 5 10 1 1 180 0 1
value=0 Ω
T 41800 43900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
}
C 40800 43900 1 180 0 io-1.sym
{
T 40000 43500 5 10 0 1 0 0 1
net=AVSSX:1
T 40600 43300 5 10 0 0 180 0 1
device=none
T 40600 44000 5 10 1 1 180 1 1
value=AVSSX
}
C 40800 45000 1 180 0 io-1.sym
{
T 40000 44600 5 10 0 1 0 0 1
net=A0+:1
T 40600 44400 5 10 0 0 180 0 1
device=none
T 40500 45100 5 10 1 1 180 1 1
value=A0+
}
N 40800 44900 40900 44900 4
N 41800 44900 42000 44900 4
N 41900 44800 41900 44900 4
N 43000 44800 43000 44900 4
N 42900 44900 43100 44900 4
N 43100 43800 41800 43800 4
N 41900 43900 41900 43800 4
N 43000 43900 43000 43800 4
N 40900 43800 40800 43800 4
C 41700 42800 1 270 0 capacitor-1.sym
{
T 42400 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 42600 42600 5 10 0 0 270 0 1
symversion=0.1
T 41700 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 41500 42500 5 10 1 1 0 0 1
refdes=C90
T 41500 42100 5 10 1 1 0 0 1
value=DNI
}
C 42800 42800 1 270 0 capacitor-1.sym
{
T 43500 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 43700 42600 5 10 0 0 270 0 1
symversion=0.1
T 42800 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 42600 42500 5 10 1 1 0 0 1
refdes=C91
T 42600 42100 5 10 1 1 0 0 1
value=DNI
}
C 41800 43000 1 180 0 resistor-1.sym
{
T 41500 42600 5 10 0 0 180 0 1
device=RESISTOR
T 41800 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 40900 43100 5 10 1 1 0 0 1
refdes=R88
T 41700 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 42900 43000 1 180 0 resistor-1.sym
{
T 42600 42600 5 10 0 0 180 0 1
device=RESISTOR
T 42900 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 42000 43100 5 10 1 1 0 0 1
refdes=R89
T 42800 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 41800 41900 1 180 0 resistor-1.sym
{
T 41500 41500 5 10 0 0 180 0 1
device=RESISTOR
T 41800 41900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 40800 41500 5 10 1 1 0 0 1
refdes=R90
T 41600 41600 5 10 1 1 180 0 1
value=0 Ω
}
C 40800 41900 1 180 0 io-1.sym
{
T 40000 41500 5 10 0 1 0 0 1
net=AVSSX:1
T 40600 41300 5 10 0 0 180 0 1
device=none
T 40600 42000 5 10 1 1 180 1 1
value=AVSSX
}
C 40800 43000 1 180 0 io-1.sym
{
T 40000 42600 5 10 0 1 0 0 1
net=A1+:1
T 40600 42400 5 10 0 0 180 0 1
device=none
T 40500 43100 5 10 1 1 180 1 1
value=A1+
}
N 40800 42900 40900 42900 4
N 41800 42900 42000 42900 4
N 41900 42800 41900 42900 4
N 43000 42800 43000 42900 4
N 42900 42900 43100 42900 4
N 43100 41800 41800 41800 4
N 41900 41900 41900 41800 4
N 43000 41900 43000 41800 4
N 40900 41800 40800 41800 4
C 46100 44800 1 270 0 capacitor-1.sym
{
T 46800 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 47000 44600 5 10 0 0 270 0 1
symversion=0.1
T 46100 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 45900 44500 5 10 1 1 0 0 1
refdes=C92
T 45900 44100 5 10 1 1 0 0 1
value=DNI
}
C 47200 44800 1 270 0 capacitor-1.sym
{
T 47900 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 48100 44600 5 10 0 0 270 0 1
symversion=0.1
T 47200 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 47000 44500 5 10 1 1 0 0 1
refdes=C93
T 47000 44100 5 10 1 1 0 0 1
value=DNI
}
C 46200 45000 1 180 0 resistor-1.sym
{
T 45900 44600 5 10 0 0 180 0 1
device=RESISTOR
T 46200 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 45300 45100 5 10 1 1 0 0 1
refdes=R91
T 46100 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 47300 45000 1 180 0 resistor-1.sym
{
T 47000 44600 5 10 0 0 180 0 1
device=RESISTOR
T 47300 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 46400 45100 5 10 1 1 0 0 1
refdes=R92
T 47200 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 46200 43900 1 180 0 resistor-1.sym
{
T 45900 43500 5 10 0 0 180 0 1
device=RESISTOR
T 46200 43900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 45200 43500 5 10 1 1 0 0 1
refdes=R93
T 46000 43600 5 10 1 1 180 0 1
value=0 Ω
}
C 45200 43900 1 180 0 io-1.sym
{
T 44400 43500 5 10 0 1 0 0 1
net=AVSSX:1
T 45000 43300 5 10 0 0 180 0 1
device=none
T 45000 44000 5 10 1 1 180 1 1
value=AVSSX
}
C 45200 45000 1 180 0 io-1.sym
{
T 44400 44600 5 10 0 1 0 0 1
net=A2+:1
T 45000 44400 5 10 0 0 180 0 1
device=none
T 44900 45100 5 10 1 1 180 1 1
value=A2+
}
N 45200 44900 45300 44900 4
N 46200 44900 46400 44900 4
N 46300 44800 46300 44900 4
N 47400 44800 47400 44900 4
N 47300 44900 47500 44900 4
N 47500 43800 46200 43800 4
N 46300 43900 46300 43800 4
N 47400 43900 47400 43800 4
N 45300 43800 45200 43800 4
C 46100 42800 1 270 0 capacitor-1.sym
{
T 46800 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 47000 42600 5 10 0 0 270 0 1
symversion=0.1
T 46100 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 45900 42500 5 10 1 1 0 0 1
refdes=C94
T 45900 42100 5 10 1 1 0 0 1
value=DNI
}
C 47200 42800 1 270 0 capacitor-1.sym
{
T 47900 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 48100 42600 5 10 0 0 270 0 1
symversion=0.1
T 47200 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 47000 42500 5 10 1 1 0 0 1
refdes=C95
T 47000 42100 5 10 1 1 0 0 1
value=DNI
}
C 46200 43000 1 180 0 resistor-1.sym
{
T 45900 42600 5 10 0 0 180 0 1
device=RESISTOR
T 46200 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 45300 43100 5 10 1 1 0 0 1
refdes=R94
T 46100 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 47300 43000 1 180 0 resistor-1.sym
{
T 47000 42600 5 10 0 0 180 0 1
device=RESISTOR
T 47300 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 46400 43100 5 10 1 1 0 0 1
refdes=R95
T 47200 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 46200 41900 1 180 0 resistor-1.sym
{
T 45900 41500 5 10 0 0 180 0 1
device=RESISTOR
T 46200 41900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 45200 41500 5 10 1 1 0 0 1
refdes=R96
T 46400 41600 5 10 1 1 180 0 1
value=0 Ω
}
C 45200 41900 1 180 0 io-1.sym
{
T 44400 41500 5 10 0 1 0 0 1
net=AVSSX:1
T 45000 41300 5 10 0 0 180 0 1
device=none
T 45000 42000 5 10 1 1 180 1 1
value=AVSSX
}
C 45200 43000 1 180 0 io-1.sym
{
T 44400 42600 5 10 0 1 0 0 1
net=A3+:1
T 45000 42400 5 10 0 0 180 0 1
device=none
T 44900 43100 5 10 1 1 180 1 1
value=A3+
}
N 45200 42900 45300 42900 4
N 46200 42900 46400 42900 4
N 46300 42800 46300 42900 4
N 47400 42800 47400 42900 4
N 47300 42900 47500 42900 4
N 47500 41800 46200 41800 4
N 46300 41900 46300 41800 4
N 47400 41900 47400 41800 4
N 45300 41800 45200 41800 4
C 50400 44800 1 270 0 capacitor-1.sym
{
T 51100 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 51300 44600 5 10 0 0 270 0 1
symversion=0.1
T 50400 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 50200 44500 5 10 1 1 0 0 1
refdes=C96
T 50200 44100 5 10 1 1 0 0 1
value=DNI
}
C 51500 44800 1 270 0 capacitor-1.sym
{
T 52200 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 52400 44600 5 10 0 0 270 0 1
symversion=0.1
T 51500 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 51300 44500 5 10 1 1 0 0 1
refdes=C97
T 51300 44100 5 10 1 1 0 0 1
value=DNI
}
C 50500 45000 1 180 0 resistor-1.sym
{
T 50200 44600 5 10 0 0 180 0 1
device=RESISTOR
T 50500 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 49600 45100 5 10 1 1 0 0 1
refdes=R97
T 50400 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 51600 45000 1 180 0 resistor-1.sym
{
T 51300 44600 5 10 0 0 180 0 1
device=RESISTOR
T 51600 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 50700 45100 5 10 1 1 0 0 1
refdes=R98
T 51500 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 50500 43900 1 180 0 resistor-1.sym
{
T 50200 43500 5 10 0 0 180 0 1
device=RESISTOR
T 50500 43900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 49500 43500 5 10 1 1 0 0 1
refdes=R99
T 50300 43600 5 10 1 1 180 0 1
value=0 Ω
}
C 49500 43900 1 180 0 io-1.sym
{
T 48700 43500 5 10 0 1 0 0 1
net=AVSSX:1
T 49300 43300 5 10 0 0 180 0 1
device=none
T 49300 44000 5 10 1 1 180 1 1
value=AVSSX
}
C 49500 45000 1 180 0 io-1.sym
{
T 48700 44600 5 10 0 1 0 0 1
net=A4+:1
T 49300 44400 5 10 0 0 180 0 1
device=none
T 49200 45100 5 10 1 1 180 1 1
value=A4+
}
N 49500 44900 49600 44900 4
N 50500 44900 50700 44900 4
N 50600 44800 50600 44900 4
N 51700 44800 51700 44900 4
N 51600 44900 51800 44900 4
N 51800 43800 50500 43800 4
N 50600 43900 50600 43800 4
N 51700 43900 51700 43800 4
N 49600 43800 49500 43800 4
C 50400 42800 1 270 0 capacitor-1.sym
{
T 51100 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 51300 42600 5 10 0 0 270 0 1
symversion=0.1
T 50400 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 50200 42500 5 10 1 1 0 0 1
refdes=C98
T 50200 42100 5 10 1 1 0 0 1
value=DNI
}
C 51500 42800 1 270 0 capacitor-1.sym
{
T 52200 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 52400 42600 5 10 0 0 270 0 1
symversion=0.1
T 51500 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 51300 42500 5 10 1 1 0 0 1
refdes=C99
T 51300 42100 5 10 1 1 0 0 1
value=DNI
}
C 50500 43000 1 180 0 resistor-1.sym
{
T 50200 42600 5 10 0 0 180 0 1
device=RESISTOR
T 50500 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 49600 43100 5 10 1 1 0 0 1
refdes=R100
T 50400 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 51600 43000 1 180 0 resistor-1.sym
{
T 51300 42600 5 10 0 0 180 0 1
device=RESISTOR
T 51600 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 50700 43100 5 10 1 1 0 0 1
refdes=R101
T 51500 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 50500 41900 1 180 0 resistor-1.sym
{
T 50200 41500 5 10 0 0 180 0 1
device=RESISTOR
T 50500 41900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 49500 41500 5 10 1 1 0 0 1
refdes=R102
T 50300 41600 5 10 1 1 180 0 1
value=0 Ω
}
C 49500 41900 1 180 0 io-1.sym
{
T 48700 41500 5 10 0 1 0 0 1
net=AVSSX:1
T 49300 41300 5 10 0 0 180 0 1
device=none
T 49300 42000 5 10 1 1 180 1 1
value=AVSSX
}
C 49500 43000 1 180 0 io-1.sym
{
T 48700 42600 5 10 0 1 0 0 1
net=A5+:1
T 49300 42400 5 10 0 0 180 0 1
device=none
T 49200 43100 5 10 1 1 180 1 1
value=A5+
}
N 49500 42900 49600 42900 4
N 50500 42900 50700 42900 4
N 50600 42800 50600 42900 4
N 51700 42800 51700 42900 4
N 51600 42900 51800 42900 4
N 51800 41800 50500 41800 4
N 50600 41900 50600 41800 4
N 51700 41900 51700 41800 4
N 49600 41800 49500 41800 4
C 54800 44800 1 270 0 capacitor-1.sym
{
T 55500 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 55700 44600 5 10 0 0 270 0 1
symversion=0.1
T 54800 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54500 44500 5 10 1 1 0 0 1
refdes=C100
T 54600 44100 5 10 1 1 0 0 1
value=DNI
}
C 55900 44800 1 270 0 capacitor-1.sym
{
T 56600 44600 5 10 0 0 270 0 1
device=CAPACITOR
T 56800 44600 5 10 0 0 270 0 1
symversion=0.1
T 55900 44800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 55600 44500 5 10 1 1 0 0 1
refdes=C101
T 55700 44100 5 10 1 1 0 0 1
value=DNI
}
C 54900 45000 1 180 0 resistor-1.sym
{
T 54600 44600 5 10 0 0 180 0 1
device=RESISTOR
T 54900 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 54000 45100 5 10 1 1 0 0 1
refdes=R103
T 54800 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 56000 45000 1 180 0 resistor-1.sym
{
T 55700 44600 5 10 0 0 180 0 1
device=RESISTOR
T 56000 45000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 55100 45100 5 10 1 1 0 0 1
refdes=R104
T 55900 45200 5 10 1 1 180 0 1
value=0 Ω
}
C 54900 43900 1 180 0 resistor-1.sym
{
T 54600 43500 5 10 0 0 180 0 1
device=RESISTOR
T 54900 43900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 53900 43500 5 10 1 1 0 0 1
refdes=R105
T 54700 43600 5 10 1 1 180 0 1
value=0 Ω
}
C 53900 43900 1 180 0 io-1.sym
{
T 53100 43500 5 10 0 1 0 0 1
net=AVSSX:1
T 53700 43300 5 10 0 0 180 0 1
device=none
T 53700 44000 5 10 1 1 180 1 1
value=AVSSX
}
C 53900 45000 1 180 0 io-1.sym
{
T 53100 44600 5 10 0 1 0 0 1
net=A6+:1
T 53700 44400 5 10 0 0 180 0 1
device=none
T 53600 45100 5 10 1 1 180 1 1
value=A6+
}
N 53900 44900 54000 44900 4
N 54900 44900 55100 44900 4
N 55000 44800 55000 44900 4
N 56100 44800 56100 44900 4
N 56000 44900 56200 44900 4
N 56200 43800 54900 43800 4
N 55000 43900 55000 43800 4
N 56100 43900 56100 43800 4
N 54000 43800 53900 43800 4
C 54800 42800 1 270 0 capacitor-1.sym
{
T 55500 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 55700 42600 5 10 0 0 270 0 1
symversion=0.1
T 54800 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54500 42500 5 10 1 1 0 0 1
refdes=C102
T 54600 42100 5 10 1 1 0 0 1
value=DNI
}
C 55900 42800 1 270 0 capacitor-1.sym
{
T 56600 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 56800 42600 5 10 0 0 270 0 1
symversion=0.1
T 55900 42800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 55600 42500 5 10 1 1 0 0 1
refdes=C103
T 55700 42100 5 10 1 1 0 0 1
value=DNI
}
C 54900 43000 1 180 0 resistor-1.sym
{
T 54600 42600 5 10 0 0 180 0 1
device=RESISTOR
T 54900 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 54000 43100 5 10 1 1 0 0 1
refdes=R106
T 54800 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 56000 43000 1 180 0 resistor-1.sym
{
T 55700 42600 5 10 0 0 180 0 1
device=RESISTOR
T 56000 43000 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 55100 43100 5 10 1 1 0 0 1
refdes=R107
T 55900 43200 5 10 1 1 180 0 1
value=0 Ω
}
C 54900 41900 1 180 0 resistor-1.sym
{
T 54600 41500 5 10 0 0 180 0 1
device=RESISTOR
T 54900 41900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 53900 41500 5 10 1 1 0 0 1
refdes=R108
T 54700 41600 5 10 1 1 180 0 1
value=0 Ω
}
C 53900 41900 1 180 0 io-1.sym
{
T 53100 41500 5 10 0 1 0 0 1
net=AVSSX:1
T 53700 41300 5 10 0 0 180 0 1
device=none
T 53700 42000 5 10 1 1 180 1 1
value=AVSSX
}
C 53900 43000 1 180 0 io-1.sym
{
T 53100 42600 5 10 0 1 0 0 1
net=A7+:1
T 53700 42400 5 10 0 0 180 0 1
device=none
T 53600 43100 5 10 1 1 180 1 1
value=A7+
}
N 53900 42900 54000 42900 4
N 54900 42900 55100 42900 4
N 55000 42800 55000 42900 4
N 56100 42800 56100 42900 4
N 56000 42900 56200 42900 4
N 56200 41800 54900 41800 4
N 55000 41900 55000 41800 4
N 56100 41900 56100 41800 4
N 54000 41800 53900 41800 4
C 54200 46500 1 90 0 DB37-1.sym
{
T 54350 47900 5 10 0 0 270 0 1
device=DB37
T 42600 46700 5 10 1 1 0 0 1
refdes=J4
T 54200 46500 5 10 0 0 0 0 1
footprint=DB37F
}
C 43500 48000 1 90 0 io-1.sym
{
T 43100 48800 5 10 0 1 270 0 1
net=A0+:1
T 42900 48200 5 10 0 0 90 0 1
device=none
T 43400 48900 5 10 1 1 90 1 1
value=A0+
}
C 44700 48000 1 90 0 io-1.sym
{
T 44300 48800 5 10 0 1 270 0 1
net=A1+:1
T 44100 48200 5 10 0 0 90 0 1
device=none
T 44600 48900 5 10 1 1 90 1 1
value=A1+
}
C 45900 48000 1 90 0 io-1.sym
{
T 45500 48800 5 10 0 1 270 0 1
net=A2+:1
T 45300 48200 5 10 0 0 90 0 1
device=none
T 45800 48900 5 10 1 1 90 1 1
value=A2+
}
C 47100 48000 1 90 0 io-1.sym
{
T 46700 48800 5 10 0 1 270 0 1
net=A3+:1
T 46500 48200 5 10 0 0 90 0 1
device=none
T 47000 48900 5 10 1 1 90 1 1
value=A3+
}
C 48300 48000 1 90 0 io-1.sym
{
T 47900 48800 5 10 0 1 270 0 1
net=A4+:1
T 47700 48200 5 10 0 0 90 0 1
device=none
T 48200 48900 5 10 1 1 90 1 1
value=A4+
}
C 49500 48000 1 90 0 io-1.sym
{
T 49100 48800 5 10 0 1 270 0 1
net=A5+:1
T 48900 48200 5 10 0 0 90 0 1
device=none
T 49400 48900 5 10 1 1 90 1 1
value=A5+
}
C 50700 48000 1 90 0 io-1.sym
{
T 50300 48800 5 10 0 1 270 0 1
net=A6+:1
T 50100 48200 5 10 0 0 90 0 1
device=none
T 50600 48900 5 10 1 1 90 1 1
value=A6+
}
C 51900 48000 1 90 0 io-1.sym
{
T 51500 48800 5 10 0 1 270 0 1
net=A7+:1
T 51300 48200 5 10 0 0 90 0 1
device=none
T 51800 48900 5 10 1 1 90 1 1
value=A7+
}
N 43400 48000 43400 47800 4
N 44600 48000 44600 47800 4
N 45800 48000 45800 47800 4
N 47000 48000 47000 47800 4
N 48200 48000 48200 47800 4
N 49400 48000 49400 47800 4
N 50600 48000 50600 47800 4
N 51800 48000 51800 47800 4
C 43200 48000 1 90 0 io-1.sym
{
T 43200 48800 5 10 0 1 90 0 1
net=AIN0-:1
T 42600 48200 5 10 0 0 90 0 1
device=none
T 43100 48900 5 10 1 1 90 1 1
value=AIN0-
}
C 44400 48000 1 90 0 io-1.sym
{
T 44400 48800 5 10 0 1 90 0 1
net=AIN1-:1
T 43800 48200 5 10 0 0 90 0 1
device=none
T 44300 48900 5 10 1 1 90 1 1
value=AIN1-
}
C 45600 48000 1 90 0 io-1.sym
{
T 45600 48800 5 10 0 1 90 0 1
net=AIN2-:1
T 45000 48200 5 10 0 0 90 0 1
device=none
T 45500 48900 5 10 1 1 90 1 1
value=AIN2-
}
C 46800 48000 1 90 0 io-1.sym
{
T 46800 48800 5 10 0 1 90 0 1
net=AIN3-:1
T 46200 48200 5 10 0 0 90 0 1
device=none
T 46700 48900 5 10 1 1 90 1 1
value=AIN3-
}
C 48000 48000 1 90 0 io-1.sym
{
T 48000 48800 5 10 0 1 90 0 1
net=AIN4-:1
T 47400 48200 5 10 0 0 90 0 1
device=none
T 47900 48900 5 10 1 1 90 1 1
value=AIN4-
}
C 49200 48000 1 90 0 io-1.sym
{
T 49200 48800 5 10 0 1 90 0 1
net=AIN5-:1
T 48600 48200 5 10 0 0 90 0 1
device=none
T 49100 48900 5 10 1 1 90 1 1
value=AIN5-
}
C 50400 48000 1 90 0 io-1.sym
{
T 50400 48800 5 10 0 1 90 0 1
net=AIN6-:1
T 49800 48200 5 10 0 0 90 0 1
device=none
T 50300 48900 5 10 1 1 90 1 1
value=AIN6-
}
C 51600 48000 1 90 0 io-1.sym
{
T 51600 48800 5 10 0 1 90 0 1
net=AIN7-:1
T 51000 48200 5 10 0 0 90 0 1
device=none
T 51500 48900 5 10 1 1 90 1 1
value=AIN7-
}
N 43100 47800 43100 48000 4
N 44300 47800 44300 48000 4
N 45500 47800 45500 48000 4
N 46700 47800 46700 48000 4
N 47900 47800 47900 48000 4
N 49100 47800 49100 48000 4
N 50300 47800 50300 48000 4
N 51500 47800 51500 48000 4
C 56200 43700 1 0 0 io-1.sym
{
T 57000 43700 5 10 0 1 0 0 1
net=AIN6-:1
T 56400 44300 5 10 0 0 0 0 1
device=none
T 56500 44000 5 10 1 1 0 1 1
value=AIN6-
}
C 56200 44800 1 0 0 io-1.sym
{
T 57000 44800 5 10 0 1 0 0 1
net=AIN6+:1
T 56400 45400 5 10 0 0 0 0 1
device=none
T 56500 45100 5 10 1 1 0 1 1
value=AIN6+
}
