INFO: Starting PRECISION_RTL for logic synthesis
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista ahseegob@ECE-CPUIO26 Service Pack 1 6.01.7601 x86
//  
//  Start time Fri Mar 20 14:39:20 2015
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: "USING DESIGN ARCH"
Info: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
Info: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
INFO: Analyzing "lib_kirsch.vhd"
INFO: Analyzing "top_kirsch.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:28:35
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:34:50
Info: Initializing...
Info: Root Module work.top_kirsch(main): Pre-processing...
Info: Module work.uw_uart(main): Pre-processing...
Info: Module work.UARTS(RTL): Pre-processing...
Info: "lib_kirsch.vhd", line 133: Enumerated type TxFSM_State with 5 elements encoded as onehot.
Info: Encodings for TxFSM_State values.
Info: value                              	                   TxFSM_State[4-0]
Info: Idle                               	                         ----1
Info: Load_Tx                            	                         ---1-
Info: Shift_TX                           	                         --1--
Info: Parity_Tx                          	                         -1---
Info: Stop_Tx                            	                         1----
Info: "lib_kirsch.vhd", line 136: Enumerated type RxFSM_State with 8 elements encoded as onehot.
Info: Encodings for RxFSM_State values.
Info: value                              	                   RxFSM_State[7-0]
Info: Idle                               	                      -------1
Info: Start_Rx                           	                      ------1-
Info: Shift_RX                           	                      -----1--
Info: Edge_Rx                            	                      ----1---
Info: Parity_Rx                          	                      ---1----
Info: Parity_2                           	                      --1-----
Info: Stop_Rx                            	                      -1------
Info: RxOVF                              	                      1-------
Info: FSM: Removing state for un-assigned literal      01000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = TxFSM[4:0], async set/reset state(s) = 00001 , number of states = 4.
Info: Re-encoding 4 state FSM as "binary".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                              00001	                            00
Info: FSM:	    1	        Load_Tx	                              00010	                            01
Info: FSM:	    2	       Shift_TX	                              00100	                            10
Info: FSM:	    3	        Stop_Tx	                              10000	                            11
Info: FSM: Removing state for un-assigned literal   00010000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = RxFSM[7:0], async set/reset state(s) = 00000001 , number of states = 7.
Info: Re-encoding 7 state FSM as "onehot".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                           00000001	                       0000001
Info: FSM:	    1	       Start_Rx	                           00000010	                       0000010
Info: FSM:	    2	        Edge_Rx	                           00001000	                       0000100
Info: FSM:	    3	       Shift_RX	                           00000100	                       0001000
Info: FSM:	    4	       Parity_2	                           00100000	                       0010000
Info: FSM:	    5	        Stop_Rx	                           01000000	                       0100000
Info: FSM:	    6	          RxOVF	                           10000000	                       1000000
Info: Module work.kirsch(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Warning: "kirsch.vhd", line 21: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 22: Input port debug_switch has never been used.
Warning: "top_kirsch.vhd", line 58: signal NC has never been used.
Info: Module work.UARTS(RTL): Compiling...
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(9) with TxDivisor(9)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(7) with TxDivisor(7)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(4) with TxDivisor(4)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(3) with TxDivisor(3)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(1) with TxDivisor(1)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(0) with TxDivisor(0)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(10) with RxDivisor(10)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(8) with RxDivisor(8)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(7) with RxDivisor(7)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(6) with RxDivisor(6)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(4) with RxDivisor(4)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(3) with RxDivisor(3)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(2) with RxDivisor(2)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(0) with RxDivisor(0)
Info: "lib_kirsch.vhd", line 219: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_11" inferred for node "RxDiv".
Info: "lib_kirsch.vhd", line 241: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_12" inferred for node "TxDiv".
Info: "lib_kirsch.vhd", line 287: Macro Modgen_Counter "counter_dn_sload_aclear_clock_clk_en_cnt_en_0_4" inferred for node "TxBitCnt".
Info: "lib_kirsch.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "RxBitCnt".
Info: Module work.uw_uart(main): Compiling...
Info: "lib_kirsch.vhd", line 525: Sharing register mdata[7] with mdata[6]
Info: "lib_kirsch.vhd", line 525: Sharing register mdata[5] with mdata[4]
Info: "lib_kirsch.vhd", line 563: Sharing register sdout[7] with sdout[6]
Info: "lib_kirsch.vhd", line 563: Sharing register sdout[5] with sdout[4]
Info: "lib_kirsch.vhd", line 535: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_16" inferred for node "waitcount".
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.kirsch(main): Compiling...
Warning: "kirsch.vhd", line 289: The comparison operator has been optimized to constant.
Info: "kirsch.vhd", line 157: Sharing register v[0] with v[0]
Info: "kirsch.vhd", line 239: Sharing register dir2[2] with dir2[0]
Info: "kirsch.vhd", line 297: Sharing register r11[9] with r10[9]
Info: "kirsch.vhd", line 297: Sharing register r11[8] with r10[8]
Info: "kirsch.vhd", line 297: Sharing register r11[7] with r10[7]
Info: "kirsch.vhd", line 297: Sharing register r11[6] with r10[6]
Info: "kirsch.vhd", line 297: Sharing register r11[5] with r10[5]
Info: "kirsch.vhd", line 297: Sharing register r11[4] with r10[4]
Info: "kirsch.vhd", line 297: Sharing register r11[3] with r10[3]
Info: "kirsch.vhd", line 297: Sharing register r11[2] with r10[2]
Info: "kirsch.vhd", line 297: Sharing register r11[1] with r10[1]
Info: "kirsch.vhd", line 297: Sharing register r11[0] with r10[0]
Info: "kirsch.vhd", line 297: Sharing register r7[8] with r6[8]
Info: "kirsch.vhd", line 297: Sharing register r7[7] with r6[7]
Info: "kirsch.vhd", line 297: Sharing register r7[6] with r6[6]
Info: "kirsch.vhd", line 297: Sharing register r7[5] with r6[5]
Info: "kirsch.vhd", line 297: Sharing register r7[4] with r6[4]
Info: "kirsch.vhd", line 297: Sharing register r7[3] with r6[3]
Info: "kirsch.vhd", line 297: Sharing register r7[2] with r6[2]
Info: "kirsch.vhd", line 297: Sharing register r7[1] with r6[1]
Info: "kirsch.vhd", line 297: Sharing register r7[0] with r6[0]
Info: "kirsch.vhd", line 197: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "x".
Info: "kirsch.vhd", line 203: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "y".
Info: Root Module work.top_kirsch(main): Compiling...
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[9] to constant 0
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[5] to constant 0
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[1] to constant 0
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[10] to constant 0
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[6] to constant 0
Warning: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[2] to constant 0
Warning: "lib_kirsch.vhd", line 317: Optimizing state bit(s) RxFSM[4] to constant 0
Warning: "uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
Warning: "uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
Warning: "uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_2_3_2_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
Warning: "uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_2_3_2_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
Warning: "kirsch.vhd", line 297: Optimizing state bit(s) r14[2:0] to constant 0
Warning: "kirsch.vhd", line 239: Optimizing state bit(s) dir1[0] to constant 0
Warning: "kirsch.vhd", line 239: Optimizing state bit(s) dir1[1] to constant 1
Warning: "kirsch.vhd", line 239: Optimizing state bit(s) dir2[1] to constant 0
Warning: "kirsch.vhd", line 239: Optimizing state bit(s) dir3[1:0] to constant 1
Warning: "kirsch.vhd", line 239: Optimizing state bit(s) dir4[1] to constant 0
Warning: "top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[15] to constant 1
Warning: "top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[7] to constant 1
Warning: "top_kirsch.vhd", line 28: Optimizing state bit(s) debug_sevenseg_0[7] to constant 1
Warning: "top_kirsch.vhd", line 29: Optimizing state bit(s) debug_sevenseg_1[7] to constant 1
Warning: "top_kirsch.vhd", line 30: Optimizing state bit(s) debug_sevenseg_2[7] to constant 1
Warning: "top_kirsch.vhd", line 31: Optimizing state bit(s) debug_sevenseg_3[7] to constant 1
Warning: "top_kirsch.vhd", line 32: Optimizing state bit(s) debug_sevenseg_4[7] to constant 1
Warning: "top_kirsch.vhd", line 33: Optimizing state bit(s) debug_sevenseg_5[7] to constant 1

Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 7, Inferred (Modgen/Selcounter/AddSub) : 7 (7 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 4.5 secs.
Info: Total lines of RTL compiled: 1155.
Info: Overall running time 6.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/top_kirsch_gate.xdb
Info: Writing file: uw_tmp/top_kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 3 Instances are flattened in hierarchical block .work.kirsch.main_unfold_1777.
Info: Optimizing design view:.work.UARTS.RTL_unfold_1358
Info: Optimizing design view:.work.uw_uart.main
Info: Optimizing design view:.work.kirsch.main_unfold_1777
Info: Optimizing design view:.work.top_kirsch.main
Info: -- Running timing characterization...
Info: Optimizing design view:.work.UARTS.RTL_unfold_1358
Info: Optimizing design view:.work.kirsch.main_unfold_1777
Info: 1 DFFs were moved to top level for I/O mapping.
Info: 15 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/top_kirsch.xdb
Info: Writing file: uw_tmp/top_kirsch.edf.
Info: Info, Writing xrf file 'uw_tmp/top_kirsch.xrf'
Info: Writing file: uw_tmp/top_kirsch.xrf.
Info: -- Writing file uw_tmp/top_kirsch.tcl
Info: exq_pr_compile_project gen_vcf top_kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 4.6 secs.
Info: Overall running time 7.5 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/top_kirsch_logic.xdb
Info: Writing file: uw_tmp/top_kirsch_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/top_kirsch_logic.xrf'
Info: Writing file: uw_tmp/top_kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: clk
Info: -- Saving the design database in uw_tmp/top_kirsch_logic.xdb
Info: Writing file: uw_tmp/top_kirsch_logic.v.
Info: Warning, Moving uw_tmp/top_kirsch_logic.xrf to uw_tmp/mgc_old_top_kirsch_logic.xrf as uw_tmp/top_kirsch_logic.xrf exists
Info: Writing file: uw_tmp/top_kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/top_kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   5.48     4.72     0.76    u_kirsch/..._q(7)/clk u_kirsch/..._q(7)/ena
INFO:   5.46     4.70     0.76    u_kirsch/..._q(6)/clk u_kirsch/..._q(7)/ena
INFO:   5.38     4.62     0.76    u_kirsch/..._q(1)/clk u_kirsch/..._q(7)/ena
INFO:   5.35     4.60     0.76    u_kirsch/..._q(0)/clk u_kirsch/..._q(7)/ena
INFO:   5.34     4.58     0.76    u_kirsch/..._q(3)/clk u_kirsch/..._q(7)/ena
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 182 MHz,  5.48 ns (estimated by logic-synthesis)
INFO: AREA = 447 cells (382 luts, 447 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:39:52 2015
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 121 megabytes
    Info: Processing ended: Fri Mar 20 14:39:53 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:39:53 2015
Info: Command: quartus_sh -t Y:\lib\pins-DE2.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Evaluation of Tcl script Y:\lib\pins-DE2.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Fri Mar 20 14:39:55 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:39:56 2015
Info: Command: quartus_map top_kirsch --source=top_kirsch_logic.edf --family=CycloneII
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 20 design units, including 20 entities, in source file top_kirsch_logic.edf
    Info: Found entity 1: add_11_0
    Info: Found entity 2: add_11_1
    Info: Found entity 3: add_8_0
    Info: Found entity 4: add_9_0
    Info: Found entity 5: modgen_counter_11_0
    Info: Found entity 6: modgen_counter_12_0
    Info: Found entity 7: modgen_counter_16_0
    Info: Found entity 8: modgen_counter_8_0
    Info: Found entity 9: modgen_counter_8_1
    Info: Found entity 10: ram_dq_8_0
    Info: Found entity 11: ram_dq_8_1
    Info: Found entity 12: ram_dq_8_2
    Info: Found entity 13: sub_10_0
    Info: Found entity 14: sub_10_1
    Info: Found entity 15: sub_12_0
    Info: Found entity 16: sub_8_0
    Info: Found entity 17: kirsch
    Info: Found entity 18: top_kirsch
    Info: Found entity 19: UARTS
    Info: Found entity 20: uw_uart
Info: Elaborating entity "top_kirsch" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "kirsch" for hierarchy "kirsch:u_kirsch"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_8_0" for hierarchy "kirsch:u_kirsch|add_8_0:add1_add8_22i31"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_9_0" for hierarchy "kirsch:u_kirsch|add_9_0:add2_add9_22i32"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_11_0" for hierarchy "kirsch:u_kirsch|add_11_0:add3_add11_22i1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_11_1" for hierarchy "kirsch:u_kirsch|add_11_1:add4_add11_22i35"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_0" for hierarchy "kirsch:u_kirsch|ram_dq_8_0:m1_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481"
Info: Elaborated megafunction instantiation "kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481"
Info: Instantiated megafunction "kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "8"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf
    Info: Found entity 1: altsyncram_jpg2
Info: Elaborating entity "altsyncram_jpg2" for hierarchy "kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "kirsch:u_kirsch|ram_dq_8_1:m2_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_2" for hierarchy "kirsch:u_kirsch|ram_dq_8_2:m3_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_1" for hierarchy "kirsch:u_kirsch|modgen_counter_8_1:modgen_counter_o_row"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_0" for hierarchy "kirsch:u_kirsch|modgen_counter_8_0:modgen_counter_x"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_8_0" for hierarchy "kirsch:u_kirsch|sub_8_0:sub1_sub8_22i30"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_0" for hierarchy "kirsch:u_kirsch|sub_10_0:sub2_sub10_22i33"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_1" for hierarchy "kirsch:u_kirsch|sub_10_1:sub3_sub10_22i34"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_12_0" for hierarchy "kirsch:u_kirsch|sub_12_0:sub4_sub13_22i36"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "uw_uart" for hierarchy "uw_uart:u_uw_uart"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "UARTS" for hierarchy "uw_uart:u_uw_uart|UARTS:i_uarts"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_11_0" for hierarchy "uw_uart:u_uw_uart|UARTS:i_uarts|modgen_counter_11_0:modgen_counter_RxDiv"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_12_0" for hierarchy "uw_uart:u_uw_uart|UARTS:i_uarts|modgen_counter_12_0:modgen_counter_TxDiv"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_16_0" for hierarchy "uw_uart:u_uw_uart|modgen_counter_16_0:modgen_counter_waitcount"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 21 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "debug_key[1]"
    Warning: No output dependent on input pin "debug_key[2]"
    Warning: No output dependent on input pin "debug_key[3]"
    Warning: No output dependent on input pin "debug_switch[0]"
    Warning: No output dependent on input pin "debug_switch[1]"
    Warning: No output dependent on input pin "debug_switch[2]"
    Warning: No output dependent on input pin "debug_switch[3]"
    Warning: No output dependent on input pin "debug_switch[4]"
    Warning: No output dependent on input pin "debug_switch[5]"
    Warning: No output dependent on input pin "debug_switch[6]"
    Warning: No output dependent on input pin "debug_switch[7]"
    Warning: No output dependent on input pin "debug_switch[8]"
    Warning: No output dependent on input pin "debug_switch[9]"
    Warning: No output dependent on input pin "debug_switch[10]"
    Warning: No output dependent on input pin "debug_switch[11]"
    Warning: No output dependent on input pin "debug_switch[12]"
    Warning: No output dependent on input pin "debug_switch[13]"
    Warning: No output dependent on input pin "debug_switch[14]"
    Warning: No output dependent on input pin "debug_switch[15]"
    Warning: No output dependent on input pin "debug_switch[16]"
    Warning: No output dependent on input pin "debug_switch[17]"
Info: Implemented 755 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 91 output pins
    Info: Implemented 616 logic cells
    Info: Implemented 24 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Fri Mar 20 14:40:03 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:40:04 2015
Info: Command: quartus_fit top_kirsch --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C7 for design "top_kirsch"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 8 pins of 115 total pins
    Info: Pin o_sevenseg[7] not assigned to an exact location on the device
    Info: Pin o_sevenseg[15] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_0[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_1[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_2[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_3[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_4[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_5[7] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'top_kirsch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000          clk
Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available
        Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  59 pins available
        Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available
        Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 91 output pins without output pin load capacitance assignment
    Info: Pin "txflex" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_nrst" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Generated suppressed messages file P:/ECE327/proj/uw_tmp/top_kirsch.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Fri Mar 20 14:40:12 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:40:16 2015
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:   175.99 MHz   175.99 MHz        clk   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -4.682
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -4.682
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -stdout
Info: Path #1: Setup slack is -4.682 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_we_reg
    Info: To Node      : kirsch:u_kirsch|d_7_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.981      2.981  R        clock network delay
    Info:      3.215      0.234     uTco  kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_we_reg
    Info:      6.592      3.377 RR  CELL  u_kirsch|m1_mem|ix64056z29481|auto_generated|ram_block1a0|portadataout[7]
    Info:      8.008      1.416 RR    IC  u_kirsch|ix36625z52923|datab
    Info:      8.529      0.521 RR  CELL  u_kirsch|ix36625z52923|combout
    Info:      8.529      0.000 RR    IC  u_kirsch|reg_d_7_|datain
    Info:      8.625      0.096 RR  CELL  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.905      2.905  R        clock network delay
    Info:      3.943      0.038     uTsu  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Arrival Time  :     8.625
    Info: Data Required Time :     3.943
    Info: Slack              :    -4.682 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -4.682 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0
    Info: To Node      : kirsch:u_kirsch|d_7_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.981      2.981  R        clock network delay
    Info:      3.215      0.234     uTco  kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0
    Info:      6.592      3.377 RR  CELL  u_kirsch|m1_mem|ix64056z29481|auto_generated|ram_block1a0|portadataout[7]
    Info:      8.008      1.416 RR    IC  u_kirsch|ix36625z52923|datab
    Info:      8.529      0.521 RR  CELL  u_kirsch|ix36625z52923|combout
    Info:      8.529      0.000 RR    IC  u_kirsch|reg_d_7_|datain
    Info:      8.625      0.096 RR  CELL  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.905      2.905  R        clock network delay
    Info:      3.943      0.038     uTsu  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Arrival Time  :     8.625
    Info: Data Required Time :     3.943
    Info: Slack              :    -4.682 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -4.682 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg1
    Info: To Node      : kirsch:u_kirsch|d_7_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.981      2.981  R        clock network delay
    Info:      3.215      0.234     uTco  kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg1
    Info:      6.592      3.377 RR  CELL  u_kirsch|m1_mem|ix64056z29481|auto_generated|ram_block1a0|portadataout[7]
    Info:      8.008      1.416 RR    IC  u_kirsch|ix36625z52923|datab
    Info:      8.529      0.521 RR  CELL  u_kirsch|ix36625z52923|combout
    Info:      8.529      0.000 RR    IC  u_kirsch|reg_d_7_|datain
    Info:      8.625      0.096 RR  CELL  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.905      2.905  R        clock network delay
    Info:      3.943      0.038     uTsu  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Arrival Time  :     8.625
    Info: Data Required Time :     3.943
    Info: Slack              :    -4.682 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -4.682 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg2
    Info: To Node      : kirsch:u_kirsch|d_7_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.981      2.981  R        clock network delay
    Info:      3.215      0.234     uTco  kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg2
    Info:      6.592      3.377 RR  CELL  u_kirsch|m1_mem|ix64056z29481|auto_generated|ram_block1a0|portadataout[7]
    Info:      8.008      1.416 RR    IC  u_kirsch|ix36625z52923|datab
    Info:      8.529      0.521 RR  CELL  u_kirsch|ix36625z52923|combout
    Info:      8.529      0.000 RR    IC  u_kirsch|reg_d_7_|datain
    Info:      8.625      0.096 RR  CELL  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.905      2.905  R        clock network delay
    Info:      3.943      0.038     uTsu  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Arrival Time  :     8.625
    Info: Data Required Time :     3.943
    Info: Slack              :    -4.682 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -4.682 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg3
    Info: To Node      : kirsch:u_kirsch|d_7_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.981      2.981  R        clock network delay
    Info:      3.215      0.234     uTco  kirsch:u_kirsch|ram_dq_8_0:m1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg3
    Info:      6.592      3.377 RR  CELL  u_kirsch|m1_mem|ix64056z29481|auto_generated|ram_block1a0|portadataout[7]
    Info:      8.008      1.416 RR    IC  u_kirsch|ix36625z52923|datab
    Info:      8.529      0.521 RR  CELL  u_kirsch|ix36625z52923|combout
    Info:      8.529      0.000 RR    IC  u_kirsch|reg_d_7_|datain
    Info:      8.625      0.096 RR  CELL  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.905      2.905  R        clock network delay
    Info:      3.943      0.038     uTsu  kirsch:u_kirsch|d_7_
    Info: 
    Info: Data Arrival Time  :     8.625
    Info: Data Required Time :     3.943
    Info: Slack              :    -4.682 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Fri Mar 20 14:40:19 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:40:20 2015
Info: Command: quartus_asm top_kirsch
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Fri Mar 20 14:40:25 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:40:26 2015
Info: Command: quartus_eda top_kirsch --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_kirsch.vho" and "top_kirsch_vhd.sdo" in directory "P:/ECE327/proj/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Fri Mar 20 14:40:29 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar 20 14:40:30 2015
Info: Command: quartus_eda top_kirsch --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_kirsch.vo" and "top_kirsch_v.sdo" in directory "P:/ECE327/proj/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Fri Mar 20 14:40:33 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module top_kirsch
-- Compiling module kirsch
-- Compiling module ram_dq_8_2
-- Compiling module ram_dq_8_1
-- Compiling module ram_dq_8_0
-- Compiling module sub_12_0
-- Compiling module add_11_1
-- Compiling module sub_10_1
-- Compiling module sub_10_0
-- Compiling module add_9_0
-- Compiling module add_8_0
-- Compiling module sub_8_0
-- Compiling module modgen_counter_8_1
-- Compiling module modgen_counter_8_0
-- Compiling module add_11_0
-- Compiling module uw_uart
-- Compiling module modgen_counter_16_0
-- Compiling module UARTS
-- Compiling module modgen_counter_12_0
-- Compiling module modgen_counter_11_0

Top level modules:
	top_kirsch
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity kirsch
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
-- Loading entity mem
-- Compiling entity UARTS
-- Compiling entity UARTS
-- Compiling architecture RTL of UARTS
-- Compiling architecture RTL of UARTS
-- Compiling entity uw_uart
-- Compiling entity uw_uart
-- Compiling architecture main of uw_uart
-- Compiling architecture main of uw_uart
-- Loading entity UARTS
-- Loading entity UARTS
-- Loading package kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity top_kirsch
-- Compiling entity top_kirsch
-- Compiling architecture main of top_kirsch
-- Compiling architecture main of top_kirsch
-- Loading entity uw_uart
-- Loading entity uw_uart
-- Loading entity kirsch
-- Loading entity kirsch
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module top_kirsch_chip
-- Compiling module top_kirsch_chip


Top level modules:
Top level modules:
	top_kirsch_chip
	top_kirsch_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/top_kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/top_kirsch_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
