// Seed: 427549714
module module_0 (
    output logic module_0,
    output tri id_1,
    output logic id_2,
    output tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    output tri id_7,
    output supply0 id_8
);
  always begin : LABEL_0
    id_2 = id_6;
  end
  assign module_1.id_2 = 0;
  logic id_10;
  always @(negedge 1) begin : LABEL_1
    {1'b0, $realtime} += -1'b0;
  end
  tri id_11 = 1;
  integer id_12;
  bit id_13;
  bit id_14;
  initial begin : LABEL_2
    id_14 = 1;
    id_13 <= 1;
    if (-1'h0) id_0 = 1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    output logic id_12,
    input wand id_13,
    input uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input tri1 id_17,
    output uwire id_18,
    input wand id_19,
    input supply1 id_20
);
  assign id_12 = id_16;
  assign id_7  = id_11;
  module_0 modCall_1 (
      id_12,
      id_18,
      id_12,
      id_18,
      id_3,
      id_3,
      id_14,
      id_18,
      id_0
  );
  always @(posedge id_15 or id_19) begin : LABEL_0
    id_12 <= 1;
  end
endmodule
