// Seed: 4151138274
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output logic id_2
);
  always @(id_0 or posedge id_0) id_2 = -1;
  wire id_4;
  assign id_2 = -1 < id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input supply1 module_2
);
  genvar id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
