	component sdi_tx_sys_tx_sdi is
		port (
			tx_rst           : in  std_logic                     := 'X';             -- reset
			tx_datain_valid  : in  std_logic                     := 'X';             -- export
			tx_trs           : in  std_logic                     := 'X';             -- export
			tx_std           : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			tx_enable_ln     : in  std_logic                     := 'X';             -- export
			tx_enable_crc    : in  std_logic                     := 'X';             -- export
			tx_datain        : in  std_logic_vector(79 downto 0) := (others => 'X'); -- export
			tx_ln            : in  std_logic_vector(43 downto 0) := (others => 'X'); -- export
			tx_ln_b          : in  std_logic_vector(43 downto 0) := (others => 'X'); -- export
			tx_dataout_valid : out std_logic;                                        -- export
			tx_dataout       : out std_logic_vector(79 downto 0);                    -- tx_parallel_data
			tx_pclk          : in  std_logic                     := 'X'              -- clk
		);
	end component sdi_tx_sys_tx_sdi;

