 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Wed Nov 25 11:31:46 2020
****************************************


  Startpoint: reset_synchroniser/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reset_synchroniser/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[0]/Q (**SEQGEN**)      0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pause_n_synchroniser/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: power_synch_inst/tmp_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: power_synch_inst/q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  power_synch_inst/tmp_reg[0]/clocked_on (**SEQGEN**)     0.00       0.00 r
  power_synch_inst/tmp_reg[0]/Q (**SEQGEN**)              0.00       0.00 r
  power_synch_inst/q_reg[0]/next_state (**SEQGEN**)       0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  power_synch_inst/q_reg[0]/clocked_on (**SEQGEN**)       0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: power_synch_inst/tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: power_synch_inst/q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  power_synch_inst/tmp_reg[1]/clocked_on (**SEQGEN**)     0.00       0.00 r
  power_synch_inst/tmp_reg[1]/Q (**SEQGEN**)              0.00       0.00 r
  power_synch_inst/q_reg[1]/next_state (**SEQGEN**)       0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  power_synch_inst/q_reg[1]/clocked_on (**SEQGEN**)       0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C532/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C532/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C531/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/prev_is_soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/in_frame_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C534/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/in_frame_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/in_frame_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/in_frame_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_21/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C436/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/in_frame_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/in_frame_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_21/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C434/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_21/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C438/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.error_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.eoc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_21/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C437/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.eoc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_21/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C435/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/detected_soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_is_soc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/detected_soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/detected_soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/prev_is_soc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C532/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/prev_is_soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_0 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_1 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_2 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_3 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_4 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_5 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_6 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_7 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C419/Z_8 (*SELECT_OP_2.9_2.1_9)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/counter_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C510/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/counter_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/counter_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/detected_soc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C423/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/detected_soc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/detected_soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/seq_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C422/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/seq_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/idle_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C424/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/seq_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C421/Z_0 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/seq_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/seq_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C511/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/seq_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/seq_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/B_15/Z (GTECH_BUF)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C421/Z_1 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/seq_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/seq_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part2/sd_inst/C511/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/sd_inst/seq_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/seq_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/last_pause_n_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/last_pause_n_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/last_pause_n_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/lm_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C138/Z (GTECH_AND2)        0.00       0.00 r
  iso14443a_inst/part2/tx_inst/lm_out_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/lm_out_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C18/Z (GTECH_AND2)         0.00       0.00 r
  iso14443a_inst/part2/tx_inst/B_5/Z (GTECH_BUF)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C108/Z_0 (*SELECT_OP_4.2_4.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C107/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C18/Z (GTECH_AND2)         0.00       0.00 r
  iso14443a_inst/part2/tx_inst/B_5/Z (GTECH_BUF)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C108/Z_1 (*SELECT_OP_4.2_4.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C107/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C18/Z (GTECH_AND2)         0.00       0.00 r
  iso14443a_inst/part2/tx_inst/B_5/Z (GTECH_BUF)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C109/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part2/tx_inst/sc_inst/C38/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part2/tx_inst/sc_inst/C38/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/C39/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_1 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_2 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_3 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_4 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_5 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_6 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/C96/Z (GTECH_OR2)          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C82/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/B_13/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C197/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C247/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/B_13/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C199/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C246/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C245/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C245/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C165/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/ds_inst/C136/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C165/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/ds_inst/C136/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C165/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C166/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C167/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C168/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C169/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C170/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_2 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_3 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_4 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_5 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_6 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_7 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_8 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_9 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_10 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C126/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C156/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_tx_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_55/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2148/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C245/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C193/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C246/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/B_13/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C195/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C194/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C193/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.eoc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.eoc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/B_13/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C197/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/B_13/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C192/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/C248/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C164/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_1 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C124/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C129/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/C123/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C185/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C160/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C185/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C160/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C185/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C160/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C185/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C192/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C157/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/in_iface.req_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/B_2/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C161/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/in_iface.req_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_0 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_1 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_2 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_3 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_4 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_5 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C159/Z_6 (*SELECT_OP_3.7_3.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C186/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/tx_buffer_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/tx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C33/Z_7 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/C187/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C553/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/parity_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/I_6/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C13/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/B_5/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C492/Z_0 (*SELECT_OP_5.1_5.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C552/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.last_bit_in_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C490/Z_0 (*SELECT_OP_5.1_5.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C552/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_5 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_6 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_7 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_8 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_9 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_10 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_11 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_12 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_13 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_14 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C551/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C491/Z_0 (*SELECT_OP_7.1_7.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/in_iface.req_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C488/Z_0 (*SELECT_OP_7.1_7.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/in_iface.req_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C36/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/B_11/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C487/Z_0 (*SELECT_OP_7.3_7.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C486/Z_0 (*SELECT_OP_7.1_7.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C486/Z_0 (*SELECT_OP_7.1_7.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C487/Z_2 (*SELECT_OP_7.3_7.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/in_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/in_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C486/Z_0 (*SELECT_OP_7.1_7.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C555/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_sample_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C77/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_sample_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_sample_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C76/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C85/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C84/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C76/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C78/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_0 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_1 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_2 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_3 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_4 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_5 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_6 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_7 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_8 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_9 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_10 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_11 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_12 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_13 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_14 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C102/Z (GTECH_XOR2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C90/Z_15 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/B_0/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/C89/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/initialisation_inst/C1858/Z_1 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/initialisation_inst/C1858/Z_2 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2020/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_0 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_1 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_2 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_3 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_4 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_5 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_6 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_7 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_8 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_9 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_10 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_11 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_12 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_13 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_14 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1856/Z_15 (*SELECT_OP_2.16_2.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2021/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_0 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_1 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_2 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_3 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_4 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_5 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_6 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_7 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2022/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_8 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_9 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_10 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_11 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_12 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_13 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_14 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1857/Z_15 (*SELECT_OP_4.16_4.1_16)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_28/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1849/Z_1 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1308/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_34/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1860/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2024/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_28/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1850/Z_0 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_28/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1850/Z_1 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1928/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1929/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1838/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1927/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1840/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/initialisation_inst/C1862/Z_1 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/initialisation_inst/C1862/Z_2 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C2023/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_28/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1849/Z_1 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1308/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_34/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1859/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2001/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_36/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1852/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1861/Z_0 (*SELECT_OP_4.1_4.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1926/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C43/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C41/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C42/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1799/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C44/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_14/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1819/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C42/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1818/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C44/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_14/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1819/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C42/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1818/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C44/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_14/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1819/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C42/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1818/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1930/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_0 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_0 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_1 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_1 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_2 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_2 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_3 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_3 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_4 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_4 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_5 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_5 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_6 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_6 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_7 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_7 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_8 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_8 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_9 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_9 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_10 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_10 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_11 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_11 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_12 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_12 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_13 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_13 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_14 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_14 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_15 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_15 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_16 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_16 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_17 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_17 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_18 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_18 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_19 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_19 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_20 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_20 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_21 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_21 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_22 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_22 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_23 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_23 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_0 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_1 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_2 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_3 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_4 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_5 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/uid_matching_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/uid_matching_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/B_6/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1836/Z_6 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1932/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1802/Z_31 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1808/Z_31 (*SELECT_OP_2.32_2.1_32)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1931/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/initialisation_inst/C1844/Z_1 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_count_minus_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1487/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/tx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_tx_iface.req_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/tx_iface.data_valid_reg/Q (**SEQGEN**)     0.00       0.00 r
  iso14443a_inst/part4/C1266/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/C1273/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/tx_count_minus_1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_deselect_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_25/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1268/Z_0 (*SELECT_OP_3.1_3.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/C1269/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_deselect_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_deselect_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/forward_from_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1289/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/forward_from_app_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/forward_from_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/forward_from_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1288/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/forward_from_app_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/forward_from_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1295/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1294/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_iface.data_valid_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  adapter_inst/send_reply_reg/Q (**SEQGEN**)              0.00       0.00 r
  adapter_inst/C2147/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_iface.data_valid_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_tx_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_55/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2146/Z_0 (*SELECT_OP_2.4_2.1_4)           0.00       0.00 r
  adapter_inst/tx_idx_reg[0]/next_state (**SEQGEN**)      0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[0]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  adapter_inst/send_reply_reg/Q (**SEQGEN**)              0.00       0.00 r
  adapter_inst/C2145/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_idx_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[0]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_tx_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_55/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2146/Z_1 (*SELECT_OP_2.4_2.1_4)           0.00       0.00 r
  adapter_inst/tx_idx_reg[1]/next_state (**SEQGEN**)      0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[1]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  adapter_inst/send_reply_reg/Q (**SEQGEN**)              0.00       0.00 r
  adapter_inst/C2145/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_idx_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[1]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_tx_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_55/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2146/Z_2 (*SELECT_OP_2.4_2.1_4)           0.00       0.00 r
  adapter_inst/tx_idx_reg[2]/next_state (**SEQGEN**)      0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[2]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  adapter_inst/send_reply_reg/Q (**SEQGEN**)              0.00       0.00 r
  adapter_inst/C2145/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_idx_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[2]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_tx_iface.req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_tx_iface.req_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_tx_iface.req_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_55/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2146/Z_3 (*SELECT_OP_2.4_2.1_4)           0.00       0.00 r
  adapter_inst/tx_idx_reg[3]/next_state (**SEQGEN**)      0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[3]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/tx_idx_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  adapter_inst/send_reply_reg/Q (**SEQGEN**)              0.00       0.00 r
  adapter_inst/C2145/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/tx_idx_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/tx_idx_reg[3]/clocked_on (**SEQGEN**)      0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_start_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2103/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/signal_control_start_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_result_read_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2099/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/signal_control_result_read_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_result_read_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part2/tx_inst/sc_inst/C38/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part2/tx_inst/sc_inst/I_3/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/C40/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part2/tx_inst/bc_inst/I_7/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/C80/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/framing_inst/ds_inst/C136/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_bits_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.error_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.eoc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C156/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/B_5/Z (GTECH_BUF)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C137/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C171/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C172/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/C173/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/framing_inst/fdt_inst/C125/Z_0 (*SELECT_OP_2.11_2.1_11)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fdt_inst/last_pause_n_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fdt_inst/last_pause_n_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fdt_inst/last_pause_n_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C554/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fe_inst/C496/Z_1 (*SELECT_OP_3.3_3.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C554/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/framing_inst/fe_inst/C496/Z_2 (*SELECT_OP_3.3_3.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C554/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_0 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_1 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_2 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_3 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C550/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C499/Z_4 (*SELECT_OP_2.15_2.1_15)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/framing_inst/fe_inst/C496/Z_0 (*SELECT_OP_3.3_3.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/parity_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/I_13/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C494/Z_0 (*SELECT_OP_5.1_5.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/parity_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/parity_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/I_6/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C13/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/out_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/I_2/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/C487/Z_1 (*SELECT_OP_7.3_7.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/I_2/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/crc_inst/I_5/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/C94/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/initialisation_inst/C1844/Z_0 (*SELECT_OP_2.2_2.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/our_cid_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/our_cid_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[0]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/our_cid_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/our_cid_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/our_cid_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/our_cid_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[2]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/our_cid_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/our_cid_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[3]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: power_synch_inst/q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  power_synch_inst/q_reg[0]/clocked_on (**SEQGEN**)       0.00       0.00 r
  power_synch_inst/q_reg[0]/Q (**SEQGEN**)                0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: power_synch_inst/q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  power_synch_inst/q_reg[1]/clocked_on (**SEQGEN**)       0.00       0.00 r
  power_synch_inst/q_reg[1]/Q (**SEQGEN**)                0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1488/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_0 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1489/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_1 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_2 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_3 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1491/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_4 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_5 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_6 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/send_reply_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/B_37/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1291/Z_7 (*SELECT_OP_2.8_2.1_8)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1490/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/tx_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_block_num_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1430/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/our_block_num_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_block_num_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/send_reply_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_23/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1261/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_resend_last_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_23/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1257/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/allow_pps_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part4/I_40/Z (GTECH_NOT)                 0.00       0.00 r
  iso14443a_inst/part4/C1356/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/B_21/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1254/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/allow_pps_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/allow_pps_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/replyStdBlock_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part4/C1380/Z (GTECH_OR2)                0.00       0.00 f
  iso14443a_inst/part4/I_55/Z (GTECH_NOT)                 0.00       0.00 r
  iso14443a_inst/part4/B_19/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1237/Z_0 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part4/replyStdBlock_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/replyStdBlock_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/replyStdBlock_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1429/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/replyStdBlock_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/replyStdBlock_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/replyStdBlock_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part4/C1380/Z (GTECH_OR2)                0.00       0.00 f
  iso14443a_inst/part4/I_55/Z (GTECH_NOT)                 0.00       0.00 r
  iso14443a_inst/part4/B_19/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1237/Z_1 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part4/replyStdBlock_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/replyStdBlock_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/replyStdBlock_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1429/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/replyStdBlock_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/replyStdBlock_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/reply_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C1683/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_1/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_20/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1244/Z_0 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part4/reply_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/reply_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/reply_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1428/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/reply_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/reply_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/reply_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C1683/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_1/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_20/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1244/Z_1 (*SELECT_OP_3.2_3.1_2)
                                                          0.00       0.00 r
  iso14443a_inst/part4/reply_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/reply_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/reply_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1428/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/reply_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/reply_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  ...
  iso14443a_inst/part3/initialisation_inst/C1862/Z_0 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/initialisation_inst/C1858/Z_0 (*SELECT_OP_4.3_4.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/tx_count_minus_1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/tx_count_minus_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part4/C1169/Z (GTECH_XOR2)               0.00       0.00 r
  iso14443a_inst/part4/C1293/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/tx_count_minus_1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/send_reply_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/send_reply_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/send_reply_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/allow_pps_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/allow_pps_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/allow_pps_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1431/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1431/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1431/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_buffer_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_cid_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1431/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/our_cid_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_cid_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1223/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1349/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/check_need_to_forward_to_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1225/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/check_need_to_forward_to_app_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/check_need_to_forward_to_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/check_need_to_forward_to_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/check_need_to_forward_to_app_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/check_need_to_forward_to_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1219/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.error_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1224/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/forward_to_app_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.eoc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/forward_to_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/forward_to_app_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/C1189/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.eoc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1230/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/forward_to_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1230/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/forward_to_app_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/forward_to_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/forward_to_app_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1229/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/forward_to_app_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/forward_to_app_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/pkt_received_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.eoc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/routing_inst/C47/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iso14443a_inst/part4/pkt_received_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1221/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1220/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1228/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1227/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1228/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1227/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1228/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_error_flag_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/B_15/Z (GTECH_BUF)                 0.00       0.00 r
  iso14443a_inst/part4/C1227/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/our_block_num_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/our_block_num_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/our_block_num_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_block_num_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part4/I_64/Z (GTECH_NOT)                 0.00       0.00 r
  iso14443a_inst/part4/C1241/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  iso14443a_inst/part4/our_block_num_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/our_block_num_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1350/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[2][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1351/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/out_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part4/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  iso14443a_inst/part4/C1352/Z (GTECH_AND2)               0.00       0.00 r
  iso14443a_inst/part4/rx_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part4/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[8]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[9]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[10]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[11]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[12]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[13]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[14]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_value_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_value_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_value_reg[15]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/cached_adc_value_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/cached_adc_value_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2098/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/cached_adc_value_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/cached_adc_value_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/signals_reg[adc_read]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[error]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/signals_reg[adc_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[adc_read]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2231/Z (GTECH_OR2)                        0.00       0.00 r
  adapter_inst/C2082/Z_0 (*SELECT_OP_6.1_6.1_1)           0.00       0.00 r
  adapter_inst/status_flags_reg[error]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[error]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[error]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/status_flags_reg[error]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[error]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/unexpected_pause_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[unexpected_pause]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/unexpected_pause_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/unexpected_pause_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2083/Z_0 (*SELECT_OP_2.3_2.1_3)           0.00       0.00 r
  adapter_inst/status_flags_reg[unexpected_pause]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[unexpected_pause]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[already_busy]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1468/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/C2083/Z_1 (*SELECT_OP_2.3_2.1_3)           0.00       0.00 r
  adapter_inst/status_flags_reg[already_busy]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[already_busy]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[already_busy]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/status_flags_reg[already_busy]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[already_busy]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[conv_complete]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2083/Z_2 (*SELECT_OP_2.3_2.1_3)           0.00       0.00 r
  adapter_inst/status_flags_reg[conv_complete]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[conv_complete]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[conv_complete]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/status_flags_reg[conv_complete]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[conv_complete]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/last_rx_had_invalid_magic_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/C1887/Z (GTECH_OR2)                        0.00       0.00 r
  adapter_inst/last_rx_had_invalid_magic_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/last_rx_had_invalid_magic_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/send_reply_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2097/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/send_reply_reg/next_state (**SEQGEN**)     0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/send_reply_reg/clocked_on (**SEQGEN**)     0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_abort_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2102/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/signal_control_abort_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_error_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/last_rx_had_invalid_magic_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_error_flag_reg/Q (**SEQGEN**)           0.00       0.00 f
  adapter_inst/I_73/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2214/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/C2100/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/last_rx_had_invalid_magic_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/last_rx_had_invalid_magic_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/reply_cmd_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_resend_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/reply_cmd_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_resend_last_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_resend_last_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2208/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/B_13/Z (GTECH_BUF)                         0.00       0.00 r
  adapter_inst/C2101/Z_0 (*SELECT_OP_3.1_3.1_1)           0.00       0.00 r
  adapter_inst/reply_cmd_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/reply_cmd_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.error_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.error_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_error_flag_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_error_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2073/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_error_flag_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_error_flag_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_7/Z (GTECH_BUF)                          0.00       0.00 r
  adapter_inst/C2079/Z_0 (*SELECT_OP_2.5_2.1_5)           0.00       0.00 r
  adapter_inst/rx_count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2078/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_count_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_7/Z (GTECH_BUF)                          0.00       0.00 r
  adapter_inst/C2079/Z_1 (*SELECT_OP_2.5_2.1_5)           0.00       0.00 r
  adapter_inst/rx_count_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2078/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_count_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_7/Z (GTECH_BUF)                          0.00       0.00 r
  adapter_inst/C2079/Z_2 (*SELECT_OP_2.5_2.1_5)           0.00       0.00 r
  adapter_inst/rx_count_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2078/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_count_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_7/Z (GTECH_BUF)                          0.00       0.00 r
  adapter_inst/C2079/Z_3 (*SELECT_OP_2.5_2.1_5)           0.00       0.00 r
  adapter_inst/rx_count_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2078/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_count_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_valid_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/B_7/Z (GTECH_BUF)                          0.00       0.00 r
  adapter_inst/C2079/Z_4 (*SELECT_OP_2.5_2.1_5)           0.00       0.00 r
  adapter_inst/rx_count_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_count_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/C2078/Z_0 (*SELECT_OP_2.1_2.1_1)           0.00       0.00 r
  adapter_inst/rx_count_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_count_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[14][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[14][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2184/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[14][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[14][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2186/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2187/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[13][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2187/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[13][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[12][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2188/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[12][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2189/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[11][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[10][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[10][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2190/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[10][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[10][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[9][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2191/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[9][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[8][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2192/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[8][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2193/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[7][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2194/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[6][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2195/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[5][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2196/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2197/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[3][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[3][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2198/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[2][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[2][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2199/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[1][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[1][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[3]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[4]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[5]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[6]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part4/app_rx_iface.data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part4/app_rx_iface.data_reg[7]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_65/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_69/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2200/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/rx_buffer_reg[0][7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/rx_buffer_reg[0][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[4][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[4][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[4][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_cmd_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_cmd_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_cmd_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][0]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][1]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][2]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][3]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][4]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][5]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][6]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[11][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[11][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[11][7]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][0]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][1]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][2]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][3]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][4]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][5]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][6]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[12][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[12][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[12][7]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][0]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][1]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][2]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][3]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][4]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][5]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][6]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[13][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[13][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[13][7]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[14][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[14][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[14][0]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[9][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[9][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[9][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[10][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[10][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[10][0]/Q (**SEQGEN**)        0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[5][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[5][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[6][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[6][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[6][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_sync_timing_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_sync_timing_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_sync_timing_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[7][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/starts_adc_read_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[7][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[7][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1653/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1652/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/starts_adc_read_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/starts_adc_read_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/starts_adc_read_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/starts_adc_read_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/starts_adc_read_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1567/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1566/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/unexpected_pause_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1565/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/unexpected_pause_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/unexpected_pause_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/unexpected_pause_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1564/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/unexpected_pause_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/unexpected_pause_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_0 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_1 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_2 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_3 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[3]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[3]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[3]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_4 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[4]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[4]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[4]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_5 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[5]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[5]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[5]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_6 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[6]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[6]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[6]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_7 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[7]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[7]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[7]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_8 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[8]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[8]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[8]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_9 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[9]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[9]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[9]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_10 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[10]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[10]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[10]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_11 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[11]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[11]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[11]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_12 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[12]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[12]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[12]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_13 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[13]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[13]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[13]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_14 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[14]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[14]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[14]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_15 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[15]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[15]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[15]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_16 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[16]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[16]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[16]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_17 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[17]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[17]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[17]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_18 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[18]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[18]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[18]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_19 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[19]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[19]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[19]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_20 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[20]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[20]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[20]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_21 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[21]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[21]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[21]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_22 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[22]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[22]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[22]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_23 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[23]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[23]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[23]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1572/Z_24 (*SELECT_OP_2.25_2.1_25)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[24]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1571/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/counter_reg[24]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/counter_reg[24]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/new_signals_reg[padding]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[padding]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/new_signals_reg[padding]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[padding]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[padding]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[padding]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[padding]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_0 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[padding]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[padding]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[adc_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1569/Z_0 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[adc_read]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[adc_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[adc_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_1 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[adc_read]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[adc_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[adc_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1569/Z_1 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[adc_enable]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[adc_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[adc_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_2 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[adc_enable]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[adc_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1569/Z_2 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_read]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_3 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_read]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1569/Z_3 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_enable]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_2 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_enable]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_0 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_0 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/signals_reg[sens_config][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1568/Z_0 (*SELECT_OP_2.4_2.1_4)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/signals_reg[sens_config][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/signals_reg[sens_config][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1563/Z_0 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1562/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1563/Z_1 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1562/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1563/Z_2 (*SELECT_OP_2.3_2.1_3)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/signal_control_abort_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_abort_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/B_16/Z (GTECH_BUF)     0.00       0.00 r
  adapter_inst/signal_control_inst/C1562/Z_0 (*SELECT_OP_2.1_2.1_1)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/state_reg[2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/state_reg[2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[padding]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][0]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1651/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1648/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[padding]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[padding]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[padding]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[padding]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[padding]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[adc_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][1]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1647/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1644/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[adc_read]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[adc_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[adc_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[adc_read]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[adc_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[adc_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][2]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1643/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1640/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[adc_enable]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[adc_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[adc_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[adc_enable]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[adc_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][3]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][3]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1639/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1636/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_read]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_read]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_read]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_read]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][4]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][4]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1635/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1632/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_enable]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_enable]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_enable]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_enable]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][5]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][5]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1631/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1628/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][6]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][6]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1627/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1624/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: adapter_inst/rx_buffer_reg[8][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/rx_buffer_reg[8][7]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/rx_buffer_reg[8][7]/Q (**SEQGEN**)         0.00       0.00 r
  adapter_inst/signal_control_inst/C1623/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/C1620/Z (GTECH_OR2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/signal_control_inst/C1669/Z (GTECH_AND2)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part2/tx_inst/bc_inst/C81/Z_0 (*SELECT_OP_2.7_2.1_7)
                                                          0.00       0.00 r
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/status_flags_reg[unexpected_pause]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_70/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_80/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/C2241/Z (GTECH_AND2)                       0.00       0.00 r
  adapter_inst/status_flags_reg[unexpected_pause]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/status_flags_reg[unexpected_pause]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: pause_n_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/pause_n_synchronised_old_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_n_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  pause_n_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  adapter_inst/signal_control_inst/pause_n_synchronised_old_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_inst/pause_n_synchronised_old_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/idle_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/idle_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part2/sd_inst/I_34/Z (GTECH_NOT)         0.00       0.00 r
  iso14443a_inst/part2/sd_inst/idle_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/idle_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_start_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_70/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_80/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/signal_control_start_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_start_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset_synchroniser/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_abort_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reset_synchroniser/shift_reg_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  reset_synchroniser/shift_reg_reg[1]/Q (**SEQGEN**)      0.00       0.00 r
  adapter_inst/I_70/Z (GTECH_NOT)                         0.00       0.00 f
  adapter_inst/I_80/Z (GTECH_NOT)                         0.00       0.00 r
  adapter_inst/signal_control_abort_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  adapter_inst/signal_control_abort_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  ...
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/out_iface.soc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.soc_reg/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/ds_inst/I_9/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part2/sd_inst/prev_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part2/sd_inst/prev_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/prev_reg[1]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part2/sd_inst/C335/Z (GTECH_OR2)         0.00       0.00 f
  iso14443a_inst/part2/sd_inst/I_1/Z (GTECH_NOT)          0.00       0.00 r
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part2/sd_inst/out_iface.data_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]/Q (**SEQGEN**)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/C29/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/framing_inst/fe_inst/I_10/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1946/Z (GTECH_OR2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/I_45/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2061/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_66/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/state_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1946/Z (GTECH_OR2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/I_45/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2061/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_66/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/state_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/state_star_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/C1946/Z (GTECH_OR2)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/I_45/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2053/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_65/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/state_star_reg/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/state_star_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/I_57/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2046/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_64/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: iso14443a_inst/part3/initialisation_inst/pkt_received_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/clocked_on (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/pkt_received_reg/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/I_57/Z (GTECH_NOT)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/C2046/Z (GTECH_OR2)
                                                          0.00       0.00 f
  iso14443a_inst/part3/initialisation_inst/I_64/Z (GTECH_NOT)
                                                          0.00       0.00 r
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/synch_enable (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.50       0.50
  iso14443a_inst/part3/initialisation_inst/current_cascade_level_reg[1]/clocked_on (**SEQGEN**)
                                                          0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


1
