// Seed: 8187306
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2
    , id_12,
    input supply1 id_3,
    input wand id_4,
    output supply1 module_0,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10
);
  generate
    wire id_13;
  endgenerate
  id_14 :
  assert property (@(posedge id_8) id_14)
  else $display(id_8, 1, 1, 1 & 1, 1, id_4);
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_0 (
    input tri module_1,
    output logic id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6
);
  always @(*) begin
    id_1 <= 1'b0;
  end
  uwire id_8 = 1;
  if (1) begin : id_9
    initial id_1 = 1;
  end else assign id_5 = id_3;
  tri0 id_10 = 1;
  assign {id_10, 1'b0 - id_6} = id_2;
  assign id_10 = 1'b0;
  assign id_10 = 1;
  assign id_10 = id_3;
  module_0(
      id_2, id_5, id_5, id_10, id_6, id_10, id_10, id_5, id_3, id_3, id_10
  );
endmodule
