# CERES RISC-V DokÃ¼mantasyon

!!! info "GitHub Repository"
    **Kaynak Kod**: [github.com/kerimturak/level-v](https://github.com/kerimturak/level-v)  
    **DokÃ¼mantasyon**: [kerimturak.github.io/level-v](https://kerimturak.github.io/level-v/)

<div class="grid cards" markdown>

-   :material-rocket-launch:{ .lg .middle } __HÄ±zlÄ± BaÅŸlangÄ±Ã§__

    ---

    Projeyi kurun ve ilk simÃ¼lasyonunuzu Ã§alÄ±ÅŸtÄ±rÄ±n

    [:octicons-arrow-right-24: BaÅŸlangÄ±Ã§ Rehberi](getting-started.md)

-   :material-cpu-64-bit:{ .lg .middle } __Mimari__

    ---

    5 aÅŸamalÄ± pipeline, branch predictor, cache sistemi

    [:octicons-arrow-right-24: Mimari DetaylarÄ±](architecture.md)

-   :material-chip:{ .lg .middle } __Core ModÃ¼lleri__

    ---

    CPU, Fetch, Decode, Execute, Memory, Writeback

    [:octicons-arrow-right-24: Core DokÃ¼mantasyonu](core/index.md)

-   :material-memory:{ .lg .middle } __Peripheral ModÃ¼lleri__

    ---

    UART, SPI, I2C, GPIO, Timer, PWM, DMA, VGA

    [:octicons-arrow-right-24: Peripheral DokÃ¼mantasyonu](periph/index.md)

</div>

---

## ðŸŽ¯ Proje Ã–zellikleri

| Ã–zellik | DeÄŸer |
|---------|-------|
| **ISA** | RV32IMC (Base Integer + Multiply + Compressed) |
| **Pipeline** | 5-aÅŸamalÄ± (IF â†’ ID â†’ EX â†’ MEM â†’ WB) |
| **Cache** | 8-way set associative, 8KB I-Cache, 8KB D-Cache |
| **Branch Predictor** | GShare (512-entry PHT, 256-entry BTB, 16-deep RAS) |
| **Bus** | Wishbone B4 pipelined |
| **Clock** | 50 MHz hedef |
| **Dil** | SystemVerilog (IEEE 1800-2017) |

---

## ðŸ“‚ DokÃ¼mantasyon YapÄ±sÄ±

```
docs/
â”œâ”€â”€ index.md                   # Bu sayfa
â”œâ”€â”€ getting-started.md         # Kurulum rehberi
â”œâ”€â”€ architecture.md            # Mimari dokÃ¼mantasyonu
â”œâ”€â”€ tools.md                   # AraÃ§ kurulumu
â”‚
â”œâ”€â”€ core/                      # Core modÃ¼l dokÃ¼mantasyonu
â”‚   â”œâ”€â”€ index.md               # Core genel bakÄ±ÅŸ
â”‚   â”œâ”€â”€ cpu.md                 # CPU top-level
â”‚   â”œâ”€â”€ hazard-unit.md         # Hazard detection
â”‚   â”œâ”€â”€ stage01_fetch/         # Fetch stage
â”‚   â”œâ”€â”€ stage02_decode/        # Decode stage
â”‚   â”œâ”€â”€ stage03_execute/       # Execute stage
â”‚   â”œâ”€â”€ stage04_memory/        # Memory stage
â”‚   â”œâ”€â”€ stage05_writeback/     # Writeback stage
â”‚   â”œâ”€â”€ mmu/                   # Memory management
â”‚   â””â”€â”€ pmp_pma/               # Physical memory protection
â”‚
â”œâ”€â”€ periph/                    # Peripheral dokÃ¼mantasyonu
â”‚   â”œâ”€â”€ index.md               # Peripheral genel bakÄ±ÅŸ
â”‚   â”œâ”€â”€ uart.md                # UART controller
â”‚   â”œâ”€â”€ spi.md                 # SPI master
â”‚   â”œâ”€â”€ i2c.md                 # I2C master
â”‚   â”œâ”€â”€ gpio.md                # GPIO controller
â”‚   â”œâ”€â”€ timer.md               # General purpose timer
â”‚   â”œâ”€â”€ plic.md                # Platform-level interrupt controller
â”‚   â”œâ”€â”€ pwm.md                 # PWM controller
â”‚   â”œâ”€â”€ dma.md                 # DMA controller
â”‚   â”œâ”€â”€ wdt.md                 # Watchdog timer
â”‚   â””â”€â”€ vga.md                 # VGA controller
â”‚
â”œâ”€â”€ include/                   # Include files
â”œâ”€â”€ pkg/                       # Packages
â”œâ”€â”€ ram/                       # Memory modules
â”œâ”€â”€ tracer/                    # Instruction tracer
â”œâ”€â”€ util/                      # Utility modules
â”œâ”€â”€ wrapper/                   # Top-level wrappers
â”‚
â”œâ”€â”€ script/                    # Build system
â”œâ”€â”€ sim/                       # Simulation
â””â”€â”€ env/                       # Test environments
```

---

## ðŸš€ HÄ±zlÄ± Komutlar

```bash
# Verilator ile derleme
make verilate

# Tek test Ã§alÄ±ÅŸtÄ±rma
make t T=rv32ui-p-add

# CoreMark benchmark
make cm SIM_UART_MONITOR=1

# TÃ¼m ISA testleri
make isa

# Lint kontrolÃ¼
make lint
```

---

## ðŸ“– Referanslar

- [RISC-V ISA Specification](https://riscv.org/technical/specifications/)
- [Wishbone B4 Specification](https://cdn.opencores.org/downloads/wbspec_b4.pdf)
- [Verilator Manual](https://verilator.org/guide/latest/)

---

## ðŸ“ž Ä°letiÅŸim

- **GitHub**: [kerimturak/level-v](https://github.com/kerimturak/level-v)
- **Issues**: [GitHub Issues](https://github.com/kerimturak/level-v/issues)
