module AND_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = A & B;
endmodule


module OR_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = A | B;
endmodule


module NOT_gate (
    input wire A,
    output wire Y
);
    assign Y = ~A;
endmodule


module NAND_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = ~(A & B);
endmodule

module NOR_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = ~(A | B);
endmodule

module XOR_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = A ^ B;
endmodule


module XNOR_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = ~(A ^ B);
endmodule

