[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects covering >95% of wafer surface on lot W2024-4123. Complete yield loss. Defects appeared mid-lot starting at wafer 8.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_GATE. RF power supply failed during wafer 8 processing. Complete plasma loss during etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power supply failure causing complete plasma loss\n- Catastrophic onset at wafer 8 = failure point\n- Complete yield loss = total process failure\n- RF supply = critical equipment failure\n\n**Timeline Analysis**:\n- Wafers 1-7: Normal (before failure)\n- Wafer 8: Failure onset (partial process)\n- Wafers 9-25: Total loss (no plasma processing)\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-07\n2. **Quarantine**: All wafers in chamber (8-25)\n3. **Diagnose**: RF power supply failure mode\n4. **Replace**: RF generator P/N 0190-A1234\n5. **Validate**: Full RF power test before production release\n\n## Investigation Steps\n\n1. Review FDC data at wafer 8 timestamp\n2. Check RF reflected power trends\n3. Analyze matching network logs\n4. Verify no secondary damage\n\n## Prevention Measures\n\n- Add RF power supply health monitoring\n- Configure FDC alarm for RF drop >10%\n- Implement auto-stop on RF power loss\n- Schedule RF preventive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total wafer coverage defects on lot W2024-4456. 90%+ of die failing. First wafer of lot affected, subsequent wafers also failing.\n\nProcess Context: Tool: CVD-AMAT-05. Recipe: TEOS_DEP. Recipe loaded incorrectly after tool maintenance. Wrong recipe executed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong recipe execution after maintenance\n- First wafer affected = recipe issue from start\n- All wafers failing = systematic recipe error\n- Post-maintenance = recipe load error\n\n**Timeline Analysis**:\n- Recipe loaded incorrectly after PM\n- All production since PM affected\n- Wrong process parameters applied\n\n## Corrective Actions\n\n1. **Immediate**: STOP PRODUCTION on CVD-AMAT-05\n2. **Quarantine**: All wafers processed since PM\n3. **Verify**: Correct recipe loaded\n4. **Review**: PM procedure for recipe verification step\n5. **Validate**: Test wafer with correct recipe\n\n## Investigation Steps\n\n1. Compare loaded recipe to baseline\n2. Identify recipe version mismatch\n3. Review operator actions during PM\n4. Determine wafer disposition\n\n## Prevention Measures\n\n- Recipe version verification after any PM\n- Add recipe checksum verification\n- Implement recipe lock-out during PM\n- Require qual wafer before production release\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete wafer failure on lot W2024-4789. >85% defect coverage. Failure appeared after extended tool idle (72+ hours).\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: CONTACT_ETCH. Chamber not conditioned after 72-hour idle. First production lot after weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after extended idle\n- 72+ hour idle = significant seasoning loss\n- First lot after idle = insufficient conditioning\n- Complete failure = gross process deviation\n\n**Timeline Analysis**:\n- Friday: Last production\n- 72+ hour idle\n- Monday: Production started without conditioning\n- Entire lot failed\n\n## Corrective Actions\n\n1. **Immediate**: Run full conditioning sequence (20 wafers)\n2. **Quarantine**: Affected lot\n3. **Verify**: Chamber matching restored\n4. **Validate**: Qual wafer before production\n\n## Investigation Steps\n\n1. Review chamber matching data\n2. Check seasoning wafer logs\n3. Verify conditioning SOP followed\n4. Assess wafer disposition\n\n## Prevention Measures\n\n- Mandatory conditioning after >24 hour idle\n- Auto-conditioning recipe triggered by idle time\n- Idle time tracking in MES\n- Qual gate before production release\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2024-5012. Total wafer failure on all 25 wafers. Appears as massive particle contamination.\n\nProcess Context: Tool: CVD-LAM-08. Recipe: SIN_DEP. Vacuum breach during process. Chamber vented to atmosphere unexpectedly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum breach causing atmospheric contamination\n- Total failure = catastrophic event\n- Massive particles = atmospheric exposure\n- All wafers = systematic contamination\n\n**Timeline Analysis**:\n- Vacuum breach during processing\n- Chamber flooded with atmospheric particles\n- All wafers in lot contaminated\n- Moisture and oxygen exposure\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-LAM-08\n2. **Scrap**: All wafers in affected lot\n3. **Identify**: Vacuum breach source\n4. **Repair**: Seal failure (slit valve, O-ring, viewport)\n5. **Full clean**: Chamber wet clean and conditioning\n6. **Validate**: Leak check <1 mTorr/min\n\n## Investigation Steps\n\n1. Review pressure logs at failure time\n2. Identify breach location\n3. Check slit valve seal integrity\n4. Inspect all vacuum seals\n\n## Prevention Measures\n\n- Real-time vacuum monitoring with auto-stop\n- Regular seal inspection\n- Leak check after any seal work\n- Pressure alarm for rapid rise\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-5345. >80% yield loss. Defects started on wafer 15, worsened through lot end.\n\nProcess Context: Tool: ETCH-AMAT-09. Recipe: METAL_ETCH. Gas delivery failure - main etchant gas flow dropped to zero. MFC failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC failure causing etchant gas loss\n- Onset at wafer 15 = failure point\n- Worsening = progressive failure\n- Complete etchant loss = process failure\n\n**Timeline Analysis**:\n- Wafers 1-14: Normal processing\n- Wafer 15: MFC began failing\n- Wafers 16-25: Complete process failure\n- No etch chemistry present\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-AMAT-09\n2. **Quarantine**: Wafers 15-25\n3. **Replace**: Failed MFC P/N 0226-5678\n4. **Verify**: Gas flow restored\n5. **Validate**: Etch rate qual wafer\n\n## Investigation Steps\n\n1. Review MFC flow data timeline\n2. Identify failure mode (stuck closed)\n3. Check MFC electrical connections\n4. Verify no secondary gas issues\n\n## Prevention Measures\n\n- FDC alarm for gas flow deviation >5%\n- Auto-stop on gas flow loss\n- MFC health monitoring\n- Redundant flow verification\n\n**Severity**: Critical\n**Yield Impact**: 80-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic yield loss on lot W2024-5678. Complete wafer scrap. Visible film peeling across entire wafer surface.\n\nProcess Context: Tool: CVD-AMAT-10. Recipe: USG_DEP. Temperature runaway during deposition. Heater control malfunction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature runaway from heater control failure\n- Complete peeling = gross thermal stress\n- Entire surface = systematic overheating\n- Temperature runaway = control loop failure\n\n**Timeline Analysis**:\n- Temperature control lost\n- Wafer overheated significantly\n- Thermal stress caused complete delamination\n- All film integrity lost\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-10\n2. **Scrap**: Affected wafers\n3. **Diagnose**: Heater control system\n4. **Replace**: Failed temperature controller P/N 0190-B2345\n5. **Calibrate**: Temperature system\n6. **Validate**: Temperature uniformity wafer\n\n## Investigation Steps\n\n1. Review temperature logs during failure\n2. Identify control loop failure mode\n3. Check thermocouple integrity\n4. Verify heater zone functionality\n\n## Prevention Measures\n\n- Temperature runaway protection circuit\n- Auto-stop on temperature deviation >20°C\n- Redundant temperature monitoring\n- Regular control system calibration\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2024-6012. 95%+ die affected. Appeared on all wafers processed through specific chamber.\n\nProcess Context: Tool: ETCH-LAM-10 Chamber A. Recipe: STI_ETCH. Massive contamination from chamber component failure. Edge ring catastrophic fracture.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring catastrophic fracture\n- Chamber A specific = component failure\n- Massive contamination = broken pieces\n- All wafers = debris covering\n\n**Timeline Analysis**:\n- Edge ring fractured during process\n- Debris spread across wafer surface\n- All wafers in chamber affected\n- Catastrophic contamination\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - Chamber A\n2. **Quarantine**: All Chamber A wafers\n3. **Full clean**: Remove all debris from chamber\n4. **Replace**: Edge ring P/N 715-4567\n5. **Inspect**: For secondary damage\n6. **Validate**: Particle monitor and qual wafer\n\n## Investigation Steps\n\n1. Analyze fractured edge ring\n2. Determine fracture cause (thermal, RF, mechanical)\n3. Check RF-hour count\n4. Review similar components for risk\n\n## Prevention Measures\n\n- Track consumable RF-hours strictly\n- Visual inspection during PM\n- Replace components before end of life\n- Component quality verification\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-6345. All 25 wafers with >90% defects. Uniform haze across all wafers.\n\nProcess Context: Tool: CLEAN-DNS-03. Recipe: SC1_CLEAN. Chemical concentration completely wrong. 10x HF concentration due to dilution error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical dilution error - 10x HF concentration\n- All wafers = systematic chemical issue\n- Uniform haze = over-etch damage\n- Dilution error = preparation mistake\n\n**Timeline Analysis**:\n- Chemical prepared incorrectly\n- 10x HF concentration\n- All wafers over-etched catastrophically\n- Complete oxide removal and damage\n\n## Corrective Actions\n\n1. **Immediate**: STOP all processing with affected chemistry\n2. **Drain**: Contaminated chemical tank\n3. **Scrap**: All affected wafers\n4. **Replenish**: With correctly diluted chemistry\n5. **Verify**: Chemical concentration before use\n\n## Investigation Steps\n\n1. Review chemical preparation logs\n2. Interview operator on procedure\n3. Check chemical lot received\n4. Verify dilution calculation\n\n## Prevention Measures\n\n- Chemical concentration verification before use\n- Automated dilution systems\n- Dual verification for chemical prep\n- In-line concentration monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2024-6678. Near-full defect pattern on first wafer, all subsequent wafers same. Appears as complete film absence.\n\nProcess Context: Tool: PVD-AMAT-07. Recipe: AL_DEP. Target completely consumed. No material for deposition. End-of-target failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target completely consumed - no deposition material\n- First wafer affected = target exhausted at start\n- All wafers same = no material deposited\n- Film absence = zero deposition\n\n**Timeline Analysis**:\n- Target life exhausted\n- Production started without target check\n- No aluminum deposited on any wafer\n- Lot processed with absent film\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - PVD-AMAT-07\n2. **Scrap**: All affected wafers\n3. **Replace**: Spent target P/N 3041-6789\n4. **Burn-in**: New target per procedure\n5. **Validate**: Deposition rate and uniformity\n\n## Investigation Steps\n\n1. Review target life tracking\n2. Verify target change alerting\n3. Check deposition rate monitoring\n4. Identify tracking gap\n\n## Prevention Measures\n\n- Target life tracking in system\n- Hard stop at target end-of-life\n- Deposition rate monitoring\n- Pre-lot target life verification\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total yield loss on lot W2024-7012. >85% defect coverage. Massive electrical shorts across wafers.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: VIA_PHOTO. Complete focus loss during exposure. Stage leveling system failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling system failure - complete defocus\n- Electrical shorts = pattern transfer failure\n- All wafers = systematic focus loss\n- Leveling failure = height measurement error\n\n**Timeline Analysis**:\n- Leveling system failed\n- All exposures grossly defocused\n- Pattern not resolved\n- Shorts from merged features\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-04\n2. **Quarantine**: All exposed wafers\n3. **Diagnose**: Leveling system failure\n4. **Repair**: Height sensor system\n5. **Validate**: Focus calibration and test exposure\n\n## Investigation Steps\n\n1. Review leveling sensor data\n2. Check focus monitor data\n3. Identify sensor failure mode\n4. Verify no stage mechanical issue\n\n## Prevention Measures\n\n- Focus/leveling pre-lot verification\n- Auto-stop on focus deviation\n- Leveling system health monitoring\n- Regular focus calibration\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-7345. All wafers show uniform contamination. Appears as massive organic layer.\n\nProcess Context: Tool: ASH-LAM-05. Recipe: RESIST_STRIP. Wrong gas connected after maintenance. N2 connected instead of O2. No ash process possible.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong gas connection - N2 instead of O2\n- All wafers = systematic failure\n- Organic layer = resist not stripped\n- Wrong gas = no ash chemistry\n\n**Timeline Analysis**:\n- Gas line reconnected incorrectly after PM\n- N2 flowing instead of O2\n- No oxidizing chemistry = no ash\n- Resist remains on all wafers\n\n## Corrective Actions\n\n1. **Immediate**: STOP processing\n2. **Correct**: Gas line connection\n3. **Purge**: Gas lines\n4. **Verify**: O2 flow confirmed\n5. **Re-process**: Affected wafers if possible\n\n## Investigation Steps\n\n1. Review PM documentation\n2. Check gas line labeling\n3. Verify gas analysis\n4. Interview maintenance personnel\n\n## Prevention Measures\n\n- Gas line labeling and verification\n- Post-PM gas verification test\n- Gas analyzer confirmation\n- Double-check procedures for gas work\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2024-7678. 95%+ coverage. Appeared suddenly on wafer 3, continued through lot.\n\nProcess Context: Tool: IMPLANT-AMAT-04. Recipe: SD_IMPLANT. Beam completely lost during processing. Accelerator column failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Accelerator column failure - beam loss\n- Wafer 3 onset = failure point\n- Continued = no recovery\n- Beam lost = no implant\n\n**Timeline Analysis**:\n- Wafers 1-2: Normal implant\n- Wafer 3: Column failure, partial implant\n- Wafers 4-25: No implant at all\n- Complete process loss\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - IMPLANT-AMAT-04\n2. **Quarantine**: All wafers (disposition 1-2 vs 3-25)\n3. **Diagnose**: Column failure cause\n4. **Repair**: Accelerator column components\n5. **Validate**: Beam current and uniformity\n\n## Investigation Steps\n\n1. Review beam current logs\n2. Check high voltage system\n3. Identify failure component\n4. Assess column condition\n\n## Prevention Measures\n\n- Beam current monitoring with auto-stop\n- Column health tracking\n- HV system monitoring\n- Preventive column maintenance\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2024-8012. Total yield loss. Wafers show severe warpage and cracking.\n\nProcess Context: Tool: RTP-AMAT-05. Recipe: RTA_1050C. Cooling system failure during process. Wafers not cooled properly, thermal shock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling system failure causing thermal shock\n- Total failure = catastrophic thermal event\n- Warpage/cracking = thermal stress\n- Cooling failed = no controlled cool-down\n\n**Timeline Analysis**:\n- Process reached 1050°C\n- Cooling system failed\n- Rapid uncontrolled temperature change\n- Thermal shock fractured wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - RTP-AMAT-05\n2. **Scrap**: All cracked wafers\n3. **Diagnose**: Cooling system failure\n4. **Repair**: Cooling water/gas system\n5. **Validate**: Thermal profile verification\n\n## Investigation Steps\n\n1. Review cooling system logs\n2. Check coolant flow and temperature\n3. Identify failure mode\n4. Verify lamp controller interaction\n\n## Prevention Measures\n\n- Cooling system monitoring\n- Interlock for cooling loss\n- Auto-shutdown on cooling failure\n- Thermal runaway protection\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2024-8345. >90% defects. Complete layer missing on inspection.\n\nProcess Context: Tool: CVD-TEL-07. Recipe: TIN_BARRIER. Process aborted mid-deposition due to interlock trip. Incomplete film on all in-process wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process abort from interlock trip - incomplete deposition\n- Layer missing = deposition stopped early\n- All wafers = in-process at abort time\n- Interlock = safety system trigger\n\n**Timeline Analysis**:\n- Deposition started normally\n- Interlock tripped mid-process\n- Process aborted\n- Partial/no film deposited\n\n## Corrective Actions\n\n1. **Investigate**: Interlock trip cause\n2. **Clear**: Interlock condition\n3. **Assess**: Wafer disposition (partial film)\n4. **Scrap**: If film unrecoverable\n5. **Validate**: Interlock root cause addressed\n\n## Investigation Steps\n\n1. Review interlock log for trip cause\n2. Identify triggering condition\n3. Check if true alarm or false trip\n4. Verify safe operation\n\n## Prevention Measures\n\n- Regular interlock testing\n- Sensor calibration program\n- Interlock validation\n- Pre-lot system health check\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-8678. All wafers >95% defective. Wafers appear completely etched away.\n\nProcess Context: Tool: ETCH-LAM-11. Recipe: OXIDE_ETCH. Endpoint failed to trigger. Massive over-etch continued until lot end.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint detection failure - massive over-etch\n- Completely etched = no stop signal\n- All wafers = endpoint never triggered\n- Continued etch = time-based backup inadequate\n\n**Timeline Analysis**:\n- Etch started normally\n- Endpoint system failed\n- Etch continued past target\n- Complete film removal and substrate damage\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-11\n2. **Scrap**: All over-etched wafers\n3. **Diagnose**: Endpoint system failure\n4. **Repair**: OES/laser interferometer system\n5. **Validate**: Endpoint triggering on test wafer\n\n## Investigation Steps\n\n1. Review endpoint signal data\n2. Check OES/laser system health\n3. Verify optical window condition\n4. Test endpoint detection\n\n## Prevention Measures\n\n- Backup time-based etch limit\n- Endpoint system pre-lot verification\n- Real-time endpoint monitoring\n- Auto-stop on etch time exceeded\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination on lot W2024-9012. Near-total defects. Massive metallic contamination across wafers.\n\nProcess Context: Tool: PVD-AMAT-08. Recipe: TI_DEP. Shutter failed to open. Plasma arced to shutter, sputtering shutter material onto wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shutter mechanism failure with plasma arcing\n- Massive metallic = shutter material\n- All wafers = systematic failure\n- Arc = plasma instability with closed shutter\n\n**Timeline Analysis**:\n- Shutter commanded to open\n- Mechanism failed (stuck closed)\n- Plasma ignited with shutter closed\n- Arc sputtered shutter material onto wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - PVD-AMAT-08\n2. **Scrap**: All contaminated wafers\n3. **Diagnose**: Shutter mechanism\n4. **Repair**: Shutter actuator/linkage\n5. **Full clean**: Remove contamination\n6. **Validate**: Shutter operation and clean wafer\n\n## Investigation Steps\n\n1. Check shutter position sensor\n2. Inspect shutter mechanism\n3. Review plasma ignition sequence\n4. Verify interlock functionality\n\n## Prevention Measures\n\n- Shutter position verification before plasma\n- Interlock for plasma with shutter closed\n- Regular shutter mechanism maintenance\n- Position sensor calibration\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2024-9345. >85% defect coverage. Appeared after facility power event.\n\nProcess Context: Multiple tools affected simultaneously. Brief facility power interruption. Process failures across fab during power event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power interruption affecting multiple tools\n- Multiple tools = facility-wide event\n- Power interruption = infrastructure failure\n- Process failures = mid-process disruption\n\n**Timeline Analysis**:\n- Power event occurred\n- Tools in mid-process affected\n- Processes disrupted/aborted\n- Wafers in-process damaged\n\n## Corrective Actions\n\n1. **Assess**: All tools affected by power event\n2. **Quarantine**: All in-process wafers\n3. **Investigate**: Power event cause\n4. **Verify**: Tool recovery status\n5. **Validate**: Each tool before production\n\n## Investigation Steps\n\n1. Review facility power logs\n2. Identify power event cause\n3. Document affected tools and lots\n4. Assess UPS/backup power performance\n\n## Prevention Measures\n\n- Enhanced UPS capacity\n- Power quality monitoring\n- Auto-save states for tools\n- Graceful shutdown procedures\n\n**Severity**: Critical\n**Yield Impact**: 85-100% for in-process lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-9678. All wafers show complete resist failure. No pattern transferred.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: PHOTO_PR. Resist pump failed. No resist dispensed on wafers. Coater ran without resist.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist pump failure - no coating\n- Complete failure = no resist applied\n- All wafers = pump failed for entire lot\n- No pattern = nothing to expose\n\n**Timeline Analysis**:\n- Resist pump failed\n- No resist dispensed\n- Wafers processed as if coated\n- No pattern transfer possible\n\n## Corrective Actions\n\n1. **Immediate**: STOP coating tool COAT-TEL-08\n2. **Quarantine**: All affected wafers\n3. **Diagnose**: Resist pump failure\n4. **Replace**: Pump P/N 5566-7890\n5. **Prime**: New pump\n6. **Validate**: Coating uniformity\n\n## Investigation Steps\n\n1. Check pump motor/mechanism\n2. Review dispense volume monitoring\n3. Verify dispense detection\n4. Identify failure mode\n\n## Prevention Measures\n\n- Dispense confirmation sensor\n- Resist weight monitoring\n- Auto-stop on no dispense\n- Pump health monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-0123. Near-total failure (>90%). Wafers show massive cracking pattern.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: OXIDE_CMP. Carrier head crashed into pad. Mechanical failure during polish.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Carrier head crash - mechanical failure\n- Massive cracking = mechanical impact\n- Near-total = severe damage\n- Crash = control system failure\n\n**Timeline Analysis**:\n- Carrier positioning failed\n- Head crashed into pad/wafer\n- Wafers in carrier cracked\n- Mechanical damage to tool\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CMP-AMAT-06\n2. **Scrap**: All damaged wafers\n3. **Inspect**: Carrier head and pad\n4. **Repair**: Motion control system\n5. **Replace**: Damaged components\n6. **Validate**: Motion control test\n\n## Investigation Steps\n\n1. Review motion control logs\n2. Check servo motor function\n3. Identify positioning failure\n4. Assess mechanical damage extent\n\n## Prevention Measures\n\n- Motion limit interlocks\n- Position verification before contact\n- Servo monitoring\n- Pre-lot motion check\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-0456. All wafers >95% defective. Uniform discoloration across wafers.\n\nProcess Context: Tool: FURNACE-TEL-07. Recipe: ANNEAL_1100C. Furnace atmosphere contaminated. Wrong ambient gas during anneal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated furnace atmosphere\n- Uniform discoloration = atmospheric reaction\n- All wafers = systematic exposure\n- Wrong gas = atmosphere control failure\n\n**Timeline Analysis**:\n- Wrong gas present in furnace\n- Wafers exposed during anneal\n- Chemical reaction with wrong atmosphere\n- Complete surface damage\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - FURNACE-TEL-07\n2. **Scrap**: All contaminated wafers\n3. **Purge**: Furnace with correct gas\n4. **Identify**: Gas contamination source\n5. **Validate**: Atmosphere purity before production\n\n## Investigation Steps\n\n1. Analyze furnace atmosphere\n2. Check gas supply integrity\n3. Review gas switching system\n4. Identify contamination source\n\n## Prevention Measures\n\n- Atmosphere analysis before process\n- Gas purity monitoring\n- Gas line integrity verification\n- Process gas interlocks\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-0789. >85% defects. Started at wafer 1, continued through entire lot.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: POLY_GATE. ESC completely failed to clamp. Wafers not clamped during etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC clamping failure - no wafer hold\n- First wafer affected = failure from start\n- All wafers = ESC never worked\n- Not clamped = process parameters invalid\n\n**Timeline Analysis**:\n- ESC HV power failed\n- No electrostatic clamping\n- Wafers floating during etch\n- No thermal contact, no backside gas\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-TEL-09\n2. **Quarantine**: All wafers\n3. **Diagnose**: ESC HV power supply\n4. **Repair**: ESC system\n5. **Validate**: Clamping force verification\n\n## Investigation Steps\n\n1. Check ESC voltage during processing\n2. Test HV power supply\n3. Verify ESC surface condition\n4. Check clamping feedback\n\n## Prevention Measures\n\n- ESC clamping verification before process\n- HV monitoring with interlock\n- Pre-lot clamp test\n- ESC health monitoring\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-1012. Complete lot scrap. Wafers show signs of extreme over-processing.\n\nProcess Context: Tool: WET-DNS-05. Recipe: HF_ETCH. Timer stuck - process ran for 10x normal time. Control system malfunction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process timer failure - 10x over-processing\n- Extreme over-etch = time failure\n- Complete lot = timer stuck for all\n- Control malfunction = automation failure\n\n**Timeline Analysis**:\n- Process started\n- Timer failed to count\n- Process ran 10x expected time\n- Complete film removal\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - WET-DNS-05\n2. **Scrap**: All over-processed wafers\n3. **Diagnose**: Control system timer\n4. **Repair**: Timer/PLC module\n5. **Validate**: Timing accuracy\n\n## Investigation Steps\n\n1. Review process time logs\n2. Check PLC functionality\n3. Test timer operation\n4. Verify control system integrity\n\n## Prevention Measures\n\n- Backup hardware timer\n- Maximum process time limit\n- Operator visual confirmation\n- Control system redundancy\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-1345. >90% defects. Uniform coating failure across all wafers.\n\nProcess Context: Tool: ECP-LAM-07. Recipe: CU_PLATE. Plating bath completely depleted. No copper available for deposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Depleted plating bath - no copper\n- Uniform failure = no material deposited\n- All wafers = bath empty for lot\n- Coating failure = electroplating impossible\n\n**Timeline Analysis**:\n- Bath copper depleted\n- Production started without check\n- No copper available\n- All wafers unplated\n\n## Corrective Actions\n\n1. **Immediate**: STOP plating ECP-LAM-07\n2. **Replenish**: Plating bath\n3. **Verify**: Bath chemistry in spec\n4. **Validate**: Plating rate on test wafer\n\n## Investigation Steps\n\n1. Review bath analysis history\n2. Check replenishment system\n3. Verify monitoring was in place\n4. Identify tracking gap\n\n## Prevention Measures\n\n- Continuous bath monitoring\n- Auto-replenishment system\n- Bath chemistry alarms\n- Pre-lot bath verification\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-1678. All wafers catastrophically contaminated. Cross-contamination from previous process.\n\nProcess Context: Tool: CVD-LAM-12. Recipe: W_CVD. Previous lot used different precursor. Chamber not purged between products. Cross-contamination event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber cross-contamination - no purge\n- All wafers = systematic contamination\n- Previous precursor = contamination source\n- No purge = procedure violation\n\n**Timeline Analysis**:\n- Previous product processed\n- Recipe changed without purge\n- Residual precursor contaminated new lot\n- Complete lot failure\n\n## Corrective Actions\n\n1. **Immediate**: Full chamber purge\n2. **Scrap**: All contaminated wafers\n3. **Run**: Conditioning wafers\n4. **Verify**: Chamber clean\n5. **Investigate**: Why purge was skipped\n\n## Investigation Steps\n\n1. Review process sequence\n2. Check purge procedure compliance\n3. Interview operator\n4. Verify recipe sequencing rules\n\n## Prevention Measures\n\n- Mandatory purge between products\n- Recipe interlock for product changes\n- Automated purge sequence\n- Operator training reinforcement\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-2012. >95% yield loss. Appeared on all wafers after gas line work.\n\nProcess Context: Tool: ETCH-AMAT-12. Gas line maintenance completed yesterday. Line not properly leak-checked. Air contamination in process gas.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air contamination from incomplete gas line work\n- After maintenance = timing correlation\n- All wafers = systematic contamination\n- Air in process gas = catastrophic chemistry\n\n**Timeline Analysis**:\n- Gas line maintenance performed\n- Leak check not completed properly\n- Air entered process gas\n- Oxidation/contamination of all wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-AMAT-12\n2. **Quarantine**: All post-maintenance wafers\n3. **Leak check**: All gas connections\n4. **Purge**: Gas lines completely\n5. **Validate**: Gas purity before production\n\n## Investigation Steps\n\n1. Review maintenance documentation\n2. Identify leak location\n3. Check leak check procedure\n4. Verify technician training\n\n## Prevention Measures\n\n- Mandatory leak check after gas work\n- He leak detection required\n- Gas purity verification before release\n- PM procedure verification\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-2345. All wafers show complete delamination. Appears as total film lift-off.\n\nProcess Context: Tool: CLEAN-TEL-05. Recipe: POST_CMP_CLEAN. Megasonic power completely failed. No cleaning action on wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic failure - no cleaning action\n- Complete delamination = contamination-induced\n- All wafers = megasonic never worked\n- No cleaning = residue left on surface\n\n**Timeline Analysis**:\n- Megasonic transducer failed\n- No cleaning energy applied\n- Slurry/residue not removed\n- Subsequent process caused delamination\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CLEAN-TEL-05\n2. **Assess**: Wafer disposition\n3. **Replace**: Megasonic transducer\n4. **Verify**: Power output restored\n5. **Validate**: Cleaning effectiveness\n\n## Investigation Steps\n\n1. Check megasonic power output\n2. Test transducer function\n3. Review power monitoring\n4. Identify failure mode\n\n## Prevention Measures\n\n- Megasonic power monitoring\n- Pre-lot power verification\n- Transducer health tracking\n- Cleaning effectiveness verification\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-2678. >85% coverage. Wafers appear uniformly hazy.\n\nProcess Context: Tool: LITH-NIKON-03. Recipe: METAL_EXP. Exposure lamp failed during lot. No exposure energy on wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exposure lamp failure - no exposure\n- Uniformly hazy = unexposed resist\n- All wafers = lamp failed for lot\n- No exposure = pattern not formed\n\n**Timeline Analysis**:\n- Lamp power dropped/failed\n- Exposure attempted with no energy\n- Resist not exposed\n- Development removed/left all resist\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-NIKON-03\n2. **Quarantine**: Unexposed wafers\n3. **Replace**: Exposure lamp\n4. **Calibrate**: Exposure energy\n5. **Validate**: Test exposure pattern\n\n## Investigation Steps\n\n1. Review lamp power logs\n2. Check lamp hours\n3. Verify lamp monitoring\n4. Test new lamp performance\n\n## Prevention Measures\n\n- Lamp power monitoring with alarm\n- Lamp life tracking\n- Proactive lamp replacement\n- Pre-lot lamp verification\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-2901. All wafers >90% defective. Robot dropped multiple wafers during handling.\n\nProcess Context: Tool: HANDLER-YASKAWA-08. Robot arm servo failed. Multiple wafers dropped and damaged. Mechanical failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot servo failure causing wafer drops\n- Wafer drops = physical damage\n- Multiple = servo failed during operation\n- Mechanical = handling system failure\n\n**Timeline Analysis**:\n- Servo motor failed\n- Arm lost position control\n- Wafers dropped from blade\n- Physical damage to wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - HANDLER-YASKAWA-08\n2. **Scrap**: All dropped wafers\n3. **Replace**: Failed servo motor\n4. **Calibrate**: Robot arm\n5. **Validate**: Motion control test\n\n## Investigation Steps\n\n1. Check servo motor function\n2. Review motion control logs\n3. Identify failure mode\n4. Assess any secondary damage\n\n## Prevention Measures\n\n- Servo health monitoring\n- Motion limit detection\n- Safe stop on servo error\n- Preventive servo maintenance\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-3234. Near-total failure. Wafers show severe plasma damage.\n\nProcess Context: Tool: ETCH-LAM-13. Recipe: GATE_ETCH. Matching network failed. Severe reflected power damaged wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network failure - severe mismatch\n- Plasma damage = RF instability\n- All wafers = matching failed completely\n- Reflected power = energy damage to wafers\n\n**Timeline Analysis**:\n- Matching network failed\n- Severe impedance mismatch\n- High reflected power\n- Plasma arcing/damage to wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-13\n2. **Scrap**: All damaged wafers\n3. **Replace**: Matching network components\n4. **Tune**: RF system\n5. **Validate**: Stable plasma ignition\n\n## Investigation Steps\n\n1. Review reflected power logs\n2. Test matching network components\n3. Identify failed capacitor/inductor\n4. Check for secondary damage\n\n## Prevention Measures\n\n- Reflected power monitoring with alarm\n- Auto-stop on high reflected power\n- Matching network health tracking\n- Preventive component replacement\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-3567. >95% defects. Complete pattern shift across wafers.\n\nProcess Context: Tool: LITH-ASML-07. Recipe: VIA_EXP. Stage position encoder failed. All exposures grossly misaligned.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage encoder failure - position error\n- Pattern shift = alignment failure\n- All wafers = encoder failed for lot\n- Gross misalignment = no overlay control\n\n**Timeline Analysis**:\n- Stage encoder failed\n- Position feedback lost\n- All exposures misaligned\n- Zero overlay control\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-07\n2. **Scrap**: All misaligned wafers\n3. **Replace**: Position encoder\n4. **Calibrate**: Stage positioning\n5. **Validate**: Overlay test\n\n## Investigation Steps\n\n1. Review stage position data\n2. Test encoder function\n3. Check encoder mounting\n4. Verify no stage damage\n\n## Prevention Measures\n\n- Encoder health monitoring\n- Pre-lot alignment verification\n- Position feedback validation\n- Auto-stop on position error\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-3890. All wafers catastrophically damaged. Appears as severe oxidation.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: METAL_CAP. Water leak into chamber during process. Steam oxidation of wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Water leak causing steam oxidation\n- Severe oxidation = water exposure at temperature\n- All wafers = leak during processing\n- Catastrophic = steam attack at high temp\n\n**Timeline Analysis**:\n- Cooling water leak developed\n- Water entered hot chamber\n- Steam formed\n- Massive oxidation of wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-14\n2. **Scrap**: All oxidized wafers\n3. **Identify**: Water leak source\n4. **Repair**: Cooling line/seal\n5. **Full clean**: Dry chamber completely\n6. **Validate**: Leak check and qual wafer\n\n## Investigation Steps\n\n1. Identify leak location\n2. Check cooling line integrity\n3. Review cooling water flow\n4. Assess chamber damage\n\n## Prevention Measures\n\n- Cooling water leak detection\n- Interlock for water intrusion\n- Regular cooling line inspection\n- Moisture monitoring in chamber\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-4123. >85% coverage. Started at wafer 20, continued through lot end.\n\nProcess Context: Tool: IMPLANT-VARIAN-05. Recipe: WELL_IMPLANT. Faraday cup failed. Dose measurement completely wrong for last wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - wrong dose\n- Late lot onset = failure point\n- All subsequent = dose wrong\n- Faraday cup = dose measurement\n\n**Timeline Analysis**:\n- Wafers 1-19: Normal dose\n- Wafer 20: Faraday cup failed\n- Wafers 20-25: Wrong dose delivered\n- Gross dose error\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - IMPLANT-VARIAN-05\n2. **Quarantine**: Wafers 20-25\n3. **Replace**: Faraday cup assembly\n4. **Calibrate**: Dose system\n5. **Validate**: Dose accuracy test\n\n## Investigation Steps\n\n1. Review dose measurement data\n2. Check Faraday cup condition\n3. Identify failure mode\n4. Test new cup accuracy\n\n## Prevention Measures\n\n- Faraday cup health monitoring\n- Secondary dose verification\n- Pre-lot dose calibration check\n- Cup replacement schedule\n\n**Severity**: Critical\n**Yield Impact**: 85-100% (wafers 20-25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-4456. All wafers >90% defective. Massive particle contamination.\n\nProcess Context: Tool: ETCH-TEL-10. Recipe: METAL_ETCH. Chamber shield catastrophically failed. Complete shield disintegration during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber shield catastrophic disintegration\n- Massive particles = shield fragments\n- All wafers = complete failure\n- Catastrophic = shield destroyed\n\n**Timeline Analysis**:\n- Shield at end of life (or defective)\n- Thermal/mechanical stress exceeded\n- Complete disintegration during process\n- Chamber filled with debris\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-TEL-10\n2. **Scrap**: All contaminated wafers\n3. **Full clean**: Remove all debris from chamber\n4. **Replace**: Shield P/N 0040-9999\n5. **Inspect**: For secondary damage\n6. **Validate**: Particle monitor and qual\n\n## Investigation Steps\n\n1. Analyze failed shield\n2. Review shield usage hours\n3. Check shield quality/vendor\n4. Assess chamber condition\n\n## Prevention Measures\n\n- Strict shield life tracking\n- Replace before failure\n- Shield quality verification\n- Visual inspection during PM\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-4789. All wafers show complete process absence. No film deposited.\n\nProcess Context: Tool: CVD-TEL-10. Recipe: USG_DEP. All gas MFCs failed simultaneously. Power supply to MFC rack failed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC power supply failure - no gas flow\n- No film = no gases delivered\n- All wafers = power failed for entire lot\n- MFC rack = common power failure\n\n**Timeline Analysis**:\n- MFC rack power supply failed\n- All MFCs stopped\n- No process gases\n- No deposition possible\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-TEL-10\n2. **Quarantine**: All affected wafers\n3. **Replace**: MFC rack power supply\n4. **Verify**: All MFCs functioning\n5. **Validate**: Deposition rate test\n\n## Investigation Steps\n\n1. Check power supply unit\n2. Verify MFC operation\n3. Review alarm logs\n4. Test power supply\n\n## Prevention Measures\n\n- MFC flow verification pre-lot\n- Power supply monitoring\n- Redundant power consideration\n- Auto-stop on MFC failure\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-5012. >95% yield loss. Wafers show signs of severe over-temperature.\n\nProcess Context: Tool: RTP-LAM-06. Recipe: SILICIDE_FORM. Pyrometer window coated. Temperature reading 200°C low. Wafers overheated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Coated pyrometer window - temperature misread\n- Over-temperature = control error\n- Window coating = measurement error\n- 200°C low reading = massive overheating\n\n**Timeline Analysis**:\n- Pyrometer window accumulated coating\n- Temperature reading depressed\n- Controller increased power to compensate\n- Wafers overheated by 200°C\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - RTP-LAM-06\n2. **Scrap**: All overheated wafers\n3. **Clean**: Pyrometer window\n4. **Calibrate**: Temperature system\n5. **Validate**: Temperature accuracy test\n\n## Investigation Steps\n\n1. Inspect pyrometer window\n2. Review temperature data\n3. Check window cleaning schedule\n4. Verify calibration\n\n## Prevention Measures\n\n- Regular pyrometer window cleaning\n- Secondary temperature verification\n- Window transmission monitoring\n- Temperature cross-check\n\n**Severity**: Critical\n**Yield Impact**: 95-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-5345. All wafers completely scrapped. Operator loaded wafers upside down.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: CONTACT_ETCH. Wafers loaded device-side down. Entire lot processed wrong side up.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator error - wafers loaded upside down\n- Complete scrap = wrong side processed\n- All wafers = loading error for lot\n- Human error = procedure violation\n\n**Timeline Analysis**:\n- Operator loaded wafers incorrectly\n- Wafers device-side facing down\n- Process run on backside\n- Devices not processed, wafers ruined\n\n## Corrective Actions\n\n1. **Scrap**: All affected wafers\n2. **Document**: Operator error incident\n3. **Retrain**: Operator on loading procedure\n4. **Review**: Loading verification procedure\n\n## Investigation Steps\n\n1. Interview operator\n2. Review loading procedure\n3. Check for contributing factors\n4. Assess procedure adequacy\n\n## Prevention Measures\n\n- Wafer orientation detection sensor\n- Visual verification at load\n- Notch/flat orientation check\n- Operator certification\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-5678. >85% defect coverage. Entire lot exposed to wrong reticle.\n\nProcess Context: Tool: LITH-ASML-08. Recipe: POLY_EXP. Reticle library mismatch. Wrong layer reticle used for entire lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong reticle used - layer mismatch\n- All wafers = systematic error\n- Wrong layer = complete pattern error\n- Reticle library = selection error\n\n**Timeline Analysis**:\n- Wrong reticle selected/loaded\n- All wafers exposed with wrong pattern\n- Layer mismatch detected at inspection\n- No overlay possible\n\n## Corrective Actions\n\n1. **Quarantine**: All misexposed wafers\n2. **Verify**: Correct reticle for recipe\n3. **Review**: Reticle selection procedure\n4. **Validate**: Correct reticle for next lot\n\n## Investigation Steps\n\n1. Review reticle selection log\n2. Check recipe-to-reticle mapping\n3. Identify how error occurred\n4. Verify reticle library accuracy\n\n## Prevention Measures\n\n- Recipe-reticle interlock\n- Reticle barcode verification\n- Pre-lot reticle confirmation\n- Reticle library management\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-5901. All wafers catastrophically damaged. Earthquake during processing.\n\nProcess Context: Seismic event during production. Multiple tools affected. Wafers in-process damaged by motion. Facility emergency.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seismic event damaging in-process wafers\n- Catastrophic = physical motion damage\n- Multiple tools = facility-wide event\n- Earthquake = external event\n\n**Timeline Analysis**:\n- Seismic event occurred\n- Tools in operation affected\n- Wafers damaged by motion\n- Process failures across fab\n\n## Corrective Actions\n\n1. **Assess**: All tools for damage\n2. **Quarantine**: All in-process wafers\n3. **Inspect**: Tool alignments\n4. **Qualify**: Each tool before production\n5. **Validate**: System integrity\n\n## Investigation Steps\n\n1. Review seismic sensor data\n2. Document all affected tools\n3. Assess structural/mechanical damage\n4. Verify utility integrity\n\n## Prevention Measures\n\n- Seismic interlocks for sensitive tools\n- Auto-safe-stop during seismic events\n- Post-seismic qualification procedures\n- Seismic monitoring and alerting\n\n**Severity**: Critical\n**Yield Impact**: 100% for in-process lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-6234. >90% yield loss. All wafers have same failure mode - complete under-etch.\n\nProcess Context: Tool: ETCH-LAM-14. Recipe: VIA_ETCH. Process stopped early by operator error. Emergency stop pressed accidentally.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Accidental emergency stop - incomplete process\n- Under-etch = process stopped early\n- All wafers = E-stop during processing\n- Operator error = accidental activation\n\n**Timeline Analysis**:\n- Normal processing started\n- E-stop pressed accidentally\n- Process aborted immediately\n- Wafers incompletely processed\n\n## Corrective Actions\n\n1. **Assess**: Wafer disposition (resume possible?)\n2. **Review**: E-stop activation circumstances\n3. **Document**: Incident\n4. **Retrain**: If operator error\n\n## Investigation Steps\n\n1. Interview operator\n2. Review E-stop location/protection\n3. Check if resume possible\n4. Assess partial process impact\n\n## Prevention Measures\n\n- E-stop guards/covers\n- E-stop location review\n- Operator awareness training\n- Resume capability where safe\n\n**Severity**: Critical\n**Yield Impact**: 90-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-6567. All wafers show complete film cracking. Appears as spider web pattern.\n\nProcess Context: Tool: CVD-AMAT-16. Recipe: HIGH_STRESS_SIN. Film stress extremely high due to process drift. Stress exceeded film limits.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Extreme film stress from process drift\n- Spider web = stress cracking\n- All wafers = systematic stress issue\n- Process drift = gradual parameter change\n\n**Timeline Analysis**:\n- Process parameters drifted over time\n- Film stress increased beyond limits\n- Stress cracking occurred\n- Complete film failure\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-16\n2. **Scrap**: All cracked wafers\n3. **Recalibrate**: Process parameters\n4. **Restore**: Baseline stress recipe\n5. **Validate**: Stress measurement on test wafer\n\n## Investigation Steps\n\n1. Review process parameter trends\n2. Identify drifting parameter\n3. Check calibration status\n4. Verify stress monitoring\n\n## Prevention Measures\n\n- Regular stress monitoring\n- SPC on critical parameters\n- Drift detection alarming\n- Periodic requalification\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-6890. >95% coverage. Fire suppression system activated in fab bay.\n\nProcess Context: False fire alarm triggered suppression system. Clean agent released in bay. Wafers contaminated by suppression agent. Emergency event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fire suppression activation - contamination\n- Suppression agent = chemical contamination\n- Bay-wide = all exposed wafers\n- False alarm = unnecessary release\n\n**Timeline Analysis**:\n- False fire alarm triggered\n- Suppression system activated\n- Clean agent released\n- All wafers in bay contaminated\n\n## Corrective Actions\n\n1. **Assess**: All wafers in bay for contamination\n2. **Quarantine**: Likely all affected wafers\n3. **Investigate**: False alarm cause\n4. **Clean**: Bay environment\n5. **Validate**: Air quality before production\n\n## Investigation Steps\n\n1. Review fire detection system\n2. Identify false alarm cause\n3. Assess contamination extent\n4. Document all affected lots\n\n## Prevention Measures\n\n- Fire detection system verification\n- Regular detector testing\n- Detector sensitivity calibration\n- Bay isolation for events\n\n**Severity**: Critical\n**Yield Impact**: 95-100% for bay"
  }
]

