<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p498" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_498{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_498{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_498{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_498{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_498{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_498{left:96px;bottom:1017px;letter-spacing:0.08px;word-spacing:-0.49px;}
#t7_498{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t8_498{left:96px;bottom:959px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t9_498{left:290px;bottom:958px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_498{left:96px;bottom:937px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tb_498{left:96px;bottom:916px;letter-spacing:0.13px;word-spacing:-1.05px;}
#tc_498{left:96px;bottom:894px;letter-spacing:0.12px;word-spacing:-0.96px;}
#td_498{left:96px;bottom:873px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_498{left:96px;bottom:838px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tf_498{left:96px;bottom:816px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tg_498{left:96px;bottom:795px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_498{left:96px;bottom:773px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ti_498{left:96px;bottom:752px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tj_498{left:96px;bottom:731px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_498{left:96px;bottom:709px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_498{left:96px;bottom:674px;letter-spacing:0.07px;word-spacing:-0.41px;}
#tm_498{left:96px;bottom:653px;letter-spacing:0.16px;}
#tn_498{left:96px;bottom:616px;letter-spacing:-0.16px;word-spacing:0.04px;}
#to_498{left:297px;bottom:616px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tp_498{left:96px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.9px;}
#tq_498{left:96px;bottom:573px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tr_498{left:96px;bottom:536px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ts_498{left:289px;bottom:536px;letter-spacing:0.12px;word-spacing:-0.99px;}
#tt_498{left:96px;bottom:514px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tu_498{left:96px;bottom:493px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_498{left:96px;bottom:462px;}
#tw_498{left:124px;bottom:462px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_498{left:96px;bottom:435px;}
#ty_498{left:124px;bottom:435px;letter-spacing:0.13px;word-spacing:-0.06px;}
#tz_498{left:124px;bottom:413px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_498{left:96px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_498{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_498{left:96px;bottom:335px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_498{left:96px;bottom:299px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t14_498{left:284px;bottom:298px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t15_498{left:96px;bottom:277px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t16_498{left:96px;bottom:242px;letter-spacing:0.13px;word-spacing:-0.37px;}
#t17_498{left:96px;bottom:220px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t18_498{left:96px;bottom:199px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_498{left:96px;bottom:163px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1a_498{left:308px;bottom:162px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_498{left:96px;bottom:140px;letter-spacing:0.14px;word-spacing:-0.58px;}
#t1c_498{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_498{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_498{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_498{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_498{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_498{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_498{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts498" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg498Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg498" style="-webkit-user-select: none;"><object width="935" height="1210" data="498/498.svg" type="image/svg+xml" id="pdf498" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_498" class="t s1_498">43 </span><span id="t2_498" class="t s2_498">System Resources </span>
<span id="t3_498" class="t s1_498">AMD64 Technology </span><span id="t4_498" class="t s1_498">24593—Rev. 3.41—June 2023 </span>
<span id="t5_498" class="t s3_498">set results in an #NM exception instead.The exception handlers can emulate these instruction types if </span>
<span id="t6_498" class="t s3_498">desired. Setting the EM bit to 1 does not cause an #NM exception when the WAIT/FWAIT instruction </span>
<span id="t7_498" class="t s3_498">is executed. </span>
<span id="t8_498" class="t s4_498">Task Switched (TS) Bit. </span><span id="t9_498" class="t s3_498">Bit 3. When an attempt is made to execute an x87 or media instruction </span>
<span id="ta_498" class="t s3_498">while TS=1, a device-not-available exception (#NM) occurs. Software can use this mechanism— </span>
<span id="tb_498" class="t s3_498">sometimes referred to as “lazy context-switching”—to save the unit contexts before executing the next </span>
<span id="tc_498" class="t s3_498">instruction of those types. As a result, the x87 and media instruction-unit contexts are saved only when </span>
<span id="td_498" class="t s3_498">necessary as a result of a task switch. </span>
<span id="te_498" class="t s3_498">When a hardware task switch occurs, TS is automatically set to 1. System software that implements </span>
<span id="tf_498" class="t s3_498">software task-switching rather than using the hardware task-switch mechanism can still use the TS bit </span>
<span id="tg_498" class="t s3_498">to control x87 and media instruction-unit context saves. In this case, the task-management software </span>
<span id="th_498" class="t s3_498">uses a MOV CR0 instruction to explicitly set the TS bit to 1 during a task switch. Software can clear </span>
<span id="ti_498" class="t s3_498">the TS bit by either executing the CLTS instruction or by writing to the CR0 register directly. Long- </span>
<span id="tj_498" class="t s3_498">mode system software can use this approach even though the hardware task-switch mechanism is not </span>
<span id="tk_498" class="t s3_498">supported in long mode. </span>
<span id="tl_498" class="t s3_498">The CR0.MP bit controls whether the WAIT/FWAIT instruction causes an #NM exception when </span>
<span id="tm_498" class="t s3_498">TS=1. </span>
<span id="tn_498" class="t s4_498">Extension Type (ET) Bit. </span><span id="to_498" class="t s3_498">Bit 4, read-only. In some early x86 processors, software set ET to 1 to </span>
<span id="tp_498" class="t s3_498">indicate support of the 387DX math-coprocessor instruction set. This bit is now reserved and forced to </span>
<span id="tq_498" class="t s3_498">1 by the processor. Software cannot clear this bit to 0. </span>
<span id="tr_498" class="t s4_498">Numeric Error (NE) Bit. </span><span id="ts_498" class="t s3_498">Bit 5. Clearing the NE bit to 0 disables internal control of x87 floating-point </span>
<span id="tt_498" class="t s3_498">exceptions and enables external control. When NE is cleared to 0, the IGNNE# input signal controls </span>
<span id="tu_498" class="t s3_498">whether x87 floating-point exceptions are ignored: </span>
<span id="tv_498" class="t s5_498">• </span><span id="tw_498" class="t s3_498">When IGNNE# is 1, x87 floating-point exceptions are ignored. </span>
<span id="tx_498" class="t s5_498">• </span><span id="ty_498" class="t s3_498">When IGNNE# is 0, x87 floating-point exceptions are reported by setting the FERR# input signal </span>
<span id="tz_498" class="t s3_498">to 1. External logic can use the FERR# signal as an external interrupt. </span>
<span id="t10_498" class="t s3_498">When NE is set to 1, internal control over x87 floating-point exception reporting is enabled and the </span>
<span id="t11_498" class="t s3_498">external reporting mechanism is disabled. It is recommended that software set NE to 1. This enables </span>
<span id="t12_498" class="t s3_498">optimal performance in handling x87 floating-point exceptions. </span>
<span id="t13_498" class="t s4_498">Write Protect (WP) Bit. </span><span id="t14_498" class="t s3_498">Bit 16. Read-only pages are protected from supervisor-level writes when the </span>
<span id="t15_498" class="t s3_498">WP bit is set to 1. When WP is cleared to 0, supervisor software can write into read-only pages. </span>
<span id="t16_498" class="t s3_498">See Section 5.6 “Page-Protection Checks,” on page 161 for information on the page-protection </span>
<span id="t17_498" class="t s3_498">mechanism. If the shadow stack feature has been enabled (CR4.CET=1), attempting to clear WP to 0 </span>
<span id="t18_498" class="t s3_498">causes a general-protection exception (#GP). </span>
<span id="t19_498" class="t s4_498">Alignment Mask (AM) Bit. </span><span id="t1a_498" class="t s3_498">Bit 18. Software enables automatic alignment checking by setting the </span>
<span id="t1b_498" class="t s3_498">AM bit to 1 when RFLAGS.AC=1. Alignment checking can be disabled by clearing either AM or </span>
<span id="t1c_498" class="t s6_498">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
