{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@552:562@HdlStmAssign", "\t\t\t\ts_tlb_hit <= (r_pending)&&(!r_valid)&&(i_wbm_cyc);\n\tend endgenerate\n\n\t// Third clock: Read from the address the virtual table offset,\n\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/zipmmu.v@553:563", "\tend endgenerate\n\n\t// Third clock: Read from the address the virtual table offset,\n\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@555:565", "\t// Third clock: Read from the address the virtual table offset,\n\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n\tinitial\tp_tlb_miss = 1'b0;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/peripherals/zipmmu.v@554:564", "\n\t// Third clock: Read from the address the virtual table offset,\n\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n\tinitial\tp_tlb_miss = 1'b0;\n"], ["zipcpu/rtl/peripherals/zipmmu.v@556:566", "\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n\tassign\tro_miss     = (s_pending)&&(s_tlb_hit)&&(r_we)&&(ro_flag);\n\tassign\ttable_err   = (s_pending)&&(!s_tlb_miss)&&(!s_tlb_hit);\n\tassign\tcachable    = tlb_flags[s_tlb_addr][1];\n\t// assign\ttlb_access_flag    = tlb_flags[s_tlb_addr][2];\n\n\tinitial\tp_tlb_miss = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n"]], "Diff Content": {"Delete": [[557, "\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n"]], "Add": [[557, "\tassign\tro_flag     = tlb_flags[s_tlb_addr][`ROFLAG];\n"], [557, "\tassign\texe_flag    = tlb_flags[s_tlb_addr][`EXEFLG];\n"]]}}