
*** Running vivado
    with args -log maq_refrescos.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source maq_refrescos.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source maq_refrescos.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 247.211 ; gain = 6.563
Command: synth_design -top maq_refrescos -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 361.371 ; gain = 101.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maq_refrescos' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd:29]
	Parameter N bound to: 3 - type: integer 
	Parameter p1 bound to: 100 - type: integer 
	Parameter p2 bound to: 150 - type: integer 
	Parameter p3 bound to: 200 - type: integer 
	Parameter N bound to: 3 - type: integer 
	Parameter p1 bound to: 100 - type: integer 
	Parameter p2 bound to: 150 - type: integer 
	Parameter p3 bound to: 200 - type: integer 
INFO: [Synth 8-3491] module 'maq_estados_top' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:7' bound to instance 'utt' of component 'maq_estados_top' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd:66]
INFO: [Synth 8-638] synthesizing module 'maq_estados_top' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:27]
	Parameter N bound to: 3 - type: integer 
	Parameter p1 bound to: 100 - type: integer 
	Parameter p2 bound to: 150 - type: integer 
	Parameter p3 bound to: 200 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'deb0' of component 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:11]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'deb1' of component 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:89]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'deb2' of component 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:90]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'deb3' of component 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:91]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'deb4' of component 'debouncer' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:92]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'e0' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e0.vhd:7' bound to instance 'utt0' of component 'e0' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'e0' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e0.vhd:17]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'e0' (2#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e0.vhd:17]
INFO: [Synth 8-3491] module 'e1' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e1.vhd:7' bound to instance 'uut1' of component 'e1' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'e1' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e1.vhd:18]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'e1' (3#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e1.vhd:18]
INFO: [Synth 8-3491] module 'e2' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e2.vhd:8' bound to instance 'uut2' of component 'e2' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'e2' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e2.vhd:16]
WARNING: [Synth 8-614] signal 'sensor_dinero' is read in the process but is not in the sensitivity list [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e2.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'e2' (4#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e2.vhd:16]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'e3' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e3.vhd:8' bound to instance 'uut3' of component 'e3' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'e3' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e3.vhd:19]
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'producto_agotado' is read in the process but is not in the sensitivity list [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e3.vhd:23]
WARNING: [Synth 8-614] signal 'producto' is read in the process but is not in the sensitivity list [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'e3' (5#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e3.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'maq_estados_top' (6#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd:27]
INFO: [Synth 8-3491] module 'decod_top' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:7' bound to instance 'dec' of component 'decod_top' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd:69]
INFO: [Synth 8-638] synthesizing module 'decod_top' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:16]
INFO: [Synth 8-3491] module 'decod' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod.vhd:7' bound to instance 'uttc' of component 'decod' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'decod' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'decod' (7#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod.vhd:14]
INFO: [Synth 8-3491] module 'decod' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod.vhd:7' bound to instance 'uttd' of component 'decod' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:43]
INFO: [Synth 8-3491] module 'decod' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod.vhd:7' bound to instance 'uttu' of component 'decod' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:44]
	Parameter N bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/clk_div.vhd:7' bound to instance 'clockdiv' of component 'clk_div' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/clk_div.vhd:13]
	Parameter N bound to: 500 - type: integer 
INFO: [Synth 8-4471] merging register 'clk_out_reg' into 'temporal_reg' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/clk_div.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element clk_out_reg was removed.  [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/clk_div.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (8#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/clk_div.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decod_top' (9#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/decod_top.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'maq_refrescos' (10#1) [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd:29]
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[3] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[2] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[1] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[0] driven by constant 1
WARNING: [Synth 8-3331] design e3 has unconnected port clk
WARNING: [Synth 8-3331] design e2 has unconnected port clk
WARNING: [Synth 8-3331] design e0 has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 417.629 ; gain = 157.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 417.629 ; gain = 157.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 417.629 ; gain = 157.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/maq_refrescos_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/maq_refrescos_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 762.141 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 762.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 762.141 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 762.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:02:34 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:02:34 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:02:34 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "state_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dinero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temporal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'state_out_reg' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e0.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'producto_reg' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e0.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'state_out_reg' [C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.srcs/sources_1/new/e2.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:02:36 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module e0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module e1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module e2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module maq_estados_top 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module decod 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decod_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clockdiv/temporal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[3] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[2] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[1] driven by constant 1
WARNING: [Synth 8-3917] design maq_refrescos has port resto_leds[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\utt/uut2/state_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dec/\act_leds_reg[0] )
INFO: [Synth 8-3886] merging instance 'dec/activarleds_reg[0]' (FD) to 'dec/act_leds_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dec/\act_leds_reg[0] )
WARNING: [Synth 8-3332] Sequential element (utt/uut2/state_out_reg[0]) is unused and will be removed from module maq_refrescos.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:51 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:03:28 . Memory (MB): peak = 762.141 ; gain = 501.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:03:59 . Memory (MB): peak = 856.129 ; gain = 595.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dec/uttu/led_reg[3]' (FD) to 'dec/uttu/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/uttu/led_reg[1]' (FD) to 'dec/uttu/led_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:04:01 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:04:06 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:04:06 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   143|
|3     |LUT1   |    50|
|4     |LUT2   |   177|
|5     |LUT3   |   162|
|6     |LUT4   |   144|
|7     |LUT5   |   131|
|8     |LUT6   |   338|
|9     |FDRE   |    86|
|10    |LD     |     4|
|11    |IBUF   |    16|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |  1274|
|2     |  dec        |decod_top       |   601|
|3     |    clockdiv |clk_div         |    24|
|4     |    uttc     |decod           |    25|
|5     |    uttd     |decod_4         |    21|
|6     |    uttu     |decod_5         |    13|
|7     |  utt        |maq_estados_top |   307|
|8     |    deb0     |debouncer       |     6|
|9     |    deb1     |debouncer_0     |     4|
|10    |    deb2     |debouncer_1     |     8|
|11    |    deb3     |debouncer_2     |     5|
|12    |    deb4     |debouncer_3     |     5|
|13    |    utt0     |e0              |    31|
|14    |    uut1     |e1              |   236|
|15    |    uut2     |e2              |     3|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:02:20 . Memory (MB): peak = 857.133 ; gain = 252.328
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:04:07 . Memory (MB): peak = 857.133 ; gain = 596.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 857.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:04:20 . Memory (MB): peak = 857.133 ; gain = 609.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/usuario/Desktop/vivado/m_refrescos2.1/m_refrescos.runs/synth_1/maq_refrescos.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file maq_refrescos_utilization_synth.rpt -pb maq_refrescos_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 00:04:10 2019...
