# Reading D:/intelFPGALite/modelsim_ase/tcl/vsim/pref.tcl
# do wtm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGALite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3 {D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:56 on Sep 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3" D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v 
# -- Compiling module wtm
# 
# Top level modules:
# 	wtm
# End time: 10:08:56 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3 {D:/intelFPGALite/quartus/work_ece550/Lab_3/carry_save_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:56 on Sep 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3" D:/intelFPGALite/quartus/work_ece550/Lab_3/carry_save_adder.v 
# -- Compiling module carry_save_adder
# 
# Top level modules:
# 	carry_save_adder
# End time: 10:08:56 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3 {D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:56 on Sep 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_3" D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm_tb.v 
# -- Compiling module wtm_tb
# 
# Top level modules:
# 	wtm_tb
# End time: 10:08:56 on Sep 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  wtm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" wtm_tb 
# Start time: 10:08:56 on Sep 16,2022
# Loading work.wtm_tb
# Loading work.wtm
# Loading work.carry_save_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# ** Note: $stop    : D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm_tb.v(42)
#    Time: 80 ns  Iteration: 1  Instance: /wtm_tb
# Break in Module wtm_tb at D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm_tb.v line 42
# End time: 19:31:43 on Sep 16,2022, Elapsed time: 9:22:47
# Errors: 0, Warnings: 0
