Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/top.v:26]
WARNING: [VRFC 10-5021] port 'BC' is not connected on this instance [D:/Desktop/RISC-V-pipeline/RISC-V-pipeline.srcs/sources_1/imports/risc-v-cpu-pipeline/top.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.BHT
Compiling module xil_defaultlib.BranchPredictor
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.BranchCTRL
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.EX_IF
Compiling module xil_defaultlib.InstDivider
Compiling module xil_defaultlib.ALUope
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.COMP
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ExceptionCTRL
Compiling module xil_defaultlib.mini_rv
Compiling module xil_defaultlib.DeviceCLK(EXTEND=100)
Compiling module xil_defaultlib.InputCtrl_RAM
Compiling module xil_defaultlib.OutputCtrl_RAM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Interface_RAM
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.InputCtrl_NUMLED
Compiling module xil_defaultlib.Interface_NUMLED
Compiling module xil_defaultlib.InputCtrl_LED
Compiling module xil_defaultlib.OutputCtrl_Switch
Compiling module xil_defaultlib.Interface_LED_SWITCH
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
