m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vdec2to4
Z0 !s110 1634526765
!i10b 1
!s100 VFBJlG[[SnQdM2ACYU97>2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IgV0LJTP99D<5d0[iA<`=00
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1
w1634486980
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4.v
!i122 2
L0 1 10
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1634526765.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vdec2to4_case
R0
!i10b 1
!s100 i7idH7D36F:@hHaVDladd2
R1
IQLM32SiOBW;EiG2CH>n831
R2
R3
w1634526594
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4_case.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4_case.v
!i122 3
L0 1 22
R4
r1
!s85 0
31
R5
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4_case.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question1/dec2to4_case.v|
!i113 1
R6
R7
