|top
lcd_de <= sync_module:inst1.ready_sig
clk => pll:inst.inclk0
clk => data_combine_module:inst8.clk
clk => rom_3:inst2.clock
rstn => sync_module:inst1.rstn
rstn => lcd_control_module:inst10.rstn
lcd_dclk <= sync_module:inst1.lcd_dclk
lcd_hsync <= sync_module:inst1.hsync_sig
lcd_vsync <= sync_module:inst1.vsync_sig
lcd_b[0] <= lcd_control_module:inst10.blue_sig[0]
lcd_b[1] <= lcd_control_module:inst10.blue_sig[1]
lcd_b[2] <= lcd_control_module:inst10.blue_sig[2]
lcd_b[3] <= lcd_control_module:inst10.blue_sig[3]
lcd_b[4] <= lcd_control_module:inst10.blue_sig[4]
lcd_b[5] <= lcd_control_module:inst10.blue_sig[5]
lcd_b[6] <= lcd_control_module:inst10.blue_sig[6]
lcd_b[7] <= lcd_control_module:inst10.blue_sig[7]
lcd_g[0] <= lcd_control_module:inst10.green_sig[0]
lcd_g[1] <= lcd_control_module:inst10.green_sig[1]
lcd_g[2] <= lcd_control_module:inst10.green_sig[2]
lcd_g[3] <= lcd_control_module:inst10.green_sig[3]
lcd_g[4] <= lcd_control_module:inst10.green_sig[4]
lcd_g[5] <= lcd_control_module:inst10.green_sig[5]
lcd_g[6] <= lcd_control_module:inst10.green_sig[6]
lcd_g[7] <= lcd_control_module:inst10.green_sig[7]
lcd_r[0] <= lcd_control_module:inst10.red_sig[0]
lcd_r[1] <= lcd_control_module:inst10.red_sig[1]
lcd_r[2] <= lcd_control_module:inst10.red_sig[2]
lcd_r[3] <= lcd_control_module:inst10.red_sig[3]
lcd_r[4] <= lcd_control_module:inst10.red_sig[4]
lcd_r[5] <= lcd_control_module:inst10.red_sig[5]
lcd_r[6] <= lcd_control_module:inst10.red_sig[6]
lcd_r[7] <= lcd_control_module:inst10.red_sig[7]


|top|sync_module:inst1
clk => isReady.CLK
clk => count_v[0].CLK
clk => count_v[1].CLK
clk => count_v[2].CLK
clk => count_v[3].CLK
clk => count_v[4].CLK
clk => count_v[5].CLK
clk => count_v[6].CLK
clk => count_v[7].CLK
clk => count_v[8].CLK
clk => count_v[9].CLK
clk => count_v[10].CLK
clk => count_h[0].CLK
clk => count_h[1].CLK
clk => count_h[2].CLK
clk => count_h[3].CLK
clk => count_h[4].CLK
clk => count_h[5].CLK
clk => count_h[6].CLK
clk => count_h[7].CLK
clk => count_h[8].CLK
clk => count_h[9].CLK
clk => count_h[10].CLK
clk => lcd_dclk.DATAIN
rstn => count_h[0].ACLR
rstn => count_h[1].ACLR
rstn => count_h[2].ACLR
rstn => count_h[3].ACLR
rstn => count_h[4].ACLR
rstn => count_h[5].ACLR
rstn => count_h[6].ACLR
rstn => count_h[7].ACLR
rstn => count_h[8].ACLR
rstn => count_h[9].ACLR
rstn => count_h[10].ACLR
rstn => isReady.ACLR
rstn => count_v[0].ACLR
rstn => count_v[1].ACLR
rstn => count_v[2].ACLR
rstn => count_v[3].ACLR
rstn => count_v[4].ACLR
rstn => count_v[5].ACLR
rstn => count_v[6].ACLR
rstn => count_v[7].ACLR
rstn => count_v[8].ACLR
rstn => count_v[9].ACLR
rstn => count_v[10].ACLR
vsync_sig <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
hsync_sig <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
ready_sig <= isReady.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[0] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[1] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[2] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[3] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[4] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[5] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[6] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[7] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[8] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[9] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[10] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[0] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[1] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[2] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[3] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[4] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[5] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[6] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[7] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[8] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[9] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[10] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|pll:inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top|lcd_control_module:inst10
clk => char_n_0[0].CLK
clk => char_n_0[1].CLK
clk => char_n_0[2].CLK
clk => char_n_0[3].CLK
clk => char_n_0[4].CLK
clk => char_m_0[0].CLK
clk => char_m_0[1].CLK
clk => char_m_0[2].CLK
rstn => char_n_0[0].ACLR
rstn => char_n_0[1].ACLR
rstn => char_n_0[2].ACLR
rstn => char_n_0[3].ACLR
rstn => char_n_0[4].ACLR
rstn => char_m_0[0].ACLR
rstn => char_m_0[1].ACLR
rstn => char_m_0[2].ACLR
ready_sig => char_ready_0.IN1
column_addr_sig[0] => LessThan0.IN22
column_addr_sig[0] => LessThan1.IN22
column_addr_sig[0] => char_m_0[0].DATAIN
column_addr_sig[1] => LessThan0.IN21
column_addr_sig[1] => LessThan1.IN21
column_addr_sig[1] => char_m_0[1].DATAIN
column_addr_sig[2] => LessThan0.IN20
column_addr_sig[2] => LessThan1.IN20
column_addr_sig[2] => char_m_0[2].DATAIN
column_addr_sig[3] => LessThan0.IN19
column_addr_sig[3] => LessThan1.IN19
column_addr_sig[4] => LessThan0.IN18
column_addr_sig[4] => LessThan1.IN18
column_addr_sig[5] => LessThan0.IN17
column_addr_sig[5] => LessThan1.IN17
column_addr_sig[6] => LessThan0.IN16
column_addr_sig[6] => LessThan1.IN16
column_addr_sig[7] => LessThan0.IN15
column_addr_sig[7] => LessThan1.IN15
column_addr_sig[8] => LessThan0.IN14
column_addr_sig[8] => LessThan1.IN14
column_addr_sig[9] => LessThan0.IN13
column_addr_sig[9] => LessThan1.IN13
column_addr_sig[10] => LessThan0.IN12
column_addr_sig[10] => LessThan1.IN12
row_addr_sig[0] => LessThan2.IN22
row_addr_sig[0] => LessThan3.IN22
row_addr_sig[0] => char_n_0[0].DATAIN
row_addr_sig[1] => LessThan2.IN21
row_addr_sig[1] => LessThan3.IN21
row_addr_sig[1] => char_n_0[1].DATAIN
row_addr_sig[2] => LessThan2.IN20
row_addr_sig[2] => LessThan3.IN20
row_addr_sig[2] => char_n_0[2].DATAIN
row_addr_sig[3] => LessThan2.IN19
row_addr_sig[3] => LessThan3.IN19
row_addr_sig[3] => Add0.IN4
row_addr_sig[4] => LessThan2.IN18
row_addr_sig[4] => LessThan3.IN18
row_addr_sig[4] => Add0.IN3
row_addr_sig[5] => LessThan2.IN17
row_addr_sig[5] => LessThan3.IN17
row_addr_sig[6] => LessThan2.IN16
row_addr_sig[6] => LessThan3.IN16
row_addr_sig[7] => LessThan2.IN15
row_addr_sig[7] => LessThan3.IN15
row_addr_sig[8] => LessThan2.IN14
row_addr_sig[8] => LessThan3.IN14
row_addr_sig[9] => LessThan2.IN13
row_addr_sig[9] => LessThan3.IN13
row_addr_sig[10] => LessThan2.IN12
row_addr_sig[10] => LessThan3.IN12
rom_data_0[0] => Mux0.IN3
rom_data_0[1] => Mux0.IN4
rom_data_0[2] => Mux0.IN5
rom_data_0[3] => Mux0.IN6
rom_data_0[4] => Mux0.IN7
rom_data_0[5] => Mux0.IN8
rom_data_0[6] => Mux0.IN9
rom_data_0[7] => Mux0.IN10
rom_addr_0[0] <= char_n_0[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_0[1] <= char_n_0[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_0[2] <= char_n_0[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_0[3] <= char_n_0[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_0[4] <= char_n_0[4].DB_MAX_OUTPUT_PORT_TYPE
red_sig[0] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[1] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[2] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[3] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[4] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[5] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[6] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[7] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
green_sig[0] <= <GND>
green_sig[1] <= <GND>
green_sig[2] <= <GND>
green_sig[3] <= <GND>
green_sig[4] <= <GND>
green_sig[5] <= <GND>
green_sig[6] <= <GND>
green_sig[7] <= <GND>
blue_sig[0] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[1] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[2] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[3] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[4] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[5] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[6] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[7] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE


|top|data_combine_module:inst8
clk => ~NO_FANOUT~
rom_addr_after[0] => rom_addr_before[0].DATAIN
rom_addr_after[1] => rom_addr_before[1].DATAIN
rom_addr_after[2] => rom_addr_before[2].DATAIN
rom_addr_after[3] => rom_addr_before[3].DATAIN
rom_addr_after[4] => rom_addr_before[4].DATAIN
rom_data_before[0] => rom_data_after[0].DATAIN
rom_data_before[1] => rom_data_after[1].DATAIN
rom_data_before[2] => rom_data_after[2].DATAIN
rom_data_before[3] => rom_data_after[3].DATAIN
rom_data_before[4] => rom_data_after[4].DATAIN
rom_data_before[5] => rom_data_after[5].DATAIN
rom_data_before[6] => rom_data_after[6].DATAIN
rom_data_before[7] => rom_data_after[7].DATAIN
rom_data_after[0] <= rom_data_before[0].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[1] <= rom_data_before[1].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[2] <= rom_data_before[2].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[3] <= rom_data_before[3].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[4] <= rom_data_before[4].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[5] <= rom_data_before[5].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[6] <= rom_data_before[6].DB_MAX_OUTPUT_PORT_TYPE
rom_data_after[7] <= rom_data_before[7].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_before[0] <= rom_addr_after[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_before[1] <= rom_addr_after[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_before[2] <= rom_addr_after[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_before[3] <= rom_addr_after[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_before[4] <= rom_addr_after[4].DB_MAX_OUTPUT_PORT_TYPE


|top|rom_3:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|rom_3:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aa91:auto_generated.address_a[0]
address_a[1] => altsyncram_aa91:auto_generated.address_a[1]
address_a[2] => altsyncram_aa91:auto_generated.address_a[2]
address_a[3] => altsyncram_aa91:auto_generated.address_a[3]
address_a[4] => altsyncram_aa91:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aa91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aa91:auto_generated.q_a[0]
q_a[1] <= altsyncram_aa91:auto_generated.q_a[1]
q_a[2] <= altsyncram_aa91:auto_generated.q_a[2]
q_a[3] <= altsyncram_aa91:auto_generated.q_a[3]
q_a[4] <= altsyncram_aa91:auto_generated.q_a[4]
q_a[5] <= altsyncram_aa91:auto_generated.q_a[5]
q_a[6] <= altsyncram_aa91:auto_generated.q_a[6]
q_a[7] <= altsyncram_aa91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


