<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_vios[xc7z020_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/test.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/test.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/test.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="m5" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="PC[7:0]" gui_info="hw_vios/hw_vio_1=0,Trigger Setup=0"/>
    <Object name="inner_in_bus[7:0]" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="inner_out_bus[7:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="io_addr_bus[9:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="outer_in_bus[7:0]" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="outer_out_bus[7:0]" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="ram_test_addr_wire[7:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="ram_test_data_wire[7:0]" gui_info="hw_vios/hw_vio_1=6"/>
    <Object name="reg_test_addr_wire[3:0]" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="reg_test_data_wire[7:0]" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="rom_test_addr_wire[7:0]" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="rom_test_data_wire[7:0]" gui_info="hw_vios/hw_vio_1=2"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;bXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;bXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="PC[7]"/>
        <net name="PC[6]"/>
        <net name="PC[5]"/>
        <net name="PC[4]"/>
        <net name="PC[3]"/>
        <net name="PC[2]"/>
        <net name="PC[1]"/>
        <net name="PC[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inner_in_bus[7]"/>
        <net name="inner_in_bus[6]"/>
        <net name="inner_in_bus[5]"/>
        <net name="inner_in_bus[4]"/>
        <net name="inner_in_bus[3]"/>
        <net name="inner_in_bus[2]"/>
        <net name="inner_in_bus[1]"/>
        <net name="inner_in_bus[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inner_out_bus[7]"/>
        <net name="inner_out_bus[6]"/>
        <net name="inner_out_bus[5]"/>
        <net name="inner_out_bus[4]"/>
        <net name="inner_out_bus[3]"/>
        <net name="inner_out_bus[2]"/>
        <net name="inner_out_bus[1]"/>
        <net name="inner_out_bus[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="io_addr_bus[9]"/>
        <net name="io_addr_bus[8]"/>
        <net name="io_addr_bus[7]"/>
        <net name="io_addr_bus[6]"/>
        <net name="io_addr_bus[5]"/>
        <net name="io_addr_bus[4]"/>
        <net name="io_addr_bus[3]"/>
        <net name="io_addr_bus[2]"/>
        <net name="io_addr_bus[1]"/>
        <net name="io_addr_bus[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="outer_in_bus[7]"/>
        <net name="outer_in_bus[6]"/>
        <net name="outer_in_bus[5]"/>
        <net name="outer_in_bus[4]"/>
        <net name="outer_in_bus[3]"/>
        <net name="outer_in_bus[2]"/>
        <net name="outer_in_bus[1]"/>
        <net name="outer_in_bus[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="outer_out_bus[7]"/>
        <net name="outer_out_bus[6]"/>
        <net name="outer_out_bus[5]"/>
        <net name="outer_out_bus[4]"/>
        <net name="outer_out_bus[3]"/>
        <net name="outer_out_bus[2]"/>
        <net name="outer_out_bus[1]"/>
        <net name="outer_out_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="PC[7]"/>
        <net name="PC[6]"/>
        <net name="PC[5]"/>
        <net name="PC[4]"/>
        <net name="PC[3]"/>
        <net name="PC[2]"/>
        <net name="PC[1]"/>
        <net name="PC[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="inner_in_bus[7]"/>
        <net name="inner_in_bus[6]"/>
        <net name="inner_in_bus[5]"/>
        <net name="inner_in_bus[4]"/>
        <net name="inner_in_bus[3]"/>
        <net name="inner_in_bus[2]"/>
        <net name="inner_in_bus[1]"/>
        <net name="inner_in_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="inner_out_bus[7]"/>
        <net name="inner_out_bus[6]"/>
        <net name="inner_out_bus[5]"/>
        <net name="inner_out_bus[4]"/>
        <net name="inner_out_bus[3]"/>
        <net name="inner_out_bus[2]"/>
        <net name="inner_out_bus[1]"/>
        <net name="inner_out_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="io_addr_bus[9]"/>
        <net name="io_addr_bus[8]"/>
        <net name="io_addr_bus[7]"/>
        <net name="io_addr_bus[6]"/>
        <net name="io_addr_bus[5]"/>
        <net name="io_addr_bus[4]"/>
        <net name="io_addr_bus[3]"/>
        <net name="io_addr_bus[2]"/>
        <net name="io_addr_bus[1]"/>
        <net name="io_addr_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="outer_in_bus[7]"/>
        <net name="outer_in_bus[6]"/>
        <net name="outer_in_bus[5]"/>
        <net name="outer_in_bus[4]"/>
        <net name="outer_in_bus[3]"/>
        <net name="outer_in_bus[2]"/>
        <net name="outer_in_bus[1]"/>
        <net name="outer_in_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="outer_out_bus[7]"/>
        <net name="outer_out_bus[6]"/>
        <net name="outer_out_bus[5]"/>
        <net name="outer_out_bus[4]"/>
        <net name="outer_out_bus[3]"/>
        <net name="outer_out_bus[2]"/>
        <net name="outer_out_bus[1]"/>
        <net name="outer_out_bus[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="ram_test_data_wire[7]"/>
        <net name="ram_test_data_wire[6]"/>
        <net name="ram_test_data_wire[5]"/>
        <net name="ram_test_data_wire[4]"/>
        <net name="ram_test_data_wire[3]"/>
        <net name="ram_test_data_wire[2]"/>
        <net name="ram_test_data_wire[1]"/>
        <net name="ram_test_data_wire[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg_test_data_wire[7]"/>
        <net name="reg_test_data_wire[6]"/>
        <net name="reg_test_data_wire[5]"/>
        <net name="reg_test_data_wire[4]"/>
        <net name="reg_test_data_wire[3]"/>
        <net name="reg_test_data_wire[2]"/>
        <net name="reg_test_data_wire[1]"/>
        <net name="reg_test_data_wire[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="rom_test_data_wire[7]"/>
        <net name="rom_test_data_wire[6]"/>
        <net name="rom_test_data_wire[5]"/>
        <net name="rom_test_data_wire[4]"/>
        <net name="rom_test_data_wire[3]"/>
        <net name="rom_test_data_wire[2]"/>
        <net name="rom_test_data_wire[1]"/>
        <net name="rom_test_data_wire[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="00"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="ram_test_addr_wire[7]"/>
        <net name="ram_test_addr_wire[6]"/>
        <net name="ram_test_addr_wire[5]"/>
        <net name="ram_test_addr_wire[4]"/>
        <net name="ram_test_addr_wire[3]"/>
        <net name="ram_test_addr_wire[2]"/>
        <net name="ram_test_addr_wire[1]"/>
        <net name="ram_test_addr_wire[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg_test_addr_wire[3]"/>
        <net name="reg_test_addr_wire[2]"/>
        <net name="reg_test_addr_wire[1]"/>
        <net name="reg_test_addr_wire[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="80"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="rom_test_addr_wire[7]"/>
        <net name="rom_test_addr_wire[6]"/>
        <net name="rom_test_addr_wire[5]"/>
        <net name="rom_test_addr_wire[4]"/>
        <net name="rom_test_addr_wire[3]"/>
        <net name="rom_test_addr_wire[2]"/>
        <net name="rom_test_addr_wire[1]"/>
        <net name="rom_test_addr_wire[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
