Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 12 22:02:26 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 8712 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.504        0.000                      0                19567        0.036        0.000                      0                19567        3.000        0.000                       0                  8722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_1    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_1    {0.000 71.111}       142.222         7.031           
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_1_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_1_1  {0.000 71.111}       142.222         7.031           
  clkfbout_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          0.504        0.000                      0                18595        0.136        0.000                      0                18595        8.750        0.000                       0                  8454  
  clk_out2_clk_wiz_1          4.508        0.000                      0                  681        0.118        0.000                      0                  681        5.417        0.000                       0                   253  
  clk_out3_clk_wiz_1        140.322        0.000                      0                    8        0.189        0.000                      0                    8       17.778        0.000                       0                    11  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        0.506        0.000                      0                18595        0.136        0.000                      0                18595        8.750        0.000                       0                  8454  
  clk_out2_clk_wiz_1_1        4.509        0.000                      0                  681        0.118        0.000                      0                  681        5.417        0.000                       0                   253  
  clk_out3_clk_wiz_1_1      140.326        0.000                      0                    8        0.189        0.000                      0                    8       17.778        0.000                       0                    11  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1    clk_out1_clk_wiz_1          3.813        0.000                      0                   33        0.119        0.000                      0                   33  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          0.504        0.000                      0                18595        0.049        0.000                      0                18595  
clk_out2_clk_wiz_1_1  clk_out1_clk_wiz_1          3.813        0.000                      0                   33        0.119        0.000                      0                   33  
clk_out1_clk_wiz_1    clk_out2_clk_wiz_1          2.888        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_1_1  clk_out2_clk_wiz_1          2.890        0.000                      0                   38        0.161        0.000                      0                   38  
clk_out2_clk_wiz_1_1  clk_out2_clk_wiz_1          4.508        0.000                      0                  681        0.036        0.000                      0                  681  
clk_out3_clk_wiz_1_1  clk_out3_clk_wiz_1        140.322        0.000                      0                    8        0.067        0.000                      0                    8  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        0.504        0.000                      0                18595        0.049        0.000                      0                18595  
clk_out2_clk_wiz_1    clk_out1_clk_wiz_1_1        3.815        0.000                      0                   33        0.121        0.000                      0                   33  
clk_out2_clk_wiz_1_1  clk_out1_clk_wiz_1_1        3.815        0.000                      0                   33        0.121        0.000                      0                   33  
clk_out1_clk_wiz_1    clk_out2_clk_wiz_1_1        2.888        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out2_clk_wiz_1    clk_out2_clk_wiz_1_1        4.508        0.000                      0                  681        0.036        0.000                      0                  681  
clk_out1_clk_wiz_1_1  clk_out2_clk_wiz_1_1        2.890        0.000                      0                   38        0.161        0.000                      0                   38  
clk_out3_clk_wiz_1    clk_out3_clk_wiz_1_1      140.322        0.000                      0                    8        0.067        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1         13.095        0.000                      0                  188        1.208        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         13.095        0.000                      0                  188        1.121        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       13.095        0.000                      0                  188        1.121        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1       13.097        0.000                      0                  188        1.208        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_1    clk_out2_clk_wiz_1          2.150        0.000                      0                   80        0.423        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_1_1  clk_out2_clk_wiz_1          2.153        0.000                      0                   80        0.425        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_1    clk_out2_clk_wiz_1_1        2.150        0.000                      0                   80        0.423        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_1_1  clk_out2_clk_wiz_1_1        2.153        0.000                      0                   80        0.425        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 3.552ns (18.814%)  route 15.327ns (81.186%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.878    16.625    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 3.552ns (18.816%)  route 15.325ns (81.184%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.866    16.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 3.552ns (18.820%)  route 15.321ns (81.180%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.872    16.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 3.552ns (18.826%)  route 15.316ns (81.174%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.857    16.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 3.518ns (18.707%)  route 15.288ns (81.293%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.736    16.552    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.727    18.189    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.768    
                         clock uncertainty           -0.087    17.681    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.115    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                         -16.552    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][5]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.518ns (18.758%)  route 15.236ns (81.242%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.685    16.501    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.722    18.184    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.763    
                         clock uncertainty           -0.087    17.676    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.110    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X72Y11         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.265    debounce/shift_pb1[3]
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.220 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.928    -0.224    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism             -0.222    -0.447    
    SLICE_X73Y11         FDRE (Hold_fdre_C_D)         0.091    -0.356    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.634    -0.478    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X41Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.279    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X40Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.910    -0.242    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.222    -0.465    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092    -0.373    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[2]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.314%)  route 0.300ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.630    -0.482    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.017    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.899    -0.253    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.032    -0.222    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.064    -0.158    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X73Y9          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.259    debounce/shift_swtch1[3]
    SLICE_X72Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    debounce/swtch_db[1]_i_1_n_0
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.929    -0.223    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism             -0.222    -0.446    
    SLICE_X72Y9          FDRE (Hold_fdre_C_D)         0.091    -0.355    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.631    -0.481    debounce/clk_out1
    SLICE_X69Y12         FDRE                                         r  debounce/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  debounce/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.281    debounce/shift_pb3[3]
    SLICE_X68Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  debounce/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    debounce/pbtn_db[3]_i_1_n_0
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.906    -0.246    debounce/clk_out1
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/C
                         clock pessimism             -0.221    -0.468    
    SLICE_X68Y12         FDRE (Hold_fdre_C_D)         0.091    -0.377    debounce/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.249    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[6]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.204 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__46/O
                         net (fo=1, routed)           0.000    -0.204    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121    -0.345    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X64Y7          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.273    debounce/shift_swtch0[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    debounce/swtch_db[0]_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)         0.091    -0.375    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.197    -0.442    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.132    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.197    -0.442    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.132    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y24    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y25    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y11    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 4.230ns (48.947%)  route 4.412ns (51.053%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT6 (Prop_lut6_I2_O)        0.373     6.493 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.493    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.031    11.000    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.258ns (49.112%)  route 4.412ns (50.888%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.401     6.521 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     6.521    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.075    11.044    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 4.142ns (48.898%)  route 4.329ns (51.102%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.321 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.321    rojobot31_0/inst/BOTCPU/pc_value_9
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.121ns (48.771%)  route 4.329ns (51.229%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.300 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.300    rojobot31_0/inst/BOTCPU/pc_value_11
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.047ns (48.319%)  route 4.329ns (51.681%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.226 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.226    rojobot31_0/inst/BOTCPU/pc_value_10
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.031ns (48.220%)  route 4.329ns (51.780%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.210 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.210    rojobot31_0/inst/BOTCPU/pc_value_8
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 4.028ns (48.201%)  route 4.329ns (51.799%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 11.473 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.207    rojobot31_0/inst/BOTCPU/pc_value_5
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.678    11.473    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism             -0.421    11.052    
                         clock uncertainty           -0.081    10.970    
    SLICE_X71Y2          FDRE (Setup_fdre_C_D)        0.062    11.032    rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[1]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.217    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.217    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y0     rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y1     world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y1     world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17  clk_wiz_1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         13.333      11.178     BUFHCE_X0Y25    clk_wiz_1/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y2     rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y2     rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      140.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             140.322ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.630ns = ( 138.593 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.558    -2.603    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.634   138.593    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism             -0.593   138.000    
                         clock uncertainty           -0.123   137.877    
    BUFGCTRL_X0Y19       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   137.718    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                        137.718    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                140.322    

Slack (MET) :             140.782ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.893%)  route 0.814ns (64.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.814    -2.347    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.047   138.435    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        138.435    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                140.782    

Slack (MET) :             140.805ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.611    -2.588    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.265   138.217    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        138.217    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                140.805    

Slack (MET) :             140.932ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -2.716    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.266   138.216    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        138.216    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                140.932    

Slack (MET) :             141.061ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.816    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.237   138.245    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        138.245    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                141.061    

Slack (MET) :             141.081ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.043   138.439    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        138.439    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.081    

Slack (MET) :             141.084ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.040   138.442    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        138.442    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.084    

Slack (MET) :             141.256ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -3.041    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.267   138.215    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                        138.215    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                141.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.781    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.716    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.947    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.078    -0.886    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.076    -0.888    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.669    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.609    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism              0.089    -1.092    
    BUFGCTRL_X0Y19       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.933    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.606%)  route 0.266ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.266    -0.556    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.889    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.682%)  route 0.231ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.605    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 71.111 }
Period(ns):         142.222
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         142.222     140.067    BUFGCTRL_X0Y19  clk_wiz_1/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         142.222     140.067    BUFHCE_X0Y26    clk_wiz_1/inst/clkout3_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         142.222     140.973    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       142.222     17.778     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.085    17.687    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.121    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.085    17.687    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.121    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 3.552ns (18.814%)  route 15.327ns (81.186%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.878    16.625    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.085    17.690    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.158    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 3.552ns (18.816%)  route 15.325ns (81.184%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.866    16.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.085    17.690    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.158    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 3.552ns (18.820%)  route 15.321ns (81.180%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.872    16.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.085    17.690    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.158    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 3.552ns (18.826%)  route 15.316ns (81.174%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.857    16.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.085    17.690    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.158    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 3.518ns (18.707%)  route 15.288ns (81.293%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.736    16.552    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.727    18.189    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.768    
                         clock uncertainty           -0.085    17.683    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.117    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                         -16.552    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.085    17.687    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.121    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][5]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.085    17.687    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.121    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.518ns (18.758%)  route 15.236ns (81.242%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.685    16.501    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.722    18.184    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.763    
                         clock uncertainty           -0.085    17.678    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.112    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X72Y11         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.265    debounce/shift_pb1[3]
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.220 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.928    -0.224    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism             -0.222    -0.447    
    SLICE_X73Y11         FDRE (Hold_fdre_C_D)         0.091    -0.356    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.634    -0.478    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X41Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.279    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X40Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.910    -0.242    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.222    -0.465    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092    -0.373    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[2]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.314%)  route 0.300ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.630    -0.482    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.017    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.899    -0.253    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.032    -0.222    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.064    -0.158    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X73Y9          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.259    debounce/shift_swtch1[3]
    SLICE_X72Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    debounce/swtch_db[1]_i_1_n_0
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.929    -0.223    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism             -0.222    -0.446    
    SLICE_X72Y9          FDRE (Hold_fdre_C_D)         0.091    -0.355    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.631    -0.481    debounce/clk_out1
    SLICE_X69Y12         FDRE                                         r  debounce/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  debounce/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.281    debounce/shift_pb3[3]
    SLICE_X68Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  debounce/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    debounce/pbtn_db[3]_i_1_n_0
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.906    -0.246    debounce/clk_out1
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/C
                         clock pessimism             -0.221    -0.468    
    SLICE_X68Y12         FDRE (Hold_fdre_C_D)         0.091    -0.377    debounce/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.249    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[6]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.204 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__46/O
                         net (fo=1, routed)           0.000    -0.204    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121    -0.345    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X64Y7          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.273    debounce/shift_swtch0[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    debounce/swtch_db[0]_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism             -0.222    -0.466    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)         0.091    -0.375    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.197    -0.442    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.132    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.197    -0.442    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.132    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y24    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y25    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y11    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y17    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y16    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 4.230ns (48.947%)  route 4.412ns (51.053%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT6 (Prop_lut6_I2_O)        0.373     6.493 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.493    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.031    11.002    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.258ns (49.112%)  route 4.412ns (50.888%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.401     6.521 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     6.521    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.075    11.046    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         11.046    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 4.142ns (48.898%)  route 4.329ns (51.102%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.321 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.321    rojobot31_0/inst/BOTCPU/pc_value_9
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.033    rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.121ns (48.771%)  route 4.329ns (51.229%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.300 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.300    rojobot31_0/inst/BOTCPU/pc_value_11
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.033    rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.047ns (48.319%)  route 4.329ns (51.681%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.226 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.226    rojobot31_0/inst/BOTCPU/pc_value_10
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.033    rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.031ns (48.220%)  route 4.329ns (51.780%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.210 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.210    rojobot31_0/inst/BOTCPU/pc_value_8
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.080    10.971    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.033    rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 4.028ns (48.201%)  route 4.329ns (51.799%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 11.473 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.207    rojobot31_0/inst/BOTCPU/pc_value_5
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.678    11.473    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism             -0.421    11.052    
                         clock uncertainty           -0.080    10.972    
    SLICE_X71Y2          FDRE (Setup_fdre_C_D)        0.062    11.034    rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.080    10.970    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.563    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.080    10.970    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.563    rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.080    10.970    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.563    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[1]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.217    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.217    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.465    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.211    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y0     rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y1     world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y1     world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17  clk_wiz_1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         13.333      11.178     BUFHCE_X0Y25    clk_wiz_1/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X51Y101   clk_wiz_1/inst/seq_reg2_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y2     rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y2     rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y1     rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X66Y3     rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1_1
  To Clock:  clk_out3_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack      140.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             140.326ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.630ns = ( 138.593 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.558    -2.603    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.634   138.593    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism             -0.593   138.000    
                         clock uncertainty           -0.118   137.882    
    BUFGCTRL_X0Y19       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   137.723    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                        137.723    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                140.326    

Slack (MET) :             140.787ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.893%)  route 0.814ns (64.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.814    -2.347    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.047   138.440    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        138.440    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                140.787    

Slack (MET) :             140.809ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.611    -2.588    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.265   138.222    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        138.222    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                140.809    

Slack (MET) :             140.936ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -2.716    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.266   138.221    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        138.221    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                140.936    

Slack (MET) :             141.066ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.816    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.237   138.250    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        138.250    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                141.066    

Slack (MET) :             141.086ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.043   138.444    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        138.444    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.086    

Slack (MET) :             141.089ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.040   138.447    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        138.447    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.089    

Slack (MET) :             141.261ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -3.041    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.118   138.487    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.267   138.220    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                        138.220    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                141.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.781    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.716    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.947    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.078    -0.886    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.076    -0.888    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.669    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.609    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism              0.089    -1.092    
    BUFGCTRL_X0Y19       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.933    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.606%)  route 0.266ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.266    -0.556    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.889    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.682%)  route 0.231ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.605    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.203    -0.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.970    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1_1
Waveform(ns):       { 0.000 71.111 }
Period(ns):         142.222
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         142.222     140.067    BUFGCTRL_X0Y19  clk_wiz_1/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         142.222     140.067    BUFHCE_X0Y26    clk_wiz_1/inst/clkout3_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         142.222     140.973    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         142.222     141.222    SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       142.222     17.778     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         71.111      70.611     SLICE_X51Y100   clk_wiz_1/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            handshakeflipflop/IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.567%)  route 1.881ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.881    13.430    handshakeflipflop/upd_sysregs
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.554 r  handshakeflipflop/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    13.554    handshakeflipflop/IO_BotUpdt_Sync_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    handshakeflipflop/clk_out1
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X64Y8          FDRE (Setup_fdre_C_D)        0.029    17.366    handshakeflipflop/IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.349%)  route 1.795ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           1.795    13.404    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[2]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.528 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000    13.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][26]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.381ns  (logic 0.773ns (32.468%)  route 1.608ns (67.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.478    11.570 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.608    13.177    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[7]
    SLICE_X71Y8          LUT2 (Prop_lut2_I0_O)        0.295    13.472 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    13.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][23]
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)        0.029    17.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.371ns  (logic 0.642ns (27.078%)  route 1.729ns (72.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.729    13.339    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[6]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    13.463    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][22]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.277ns  (logic 0.580ns (25.477%)  route 1.697ns (74.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.697    13.244    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[2]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.368 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    13.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][10]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.029    17.365    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.303ns  (logic 0.609ns (26.444%)  route 1.694ns (73.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=1, routed)           1.694    13.242    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[4]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.153    13.395 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    13.395    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][28]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.258ns  (logic 0.608ns (26.923%)  route 1.650ns (73.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.650    13.199    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[5]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.152    13.351 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    13.351    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][6]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.241ns  (logic 0.608ns (27.131%)  route 1.633ns (72.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           1.633    13.181    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[4]
    SLICE_X67Y8          LUT4 (Prop_lut4_I1_O)        0.152    13.333 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    13.333    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][5]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X67Y8          FDCE (Setup_fdce_C_D)        0.075    17.412    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.731%)  route 1.593ns (71.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.593    13.202    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.124    13.326 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    13.326    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X66Y8          FDCE (Setup_fdce_C_D)        0.077    17.414    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.224ns  (logic 0.743ns (33.416%)  route 1.481ns (66.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.419    11.512 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           1.481    12.992    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.324    13.316 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    13.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  4.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.558%)  route 0.571ns (75.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           0.571     0.234    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[0]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][16]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.107     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.902%)  route 0.561ns (75.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.561     0.223    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[4]
    SLICE_X69Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.268 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.268    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][12]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           0.574     0.259    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.304 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.304    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X66Y8          FDCE (Hold_fdce_C_D)         0.120     0.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.227%)  route 0.582ns (75.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.582     0.245    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[3]
    SLICE_X68Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][19]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.107     0.159    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.225ns (29.164%)  route 0.547ns (70.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           0.547     0.197    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.097     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.107     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.576     0.238    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[3]
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][4]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.373%)  route 0.577ns (75.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.577     0.239    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[7]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][31]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.091     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.584     0.246    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[2]
    SLICE_X68Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][3]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.092     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.095%)  route 0.586ns (75.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           0.586     0.249    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[3]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][27]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.230ns (29.148%)  route 0.559ns (70.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.559     0.209    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[0]
    SLICE_X71Y10         LUT4 (Prop_lut4_I1_O)        0.102     0.311 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.311    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][8]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X71Y10         FDCE (Hold_fdce_C_D)         0.107     0.159    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 3.552ns (18.814%)  route 15.327ns (81.186%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.878    16.625    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 3.552ns (18.816%)  route 15.325ns (81.184%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.866    16.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 3.552ns (18.820%)  route 15.321ns (81.180%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.872    16.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 3.552ns (18.826%)  route 15.316ns (81.174%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.857    16.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 3.518ns (18.707%)  route 15.288ns (81.293%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.736    16.552    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.727    18.189    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.768    
                         clock uncertainty           -0.087    17.681    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.115    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                         -16.552    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][5]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.518ns (18.758%)  route 15.236ns (81.242%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.685    16.501    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.722    18.184    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.763    
                         clock uncertainty           -0.087    17.676    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.110    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X72Y11         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.265    debounce/shift_pb1[3]
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.220 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.928    -0.224    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism             -0.222    -0.447    
                         clock uncertainty            0.087    -0.359    
    SLICE_X73Y11         FDRE (Hold_fdre_C_D)         0.091    -0.268    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.634    -0.478    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X41Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.279    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X40Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.910    -0.242    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[2]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120    -0.258    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.314%)  route 0.300ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.630    -0.482    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.017    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.899    -0.253    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.032    -0.222    
                         clock uncertainty            0.087    -0.134    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.064    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X73Y9          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.259    debounce/shift_swtch1[3]
    SLICE_X72Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    debounce/swtch_db[1]_i_1_n_0
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.929    -0.223    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism             -0.222    -0.446    
                         clock uncertainty            0.087    -0.358    
    SLICE_X72Y9          FDRE (Hold_fdre_C_D)         0.091    -0.267    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.631    -0.481    debounce/clk_out1
    SLICE_X69Y12         FDRE                                         r  debounce/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  debounce/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.281    debounce/shift_pb3[3]
    SLICE_X68Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  debounce/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    debounce/pbtn_db[3]_i_1_n_0
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.906    -0.246    debounce/clk_out1
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/C
                         clock pessimism             -0.221    -0.468    
                         clock uncertainty            0.087    -0.380    
    SLICE_X68Y12         FDRE (Hold_fdre_C_D)         0.091    -0.289    debounce/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.249    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[6]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.204 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__46/O
                         net (fo=1, routed)           0.000    -0.204    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X64Y7          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.273    debounce/shift_swtch0[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    debounce/swtch_db[0]_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)         0.091    -0.287    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.044    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.044    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            handshakeflipflop/IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.567%)  route 1.881ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.881    13.430    handshakeflipflop/upd_sysregs
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.554 r  handshakeflipflop/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    13.554    handshakeflipflop/IO_BotUpdt_Sync_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    handshakeflipflop/clk_out1
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X64Y8          FDRE (Setup_fdre_C_D)        0.029    17.366    handshakeflipflop/IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.349%)  route 1.795ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           1.795    13.404    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[2]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.528 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000    13.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][26]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.381ns  (logic 0.773ns (32.468%)  route 1.608ns (67.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.478    11.570 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.608    13.177    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[7]
    SLICE_X71Y8          LUT2 (Prop_lut2_I0_O)        0.295    13.472 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    13.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][23]
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)        0.029    17.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.371ns  (logic 0.642ns (27.078%)  route 1.729ns (72.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.729    13.339    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[6]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    13.463    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][22]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.277ns  (logic 0.580ns (25.477%)  route 1.697ns (74.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.697    13.244    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[2]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.368 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    13.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][10]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.029    17.365    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.303ns  (logic 0.609ns (26.444%)  route 1.694ns (73.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=1, routed)           1.694    13.242    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[4]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.153    13.395 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    13.395    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][28]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.258ns  (logic 0.608ns (26.923%)  route 1.650ns (73.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.650    13.199    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[5]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.152    13.351 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    13.351    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][6]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.241ns  (logic 0.608ns (27.131%)  route 1.633ns (72.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           1.633    13.181    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[4]
    SLICE_X67Y8          LUT4 (Prop_lut4_I1_O)        0.152    13.333 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    13.333    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][5]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X67Y8          FDCE (Setup_fdce_C_D)        0.075    17.412    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.731%)  route 1.593ns (71.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.593    13.202    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.124    13.326 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    13.326    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.207    17.337    
    SLICE_X66Y8          FDCE (Setup_fdce_C_D)        0.077    17.414    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.224ns  (logic 0.743ns (33.416%)  route 1.481ns (66.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.419    11.512 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           1.481    12.992    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.324    13.316 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    13.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.207    17.336    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.411    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  4.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.558%)  route 0.571ns (75.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           0.571     0.234    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[0]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][16]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.107     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.902%)  route 0.561ns (75.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.561     0.223    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[4]
    SLICE_X69Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.268 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.268    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][12]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           0.574     0.259    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.304 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.304    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X66Y8          FDCE (Hold_fdce_C_D)         0.120     0.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.227%)  route 0.582ns (75.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.582     0.245    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[3]
    SLICE_X68Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][19]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.107     0.159    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.225ns (29.164%)  route 0.547ns (70.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           0.547     0.197    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.097     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.107     0.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.576     0.238    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[3]
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][4]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.373%)  route 0.577ns (75.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.577     0.239    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[7]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][31]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.091     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.584     0.246    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[2]
    SLICE_X68Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][3]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.092     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.095%)  route 0.586ns (75.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           0.586     0.249    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[3]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][27]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.207     0.053    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.145    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.230ns (29.148%)  route 0.559ns (70.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.559     0.209    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[0]
    SLICE_X71Y10         LUT4 (Prop_lut4_I1_O)        0.102     0.311 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.311    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][8]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.207     0.052    
    SLICE_X71Y10         FDCE (Hold_fdce_C_D)         0.107     0.159    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.842ns  (logic 0.642ns (22.588%)  route 2.200ns (77.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 24.855 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.015    20.644    dtg/SR[0]
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.727    24.855    dtg/clk_out2
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism             -0.593    24.262    
                         clock uncertainty           -0.207    24.055    
    SLICE_X78Y4          FDRE (Setup_fdre_C_R)       -0.524    23.531    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                         -20.644    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.559%)  route 2.204ns (77.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 24.897 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.181    19.501    world_map/pwropt_3
    SLICE_X72Y6          LUT3 (Prop_lut3_I0_O)        0.124    19.625 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136_LOPT_REMAP/O
                         net (fo=1, routed)           1.023    20.647    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.768    24.897    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.593    24.304    
                         clock uncertainty           -0.207    24.097    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.654    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.654    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.556ns  (logic 0.642ns (25.118%)  route 1.914ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.729    20.357    dtg/SR[0]
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X77Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.258%)  route 0.532ns (69.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.354     0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X70Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.178     0.260    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X69Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.305 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.902%)  route 0.628ns (73.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.349     0.012    rojobot31_0/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X66Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.057 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.278     0.335    rojobot31_0/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.091     0.145    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.282%)  route 0.648ns (73.718%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X68Y9          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.421     0.084    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X67Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.129 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.227     0.355    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X67Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.400 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.272ns (30.872%)  route 0.609ns (69.128%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.352 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.403     0.051    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X68Y7          LUT6 (Prop_lut6_I5_O)        0.099     0.150 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.206     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X68Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.216%)  route 0.650ns (73.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.424     0.085    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X67Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.226     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.091     0.145    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.511%)  route 0.640ns (73.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.444     0.125    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X69Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.197     0.367    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X69Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.412 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.842ns  (logic 0.642ns (22.588%)  route 2.200ns (77.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 24.855 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.015    20.644    dtg/SR[0]
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.727    24.855    dtg/clk_out2
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism             -0.593    24.262    
                         clock uncertainty           -0.205    24.057    
    SLICE_X78Y4          FDRE (Setup_fdre_C_R)       -0.524    23.533    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -20.644    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.559%)  route 2.204ns (77.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 24.897 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.181    19.501    world_map/pwropt_3
    SLICE_X72Y6          LUT3 (Prop_lut3_I0_O)        0.124    19.625 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136_LOPT_REMAP/O
                         net (fo=1, routed)           1.023    20.647    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.768    24.897    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.593    24.304    
                         clock uncertainty           -0.205    24.099    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.656    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.656    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.556ns  (logic 0.642ns (25.118%)  route 1.914ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.729    20.357    dtg/SR[0]
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X77Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.258%)  route 0.532ns (69.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.354     0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X70Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.178     0.260    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X69Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.305 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.902%)  route 0.628ns (73.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.349     0.012    rojobot31_0/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X66Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.057 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.278     0.335    rojobot31_0/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.091     0.143    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.282%)  route 0.648ns (73.718%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X68Y9          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.421     0.084    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X67Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.129 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.227     0.355    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X67Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.400 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.272ns (30.872%)  route 0.609ns (69.128%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.352 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.403     0.051    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X68Y7          LUT6 (Prop_lut6_I5_O)        0.099     0.150 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.206     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X68Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.216%)  route 0.650ns (73.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.424     0.085    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X67Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.226     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.091     0.143    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.511%)  route 0.640ns (73.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.444     0.125    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X69Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.197     0.367    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X69Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.412 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 4.230ns (48.947%)  route 4.412ns (51.053%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT6 (Prop_lut6_I2_O)        0.373     6.493 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.493    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.031    11.000    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.258ns (49.112%)  route 4.412ns (50.888%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.401     6.521 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     6.521    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.075    11.044    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 4.142ns (48.898%)  route 4.329ns (51.102%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.321 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.321    rojobot31_0/inst/BOTCPU/pc_value_9
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.121ns (48.771%)  route 4.329ns (51.229%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.300 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.300    rojobot31_0/inst/BOTCPU/pc_value_11
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.047ns (48.319%)  route 4.329ns (51.681%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.226 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.226    rojobot31_0/inst/BOTCPU/pc_value_10
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.031ns (48.220%)  route 4.329ns (51.780%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.210 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.210    rojobot31_0/inst/BOTCPU/pc_value_8
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 4.028ns (48.201%)  route 4.329ns (51.799%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 11.473 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.207    rojobot31_0/inst/BOTCPU/pc_value_5
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.678    11.473    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism             -0.421    11.052    
                         clock uncertainty           -0.081    10.970    
    SLICE_X71Y2          FDRE (Setup_fdre_C_D)        0.062    11.032    rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1 rise@13.333ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[1]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
                         clock uncertainty            0.081    -0.319    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.136    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
                         clock uncertainty            0.081    -0.319    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.136    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      140.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             140.322ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.630ns = ( 138.593 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.558    -2.603    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.634   138.593    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism             -0.593   138.000    
                         clock uncertainty           -0.123   137.877    
    BUFGCTRL_X0Y19       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   137.718    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                        137.718    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                140.322    

Slack (MET) :             140.782ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.893%)  route 0.814ns (64.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.814    -2.347    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.047   138.435    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        138.435    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                140.782    

Slack (MET) :             140.805ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.611    -2.588    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.265   138.217    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        138.217    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                140.805    

Slack (MET) :             140.932ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -2.716    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.266   138.216    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        138.216    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                140.932    

Slack (MET) :             141.061ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.816    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.237   138.245    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        138.245    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                141.061    

Slack (MET) :             141.081ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.043   138.439    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        138.439    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.081    

Slack (MET) :             141.084ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.040   138.442    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        138.442    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.084    

Slack (MET) :             141.256ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1 rise@142.222ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -3.041    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.267   138.215    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                        138.215    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                141.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.781    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.716    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.824    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.078    -0.763    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.076    -0.765    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.669    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.609    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism              0.089    -1.092    
                         clock uncertainty            0.123    -0.970    
    BUFGCTRL_X0Y19       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.811    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.606%)  route 0.266ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.266    -0.556    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.766    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.682%)  route 0.231ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.605    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 3.518ns (18.645%)  route 15.351ns (81.355%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.799    16.615    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 3.552ns (18.814%)  route 15.327ns (81.186%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.878    16.625    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 3.552ns (18.816%)  route 15.325ns (81.184%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.866    16.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 3.552ns (18.820%)  route 15.321ns (81.180%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.785    15.624    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.748 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.872    16.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 3.552ns (18.826%)  route 15.316ns (81.174%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.741    10.688    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.725    11.537    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.661 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__8/O
                         net (fo=11, routed)          1.352    13.013    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_2
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.152    13.165 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.436    13.602    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.326    13.928 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.787    14.715    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.839 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.795    15.634    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X8Y10          LUT4 (Prop_lut4_I3_O)        0.124    15.758 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.857    16.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.734    18.196    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.775    
                         clock uncertainty           -0.087    17.688    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.156    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 3.518ns (18.707%)  route 15.288ns (81.293%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.736    16.552    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.727    18.189    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y13         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.768    
                         clock uncertainty           -0.087    17.681    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.115    mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                         -16.552    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 3.550ns (18.898%)  route 15.235ns (81.102%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.444    12.680    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.804 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.103    13.907    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.150    14.057 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.154    14.212    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.326    14.538 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.994    16.532    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][5]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.731    18.193    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.772    
                         clock uncertainty           -0.087    17.685    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.119    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.518ns (18.758%)  route 15.236ns (81.242%))
  Logic Levels:           22  (LUT2=1 LUT4=5 LUT5=6 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.793    -2.254    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X47Y28         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.835 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.016    -0.819    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.299    -0.520 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3/O
                         net (fo=1, routed)           0.294    -0.225    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_3_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[29]_i_2/O
                         net (fo=2, routed)           0.560     0.459    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[5]
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     0.583 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[29]_i_1__8/O
                         net (fo=8, routed)           0.702     1.285    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_22
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.409 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__9/O
                         net (fo=4, routed)           0.762     2.171    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[13]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.295 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[13]_i_1__32/O
                         net (fo=2, routed)           0.585     2.881    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.005 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.776     3.781    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.905 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.579     4.483    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.600     5.207    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[12]
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.331 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[31]_i_3__19/O
                         net (fo=4, routed)           0.746     6.077    mfp_sys/top/cpu/core/dcc/_pdva_load/q_reg[31]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.201 f  mfp_sys/top/cpu/core/dcc/_pdva_load/q[0]_i_10__21/O
                         net (fo=2, routed)           0.537     6.738    mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/ejt_dbrk_w
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_ej_loadstorem_reg/q[4]_i_9__0/O
                         net (fo=1, routed)           0.282     7.144    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[1]_7
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.268 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_7__0/O
                         net (fo=5, routed)           0.744     8.012    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_102
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.136 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.479     8.616    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.371     9.111    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.588     9.822    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.709    10.655    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.779 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.733    11.512    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.475    12.111    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124    12.235 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.608    12.844    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.968 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           0.952    13.920    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    14.036 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.452    14.488    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.328    14.816 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.685    16.501    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.722    18.184    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.763    
                         clock uncertainty           -0.087    17.676    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.110    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X72Y11         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.265    debounce/shift_pb1[3]
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.220 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.928    -0.224    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism             -0.222    -0.447    
                         clock uncertainty            0.087    -0.359    
    SLICE_X73Y11         FDRE (Hold_fdre_C_D)         0.091    -0.268    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.634    -0.478    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X41Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.279    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X40Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.234    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.910    -0.242    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X40Y5          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.251    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[2]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__83/O
                         net (fo=1, routed)           0.000    -0.206    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120    -0.258    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.314%)  route 0.300ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.630    -0.482    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.017    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.899    -0.253    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.032    -0.222    
                         clock uncertainty            0.087    -0.134    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.064    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X73Y9          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.259    debounce/shift_swtch1[3]
    SLICE_X72Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    debounce/swtch_db[1]_i_1_n_0
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.929    -0.223    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism             -0.222    -0.446    
                         clock uncertainty            0.087    -0.358    
    SLICE_X72Y9          FDRE (Hold_fdre_C_D)         0.091    -0.267    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.631    -0.481    debounce/clk_out1
    SLICE_X69Y12         FDRE                                         r  debounce/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  debounce/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.281    debounce/shift_pb3[3]
    SLICE_X68Y12         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  debounce/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    debounce/pbtn_db[3]_i_1_n_0
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.906    -0.246    debounce/clk_out1
    SLICE_X68Y12         FDRE                                         r  debounce/pbtn_db_reg[3]/C
                         clock pessimism             -0.221    -0.468    
                         clock uncertainty            0.087    -0.380    
    SLICE_X68Y12         FDRE (Hold_fdre_C_D)         0.091    -0.289    debounce/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X39Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.249    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[6]
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.204 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__46/O
                         net (fo=1, routed)           0.000    -0.204    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X64Y7          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.273    debounce/shift_swtch0[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    debounce/swtch_db[0]_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism             -0.222    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)         0.091    -0.287    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.044    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.930%)  route 0.334ns (67.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X8Y19          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[0]/Q
                         net (fo=7, routed)           0.334     0.019    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A0
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y17         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X10Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.044    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            handshakeflipflop/IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.567%)  route 1.881ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.881    13.430    handshakeflipflop/upd_sysregs
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.554 r  handshakeflipflop/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    13.554    handshakeflipflop/IO_BotUpdt_Sync_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    handshakeflipflop/clk_out1
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X64Y8          FDRE (Setup_fdre_C_D)        0.029    17.368    handshakeflipflop/IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.349%)  route 1.795ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           1.795    13.404    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[2]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.528 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000    13.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][26]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.381ns  (logic 0.773ns (32.468%)  route 1.608ns (67.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.478    11.570 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.608    13.177    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[7]
    SLICE_X71Y8          LUT2 (Prop_lut2_I0_O)        0.295    13.472 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    13.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][23]
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)        0.029    17.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.371ns  (logic 0.642ns (27.078%)  route 1.729ns (72.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.729    13.339    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[6]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    13.463    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][22]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.277ns  (logic 0.580ns (25.477%)  route 1.697ns (74.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.697    13.244    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[2]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.368 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    13.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][10]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.029    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.303ns  (logic 0.609ns (26.444%)  route 1.694ns (73.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=1, routed)           1.694    13.242    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[4]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.153    13.395 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    13.395    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][28]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.258ns  (logic 0.608ns (26.923%)  route 1.650ns (73.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.650    13.199    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[5]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.152    13.351 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    13.351    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][6]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.241ns  (logic 0.608ns (27.131%)  route 1.633ns (72.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           1.633    13.181    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[4]
    SLICE_X67Y8          LUT4 (Prop_lut4_I1_O)        0.152    13.333 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    13.333    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][5]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X67Y8          FDCE (Setup_fdce_C_D)        0.075    17.414    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.731%)  route 1.593ns (71.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.593    13.202    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.124    13.326 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    13.326    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X66Y8          FDCE (Setup_fdce_C_D)        0.077    17.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@13.333ns)
  Data Path Delay:        2.224ns  (logic 0.743ns (33.416%)  route 1.481ns (66.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.419    11.512 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           1.481    12.992    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.324    13.316 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    13.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.558%)  route 0.571ns (75.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           0.571     0.234    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[0]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][16]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.107     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.902%)  route 0.561ns (75.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.561     0.223    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[4]
    SLICE_X69Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.268 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.268    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][12]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           0.574     0.259    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.304 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.304    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X66Y8          FDCE (Hold_fdce_C_D)         0.120     0.171    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.227%)  route 0.582ns (75.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.582     0.245    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[3]
    SLICE_X68Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][19]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.107     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.225ns (29.164%)  route 0.547ns (70.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           0.547     0.197    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.097     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.107     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.576     0.238    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[3]
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][4]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.373%)  route 0.577ns (75.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.577     0.239    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[7]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][31]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.091     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.584     0.246    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[2]
    SLICE_X68Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][3]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.092     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.095%)  route 0.586ns (75.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           0.586     0.249    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[3]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][27]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.230ns (29.148%)  route 0.559ns (70.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.559     0.209    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[0]
    SLICE_X71Y10         LUT4 (Prop_lut4_I1_O)        0.102     0.311 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.311    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][8]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X71Y10         FDCE (Hold_fdce_C_D)         0.107     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            handshakeflipflop/IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.567%)  route 1.881ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.881    13.430    handshakeflipflop/upd_sysregs
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.554 r  handshakeflipflop/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    13.554    handshakeflipflop/IO_BotUpdt_Sync_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    handshakeflipflop/clk_out1
    SLICE_X64Y8          FDRE                                         r  handshakeflipflop/IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X64Y8          FDRE (Setup_fdre_C_D)        0.029    17.368    handshakeflipflop/IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.349%)  route 1.795ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           1.795    13.404    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[2]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.528 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000    13.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][26]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.381ns  (logic 0.773ns (32.468%)  route 1.608ns (67.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_fdce_C_Q)         0.478    11.570 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.608    13.177    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[7]
    SLICE_X71Y8          LUT2 (Prop_lut2_I0_O)        0.295    13.472 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    13.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][23]
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)        0.029    17.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.371ns  (logic 0.642ns (27.078%)  route 1.729ns (72.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X70Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.729    13.339    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[6]
    SLICE_X71Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    13.463    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][22]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X71Y10         FDCE (Setup_fdce_C_D)        0.031    17.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.277ns  (logic 0.580ns (25.477%)  route 1.697ns (74.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.697    13.244    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[2]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.368 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    13.368    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][10]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.029    17.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.303ns  (logic 0.609ns (26.444%)  route 1.694ns (73.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=1, routed)           1.694    13.242    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[4]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.153    13.395 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    13.395    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][28]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.258ns  (logic 0.608ns (26.923%)  route 1.650ns (73.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.456    11.549 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.650    13.199    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[5]
    SLICE_X67Y9          LUT4 (Prop_lut4_I1_O)        0.152    13.351 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    13.351    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][6]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.241ns  (logic 0.608ns (27.131%)  route 1.633ns (72.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.456    11.548 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           1.633    13.181    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[4]
    SLICE_X67Y8          LUT4 (Prop_lut4_I1_O)        0.152    13.333 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    13.333    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][5]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X67Y8          FDCE (Setup_fdce_C_D)        0.075    17.414    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.731%)  route 1.593ns (71.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( 11.092 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.805    11.092    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.518    11.610 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.593    13.202    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.124    13.326 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    13.326    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.676    18.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism             -0.593    17.545    
                         clock uncertainty           -0.205    17.339    
    SLICE_X66Y8          FDCE (Setup_fdce_C_D)        0.077    17.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out2_clk_wiz_1_1 rise@13.333ns)
  Data Path Delay:        2.224ns  (logic 0.743ns (33.416%)  route 1.481ns (66.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 11.093 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    16.068    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     7.477 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713     9.190    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.286 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.806    11.093    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.419    11.512 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           1.481    12.992    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.324    13.316 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    13.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.675    18.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism             -0.593    17.544    
                         clock uncertainty           -0.205    17.338    
    SLICE_X67Y9          FDCE (Setup_fdce_C_D)        0.075    17.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.558%)  route 0.571ns (75.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           0.571     0.234    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[0]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][16]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.107     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.902%)  route 0.561ns (75.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.561     0.223    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[4]
    SLICE_X69Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.268 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.268    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][12]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X66Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           0.574     0.259    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[5]
    SLICE_X66Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.304 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.304    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][29]
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X66Y8          FDCE (Hold_fdce_C_D)         0.120     0.171    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.227%)  route 0.582ns (75.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.582     0.245    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[3]
    SLICE_X68Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][19]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.107     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.225ns (29.164%)  route 0.547ns (70.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           0.547     0.197    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg[5]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.097     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][21]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.107     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.576     0.238    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[3]
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][4]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.373%)  route 0.577ns (75.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.577     0.239    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[7]
    SLICE_X69Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][31]
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X69Y9          FDCE (Hold_fdce_C_D)         0.091     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.633    -0.479    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.584     0.246    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/BotInfo_reg[2]
    SLICE_X68Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][3]
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X68Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X68Y11         FDCE (Hold_fdce_C_D)         0.092     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.095%)  route 0.586ns (75.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           0.586     0.249    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocX_reg[3]
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.294    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][27]
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.205     0.051    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.092     0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.230ns (29.148%)  route 0.559ns (70.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y6          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.350 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.559     0.209    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/Sensors_reg[0]
    SLICE_X71Y10         LUT4 (Prop_lut4_I1_O)        0.102     0.311 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.311    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q_reg[2][8]
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.089    -0.156    
                         clock uncertainty            0.205     0.050    
    SLICE_X71Y10         FDCE (Hold_fdce_C_D)         0.107     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.842ns  (logic 0.642ns (22.588%)  route 2.200ns (77.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 24.855 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.015    20.644    dtg/SR[0]
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.727    24.855    dtg/clk_out2
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism             -0.593    24.262    
                         clock uncertainty           -0.207    24.055    
    SLICE_X78Y4          FDRE (Setup_fdre_C_R)       -0.524    23.531    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                         -20.644    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.559%)  route 2.204ns (77.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 24.897 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.181    19.501    world_map/pwropt_3
    SLICE_X72Y6          LUT3 (Prop_lut3_I0_O)        0.124    19.625 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136_LOPT_REMAP/O
                         net (fo=1, routed)           1.023    20.647    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.768    24.897    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.593    24.304    
                         clock uncertainty           -0.207    24.097    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.654    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.654    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.530    dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.556ns  (logic 0.642ns (25.118%)  route 1.914ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.729    20.357    dtg/SR[0]
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X77Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.207    24.054    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.625    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.258%)  route 0.532ns (69.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.354     0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X70Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.178     0.260    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X69Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.305 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.902%)  route 0.628ns (73.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.349     0.012    rojobot31_0/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X66Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.057 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.278     0.335    rojobot31_0/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.091     0.145    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.282%)  route 0.648ns (73.718%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X68Y9          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.421     0.084    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X67Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.129 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.227     0.355    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X67Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.400 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.272ns (30.872%)  route 0.609ns (69.128%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.352 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.403     0.051    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X68Y7          LUT6 (Prop_lut6_I5_O)        0.099     0.150 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.206     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X68Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.216%)  route 0.650ns (73.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.424     0.085    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X67Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.226     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.091     0.145    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.083    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.511%)  route 0.640ns (73.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.444     0.125    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X69Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.197     0.367    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X69Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.412 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.207     0.054    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.146    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 4.230ns (48.947%)  route 4.412ns (51.053%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT6 (Prop_lut6_I2_O)        0.373     6.493 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.493    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.031    11.000    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.258ns (49.112%)  route 4.412ns (50.888%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.340 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.883     3.223    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.150     3.373 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.819     4.192    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X71Y4          LUT5 (Prop_lut5_I1_O)        0.326     4.518 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     4.518    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.321 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.799     6.120    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X69Y4          LUT5 (Prop_lut5_I2_O)        0.401     6.521 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     6.521    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X69Y4          FDRE (Setup_fdre_C_D)        0.075    11.044    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 4.142ns (48.898%)  route 4.329ns (51.102%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.321 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.321    rojobot31_0/inst/BOTCPU/pc_value_9
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.121ns (48.771%)  route 4.329ns (51.229%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.300 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.300    rojobot31_0/inst/BOTCPU/pc_value_11
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.047ns (48.319%)  route 4.329ns (51.681%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.226 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.226    rojobot31_0/inst/BOTCPU/pc_value_10
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.031ns (48.220%)  route 4.329ns (51.780%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 11.472 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.987    rojobot31_0/inst/BOTCPU/carry_pc_7
    SLICE_X71Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.210 r  rojobot31_0/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.210    rojobot31_0/inst/BOTCPU/pc_value_8
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.472    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism             -0.421    11.051    
                         clock uncertainty           -0.081    10.969    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)        0.062    11.031    rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 4.028ns (48.201%)  route 4.329ns (51.799%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 11.473 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.305 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.911     2.216    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X69Y3          LUT5 (Prop_lut5_I0_O)        0.154     2.370 f  rojobot31_0/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.095     3.465    rojobot31_0/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X69Y3          LUT5 (Prop_lut5_I1_O)        0.353     3.818 r  rojobot31_0/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     5.140    rojobot31_0/inst/BOTCPU/p_0_in
    SLICE_X71Y1          LUT6 (Prop_lut6_I3_O)        0.332     5.472 r  rojobot31_0/inst/BOTCPU/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     5.472    rojobot31_0/inst/BOTCPU/half_pc_3
    SLICE_X71Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.873 r  rojobot31_0/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.873    rojobot31_0/inst/BOTCPU/carry_pc_3
    SLICE_X71Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  rojobot31_0/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.207    rojobot31_0/inst/BOTCPU/pc_value_5
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.678    11.473    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y2          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism             -0.421    11.052    
                         clock uncertainty           -0.081    10.970    
    SLICE_X71Y2          FDRE (Setup_fdre_C_D)        0.062    11.032    rojobot31_0/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_1_1 rise@13.333ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.353ns (42.525%)  route 4.532ns (57.475%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 11.471 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.898    -2.149    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y0          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.305 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.733     2.038    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X70Y2          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.191 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.842     3.033    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X70Y1          LUT5 (Prop_lut5_I0_O)        0.363     3.396 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.462     4.858    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X67Y6          LUT5 (Prop_lut5_I3_O)        0.383     5.241 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.495     5.736    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.925    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     8.070 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634     9.704    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.795 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    11.471    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism             -0.421    11.050    
                         clock uncertainty           -0.081    10.968    
    SLICE_X69Y7          FDCE (Setup_fdce_C_CE)      -0.407    10.561    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  4.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[1]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
                         clock uncertainty            0.081    -0.319    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.136    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.654    -0.458    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.100    world_map/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.971    -0.181    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.400    
                         clock uncertainty            0.081    -0.319    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.136    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.634    -0.478    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X71Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244    -0.092    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X70Y4          RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.465    
                         clock uncertainty            0.081    -0.383    
    SLICE_X70Y4          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.842ns  (logic 0.642ns (22.588%)  route 2.200ns (77.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 24.855 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.015    20.644    dtg/SR[0]
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.727    24.855    dtg/clk_out2
    SLICE_X78Y4          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism             -0.593    24.262    
                         clock uncertainty           -0.205    24.057    
    SLICE_X78Y4          FDRE (Setup_fdre_C_R)       -0.524    23.533    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -20.644    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.559%)  route 2.204ns (77.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 24.897 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.181    19.501    world_map/pwropt_3
    SLICE_X72Y6          LUT3 (Prop_lut3_I0_O)        0.124    19.625 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136_LOPT_REMAP/O
                         net (fo=1, routed)           1.023    20.647    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.768    24.897    world_map/clka
    RAMB36_X2Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.593    24.304    
                         clock uncertainty           -0.205    24.099    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.656    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.656    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.452%)  route 1.880ns (74.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.239    19.558    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.682 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.642    20.324    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X76Y4          FDRE                                         r  dtg/pixel_row_reg[7]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X76Y4          FDRE (Setup_fdre_C_R)       -0.524    23.532    dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.556ns  (logic 0.642ns (25.118%)  route 1.914ns (74.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.729    20.357    dtg/SR[0]
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X77Y4          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X77Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.304%)  route 1.895ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 24.854 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 r  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.710    20.338    dtg/SR[0]
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    24.854    dtg/clk_out2
    SLICE_X75Y4          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism             -0.593    24.261    
                         clock uncertainty           -0.205    24.056    
    SLICE_X75Y4          FDRE (Setup_fdre_C_R)       -0.429    23.627    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                  3.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.258%)  route 0.532ns (69.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.653    -0.459    debounce/clk_out1
    SLICE_X72Y9          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.354     0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X70Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.178     0.260    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X69Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.305 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.902%)  route 0.628ns (73.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X65Y7          FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.349     0.012    rojobot31_0/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X66Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.057 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.278     0.335    rojobot31_0/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.091     0.143    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.282%)  route 0.648ns (73.718%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.633    -0.479    debounce/clk_out1
    SLICE_X68Y9          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.421     0.084    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X67Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.129 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.227     0.355    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X67Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.400 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.272ns (30.872%)  route 0.609ns (69.128%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.352 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.403     0.051    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X68Y7          LUT6 (Prop_lut6_I5_O)        0.099     0.150 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.206     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X68Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.216%)  route 0.650ns (73.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.632    -0.480    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.424     0.085    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X67Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.226     0.356    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X67Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X67Y5          FDRE (Hold_fdre_C_D)         0.091     0.143    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.866%)  route 0.599ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.174    dtg/pbtn_db[0]
    SLICE_X77Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.219 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.128     0.347    dtg/pixel_row[0]_i_1_n_0
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    dtg/clk_out2
    SLICE_X76Y5          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X76Y5          FDRE (Hold_fdre_C_R)         0.009     0.081    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.511%)  route 0.640ns (73.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.652    -0.460    debounce/clk_out1
    SLICE_X73Y11         FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.444     0.125    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X69Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.197     0.367    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X69Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.412 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.910    -0.242    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y5          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.205     0.052    
    SLICE_X69Y5          FDRE (Hold_fdre_C_D)         0.092     0.144    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack      140.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             140.322ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.630ns = ( 138.593 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.558    -2.603    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.634   138.593    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism             -0.593   138.000    
                         clock uncertainty           -0.123   137.877    
    BUFGCTRL_X0Y19       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   137.718    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                        137.718    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                140.322    

Slack (MET) :             140.782ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.893%)  route 0.814ns (64.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.814    -2.347    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.047   138.435    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        138.435    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                140.782    

Slack (MET) :             140.805ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.611    -2.588    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.265   138.217    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        138.217    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                140.805    

Slack (MET) :             140.932ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -2.716    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.266   138.216    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        138.216    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                140.932    

Slack (MET) :             141.061ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.816    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.237   138.245    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        138.245    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                141.061    

Slack (MET) :             141.081ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.043   138.439    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        138.439    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.081    

Slack (MET) :             141.084ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456    -3.161 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.519    -2.642    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.040   138.442    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        138.442    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                141.084    

Slack (MET) :             141.256ns  (required time - arrival time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.222ns  (clk_out3_clk_wiz_1_1 rise@142.222ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 139.034 - 142.222 ) 
    Source Clock Delay      (SCD):    -3.617ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.281    -4.575    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.127    -4.448 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.831    -3.617    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419    -3.198 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -3.041    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                    142.222   142.222 r  
    E3                                                0.000   142.222 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   142.222    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   143.633 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   144.814    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   136.959 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.205   138.164    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.081   138.245 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.789   139.034    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.429   138.605    
                         clock uncertainty           -0.123   138.482    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.267   138.215    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                        138.215    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                141.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.781    clk_wiz_1/inst/seq_reg3[6]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.716    clk_wiz_1/inst/seq_reg3[1]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.824    clk_wiz_1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[5]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.078    -0.763    clk_wiz_1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.652    clk_wiz_1/inst/seq_reg3[3]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.076    -0.765    clk_wiz_1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.669    clk_wiz_1/inst/seq_reg3[4]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.609    clk_wiz_1/inst/seq_reg3[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  clk_wiz_1/inst/clkout3_buf/I0
                         clock pessimism              0.089    -1.092    
                         clock uncertainty            0.123    -0.970    
    BUFGCTRL_X0Y19       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.811    clk_wiz_1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.606%)  route 0.266ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.823 r  clk_wiz_1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.266    -0.556    clk_wiz_1/inst/seq_reg3[0]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.766    clk_wiz_1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_wiz_1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Destination:            clk_wiz_1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@71.111ns period=142.222ns})
  Path Group:             clk_out3_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.682%)  route 0.231ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.394    -1.258    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.238 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -0.964    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.836 r  clk_wiz_1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.605    clk_wiz_1/inst/seq_reg3[2]
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.437    -1.303    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.260 r  clk_wiz_1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -0.760    clk_wiz_1/inst/clk_out3_clk_wiz_1_en_clk
    SLICE_X51Y100        FDRE                                         r  clk_wiz_1/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.203    -0.964    
                         clock uncertainty            0.123    -0.841    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.847    clk_wiz_1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.642ns (10.638%)  route 5.393ns (89.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.207     3.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X55Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.504    17.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X55Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism             -0.502    17.464    
                         clock uncertainty           -0.087    17.377    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.405    16.972    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.361    17.017    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.197    -0.441    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism             -0.197    -0.441    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.642ns (10.638%)  route 5.393ns (89.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.207     3.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X55Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.504    17.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X55Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism             -0.502    17.464    
                         clock uncertainty           -0.087    17.377    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.405    16.972    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.361    17.017    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.197    -0.441    
                         clock uncertainty            0.087    -0.353    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism             -0.197    -0.441    
                         clock uncertainty            0.087    -0.353    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       13.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.087    17.381    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.642ns (10.638%)  route 5.393ns (89.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.207     3.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X55Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.504    17.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X55Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism             -0.502    17.464    
                         clock uncertainty           -0.087    17.377    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.405    16.972    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.361    17.017    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.059    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.197    -0.441    
                         clock uncertainty            0.087    -0.353    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism             -0.197    -0.441    
                         clock uncertainty            0.087    -0.353    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism             -0.197    -0.442    
                         clock uncertainty            0.087    -0.354    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       13.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.085    17.383    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.085    17.383    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.085    17.383    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.085    17.383    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.253     3.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y58         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.508    17.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y58         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism             -0.502    17.468    
                         clock uncertainty           -0.085    17.383    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.405    16.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.138ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.642ns (10.638%)  route 5.393ns (89.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         4.207     3.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X55Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.504    17.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X55Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism             -0.502    17.464    
                         clock uncertainty           -0.085    17.379    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.405    16.974    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 13.138    

Slack (MET) :             13.497ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.085    17.380    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.361    17.019    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.497    

Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.085    17.380    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.061    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.085    17.380    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.061    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@20.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.221%)  route 5.079ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    -4.143    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.047 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    -2.199    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.681 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    -0.495    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    -0.371 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         3.894     3.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X56Y53         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    16.370    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.461 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.505    17.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X56Y53         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism             -0.502    17.465    
                         clock uncertainty           -0.085    17.380    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    17.061    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 13.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism             -0.197    -0.441    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.395%)  route 0.927ns (81.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.456     0.675    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.909    -0.243    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism             -0.197    -0.441    
    SLICE_X71Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.457     0.677    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X71Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X71Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X71Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.528     0.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/SR[0]
    SLICE_X70Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.908    -0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X70Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism             -0.197    -0.442    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  1.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.207    24.004    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.599    rojobot31_0/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.599    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.207     0.074    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.018    rojobot31_0/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.602%)  route 3.005ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.820    21.449    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X68Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X68Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X68Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_1_1 rise@26.667ns - clk_out1_clk_wiz_1_1 rise@20.000ns)
  Data Path Delay:        3.643ns  (logic 0.642ns (17.623%)  route 3.001ns (82.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 24.804 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.199ns = ( 17.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713    15.857    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    15.953 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        1.848    17.801    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.518    18.319 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.185    19.505    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.124    19.629 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         1.816    21.444    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X69Y8          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.259    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    21.403 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.634    23.037    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.128 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         1.676    24.804    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X69Y8          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism             -0.593    24.211    
                         clock uncertainty           -0.205    24.006    
    SLICE_X69Y8          FDCE (Recov_fdce_C_CLR)     -0.405    23.601    rojobot31_0/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.185     0.405    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X73Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X73Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X73Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.032%)  route 0.661ns (75.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514    -1.138    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.112 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8443, routed)        0.651    -0.461    debounce/clk_out1
    SLICE_X76Y15         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.471     0.175    debounce/pbtn_db[5]
    SLICE_X72Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.220 f  debounce/rx_sync1_i_1/O
                         net (fo=286, routed)         0.189     0.409    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X72Y5          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_1/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.560    -1.181    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.152 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=242, routed)         0.930    -0.222    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X72Y5          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.089    -0.134    
                         clock uncertainty            0.205     0.072    
    SLICE_X72Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.020    rojobot31_0/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.429    





