<script type="text/javascript">
  RED.nodes.registerType("scheduling", {
    category: "Learning Transpiler Stages",
    color: "#FDF0C2",
    defaults: {
      name: { value: "Scheduling Stage" },
      info: { value: "## **Scheduling Stage**\r\n&nbsp;\r\n# This last stage is only run if it is explicitly called for (similar to the Init stage) and does not run by default (though a method can be specified by setting the <font style=\"background: lightgrey\">scheduling_method</font> argument when calling <font style=\"background: lightgrey\">generate_preset_pass_manager</font>). The scheduling stage is typically used once the circuit has been translated to the target basis, mapped to the device, and optimized. These passes focus on accounting for all the idle time in a circuit. At a high level, the scheduling pass can be thought of as explicitly inserting delay instructions to account for the idle time between gate executions and to inspect how long the circuit will be running on the backend.\r\n&nbsp;\r\n# Here is an example:\r\n```python\r\nfrom qiskit_ibm_runtime.fake_provider import FakeWashingtonV2\r\nfrom qiskit_ibm_runtime import QiskitRuntimeService\r\nfrom qiskit.transpiler.timing_constraints import TimingConstraints\r\n \r\n \r\nghz = QuantumCircuit(5)\r\nghz.h(0)\r\nghz.cx(0, range(1, 5))\r\n \r\n \r\n# Use fake pulse-enabled backend\r\nbackend = FakeWashingtonV2()\r\n \r\n# Run with optimization level 3 and 'asap' scheduling pass\r\npass_manager = generate_preset_pass_manager(\r\n    optimization_level=3,\r\n    backend=backend,\r\n    timing_constraints=backend.target.timing_constraints(),\r\n    scheduling_method=\"asap\"\r\n)\r\n \r\n \r\ncirc = pass_manager.run(ghz, backend)\r\ncirc.draw(output=\"mpl\", idle_wires=False)\r\n```\r\n# You can check the image of scheduled circuit in the \"Scheduled Circuit Diagram\" node. The transpiler inserted <font style=\"background: lightgrey\">Delay</font> instructions to account for idle time on each qubit.\r\n&nbsp;\r\n# To get a better idea of the timing of the circuit we can also look at it with the <font style=\"background: lightgrey\">timeline.draw()</font> function. You can see the image in the \"Timeline Output\" node.\r\n&nbsp;\r\n# Scheduling a circuit involves two parts: analysis and constraint mapping, followed by a padding pass. The first part requires running a scheduling analysis pass (by default this is [<font style=\"background: lightgrey\">ALAPSchedulingAnalysis</font>](https://docs.quantum.ibm.com/api/qiskit/qiskit.transpiler.passes.ALAPScheduleAnalysis)), which analyzes the circuit and records the start time of each instruction in the circuit into a schedule. Once the circuit has an initial schedule, additional passes can be run to account for any timing constraints on the target backend. Finally, a padding pass such as [<font style=\"background: lightgrey\">PadDelay</font>](https://docs.quantum.ibm.com/api/qiskit/qiskit.transpiler.passes.PadDelay) or [<font style=\"background: lightgrey\">PadDynamicalDecoupling</font>](https://docs.quantum.ibm.com/api/qiskit/qiskit.transpiler.passes.PadDynamicalDecoupling) can be executed.\r\n\r\n***\r\n&nbsp;\r\n## **Node Output:**\r\n- # Image: The image of scheduled circuit `circ`\r\n- # Image: The image of `circ` drawing by timeline."}
    },
    inputs: 1,
    outputs: 1,
    icon: "file.svg",
    label: function () {
      return this.name || "Scheduling Stage";
    },
  });
</script>

<script type="text/html" data-template-name="scheduling">
  <div class="form-row">
    <label for="node-input-name"><i class="fa fa-tag"></i> Name</label>
    <input type="text" id="node-input-name" placeholder="Scheduling Stage" />
  </div>
</script>

<script type="text/html" data-help-name="scheduling">
  <p>
    A simple node that introduce Scheduling stage.
  </p>

  <h3>Outputs</h3>
    <ol class="node-ports">
      <li>Circuit Diagram
        <dl class="message-properties">
          <dt>circuit_diagram <span class="property-type">string (Base64)</span></dt>
          <dd>The Base64-encoded string representing the visual diagram of the scheduled circuit.</dd>
        </dl>
      </li>
      <li>Timeline Diagram
        <dl class="message-properties">
          <dt>timeline_diagram <span class="property-type">string (Base64)</span></dt>
          <dd>The Base64-encoded string representing the visual diagram of the circuit drawing by timeline.</dd>
        </dl>
      </li>
    </ol>

    <h3>Details</h3>
    <p>     
      This node provides an introduction to the scheduling stage in quantum circuit transpilation using Qiskit. The scheduling stage is a crucial step in optimizing quantum circuits, focusing on managing idle times between gate executions. This process involves inserting delay instructions to ensure accurate timing and efficient execution on quantum hardware. The node explains how the scheduling stage is applied after the circuit has been translated to the target basis and mapped to the device. It covers the use of scheduling methods like "asap" and highlights how these methods influence the timing and execution of quantum circuits.
    </p>
</script>
