{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641820943384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641820943387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 10 16:22:23 2022 " "Processing started: Mon Jan 10 16:22:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641820943387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820943387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OEVM -c OEVM " "Command: quartus_map --read_settings_files=on --write_settings_files=off OEVM -c OEVM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820943387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641820943538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641820943538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RA-Behavioral " "Found design unit 1: RA-Behavioral" {  } { { "RA.vhd" "" { Text "C:/_OEVM/course_work/RA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948765 ""} { "Info" "ISGN_ENTITY_NAME" "1 RA " "Found entity 1: RA" {  } { { "RA.vhd" "" { Text "C:/_OEVM/course_work/RA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KC1-Behavioral " "Found design unit 1: KC1-Behavioral" {  } { { "KC1.vhd" "" { Text "C:/_OEVM/course_work/KC1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948766 ""} { "Info" "ISGN_ENTITY_NAME" "1 KC1 " "Found entity 1: KC1" {  } { { "KC1.vhd" "" { Text "C:/_OEVM/course_work/KC1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RB-Behavioral " "Found design unit 1: RB-Behavioral" {  } { { "RB.vhd" "" { Text "C:/_OEVM/course_work/RB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948766 ""} { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "RB.vhd" "" { Text "C:/_OEVM/course_work/RB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KC2-Behavioral " "Found design unit 1: KC2-Behavioral" {  } { { "KC2.vhd" "" { Text "C:/_OEVM/course_work/KC2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948767 ""} { "Info" "ISGN_ENTITY_NAME" "1 KC2 " "Found entity 1: KC2" {  } { { "KC2.vhd" "" { Text "C:/_OEVM/course_work/KC2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "summator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file summator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 summator-Behavioral " "Found design unit 1: summator-Behavioral" {  } { { "summator.vhd" "" { Text "C:/_OEVM/course_work/summator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948768 ""} { "Info" "ISGN_ENTITY_NAME" "1 summator " "Found entity 1: summator" {  } { { "summator.vhd" "" { Text "C:/_OEVM/course_work/summator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR-Behavioral " "Found design unit 1: RR-Behavioral" {  } { { "RR.vhd" "" { Text "C:/_OEVM/course_work/RR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948768 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR " "Found entity 1: RR" {  } { { "RR.vhd" "" { Text "C:/_OEVM/course_work/RR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kc3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kc3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KC3-Behavioral " "Found design unit 1: KC3-Behavioral" {  } { { "KC3.vhd" "" { Text "C:/_OEVM/course_work/KC3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948769 ""} { "Info" "ISGN_ENTITY_NAME" "1 KC3 " "Found entity 1: KC3" {  } { { "KC3.vhd" "" { Text "C:/_OEVM/course_work/KC3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_work/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_oper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_oper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_oper " "Found entity 1: block_oper" {  } { { "block_oper.bdf" "" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy_state_machine-rt1 " "Found design unit 1: mealy_state_machine-rt1" {  } { { "mealy_state_machine.vhd" "" { Text "C:/_OEVM/course_work/mealy_state_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy_state_machine " "Found entity 1: mealy_state_machine" {  } { { "mealy_state_machine.vhd" "" { Text "C:/_OEVM/course_work/mealy_state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641820948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820948771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641820948794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_state_machine mealy_state_machine:inst2 " "Elaborating entity \"mealy_state_machine\" for hierarchy \"mealy_state_machine:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 272 272 472 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_oper block_oper:inst " "Elaborating entity \"block_oper\" for hierarchy \"block_oper:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 240 992 1168 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KC3 block_oper:inst\|KC3:inst14 " "Elaborating entity \"KC3\" for hierarchy \"block_oper:inst\|KC3:inst14\"" {  } { { "block_oper.bdf" "inst14" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 400 1120 1272 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RR block_oper:inst\|RR:inst11 " "Elaborating entity \"RR\" for hierarchy \"block_oper:inst\|RR:inst11\"" {  } { { "block_oper.bdf" "inst11" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 56 1112 1272 200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "summator block_oper:inst\|summator:inst8 " "Elaborating entity \"summator\" for hierarchy \"block_oper:inst\|summator:inst8\"" {  } { { "block_oper.bdf" "inst8" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 56 872 1032 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KC1 block_oper:inst\|KC1:inst " "Elaborating entity \"KC1\" for hierarchy \"block_oper:inst\|KC1:inst\"" {  } { { "block_oper.bdf" "inst" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 56 640 792 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA block_oper:inst\|RA:inst1 " "Elaborating entity \"RA\" for hierarchy \"block_oper:inst\|RA:inst1\"" {  } { { "block_oper.bdf" "inst1" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 56 408 560 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KC2 block_oper:inst\|KC2:inst7 " "Elaborating entity \"KC2\" for hierarchy \"block_oper:inst\|KC2:inst7\"" {  } { { "block_oper.bdf" "inst7" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 320 768 928 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG block_oper:inst\|LPM_SHIFTREG:inst6 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"block_oper:inst\|LPM_SHIFTREG:inst6\"" {  } { { "block_oper.bdf" "inst6" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 304 528 664 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block_oper:inst\|LPM_SHIFTREG:inst6 " "Elaborated megafunction instantiation \"block_oper:inst\|LPM_SHIFTREG:inst6\"" {  } { { "block_oper.bdf" "" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 304 528 664 448 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820948809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block_oper:inst\|LPM_SHIFTREG:inst6 " "Instantiated megafunction \"block_oper:inst\|LPM_SHIFTREG:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641820948809 ""}  } { { "block_oper.bdf" "" { Schematic "C:/_OEVM/course_work/block_oper.bdf" { { 304 528 664 448 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641820948809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mealy_state_machine.vhd" "" { Text "C:/_OEVM/course_work/mealy_state_machine.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641820949059 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641820949059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "priznak\[1\] GND " "Pin \"priznak\[1\]\" is stuck at GND" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 344 1248 1424 360 "priznak\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641820949074 "|alu|priznak[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "priznak\[0\] GND " "Pin \"priznak\[0\]\" is stuck at GND" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 344 1248 1424 360 "priznak\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641820949074 "|alu|priznak[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 440 776 952 456 "y\[10..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641820949074 "|alu|y[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641820949074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641820949118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641820949325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641820949325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cop " "No output dependent on input pin \"cop\"" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_work/alu.bdf" { { 344 -16 152 360 "cop" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641820949344 "|alu|cop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641820949344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641820949344 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641820949344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641820949344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641820949344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641820949352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 10 16:22:29 2022 " "Processing ended: Mon Jan 10 16:22:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641820949352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641820949352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641820949352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641820949352 ""}
