// Seed: 2216416395
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    inout tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    input wor id_11,
    input tri1 id_12,
    output wor id_13,
    input supply0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    output wor id_17,
    input tri1 id_18,
    input uwire id_19
);
  always_latch #(1) begin : LABEL_0
    id_15 = 1;
  end
  always @(posedge 1 or 1) begin : LABEL_0$display
    ;
  end
  wire id_21;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_7,
      id_8,
      id_9,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_8 = 1;
  wire id_22;
endmodule
