(pcb "/Users/evgeni/Documents/My Piano Controller/My Piano Controller Note Module 3 (5-note, 5V pots)/My Piano Controller Note Module 3 (5-note, 5V pots).dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1-3-g963ef8bb5)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  153670 -118110  100330 -118110  100330 -41910  153670 -41910
            153670 -118110)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "SOIC127P600X175-14N"
      (place CMP1 113792 -66548 front 180 (PN LM339ADR))
      (place CMP3 144272 -66548 front 180 (PN LM339ADR))
    )
    (component "SOIC127P600X175-14N::1"
      (place CMP2 105156 -66548 front 180 (PN LM339ADR))
      (place CMP4 135636 -66548 front 180 (PN LM339ADR))
    )
    (component "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight"
      (place COMM1 125730 -71120 front 270 (PN Conn_02x17_Odd_Even))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place J1 109220 -44450 front 270 (PN Conn_01x03))
      (place J3 139700 -44450 front 270 (PN Conn_01x03))
      (place J5 129540 -44450 front 270 (PN Conn_01x03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm::1
      (place J2 119380 -44450 front 270 (PN Conn_01x03))
      (place J4 149860 -44450 front 270 (PN Conn_01x03))
    )
    (component Resistors_SMD:R_0603_HandSoldering
      (place R1 144780 -95250 front 180 (PN R))
      (place R11 118788 -76200 front 0 (PN R))
      (place R13 114216 -76200 front 180 (PN R))
      (place R18 106680 -47625 front 0 (PN 4.7k))
      (place R22 109644 -78232 front 180 (PN R))
      (place R24 105072 -78232 front 0 (PN R))
      (place R34 144188 -78232 front 180 (PN R))
      (place R38 136990 -47625 front 0 (PN 4.7k))
      (place R42 139616 -76200 front 180 (PN R))
      (place R48 147150 -47625 front 0 (PN 4.7k))
    )
    (component Resistors_SMD:R_0603_HandSoldering::1
      (place R12 118788 -78232 front 0 (PN R))
      (place R14 114216 -78232 front 180 (PN R))
      (place R21 109644 -76200 front 180 (PN R))
      (place R23 105072 -76200 front 0 (PN R))
      (place R28 116670 -47625 front 0 (PN 4.7k))
      (place R31 148760 -76200 front 0 (PN R))
      (place R32 148760 -78232 front 0 (PN R))
      (place R33 144188 -76200 front 180 (PN R))
      (place R41 139616 -78232 front 180 (PN R))
      (place R43 135128 -78232 front 0 (PN R))
      (place R44 135044 -76200 front 0 (PN R))
      (place R58 126830 -47625 front 0 (PN 4.7k))
    )
    (component Potentiometers:Potentiometer_Trimmer_Bourns_3296W
      (place RV11 109220 -52070 front 0 (PN R_POT_TRIM))
      (place RV13 109220 -62230 front 0 (PN R_POT_TRIM))
      (place RV22 119380 -57150 front 0 (PN R_POT_TRIM))
      (place RV31 139700 -52070 front 0 (PN R_POT_TRIM))
      (place RV33 139700 -62230 front 0 (PN R_POT_TRIM))
      (place RV42 149860 -57150 front 0 (PN R_POT_TRIM))
      (place RV51 129540 -52070 front 0 (PN R_POT_TRIM))
      (place RV52 129540 -57150 front 0 (PN R_POT_TRIM))
    )
    (component Potentiometers:Potentiometer_Trimmer_Bourns_3296W::1
      (place RV12 109220 -57150 front 0 (PN R_POT_TRIM))
      (place RV21 119380 -52070 front 0 (PN R_POT_TRIM))
      (place RV23 119380 -62230 front 0 (PN R_POT_TRIM))
      (place RV32 139700 -57150 front 0 (PN R_POT_TRIM))
      (place RV41 149860 -52070 front 0 (PN R_POT_TRIM))
      (place RV43 149860 -62230 front 0 (PN R_POT_TRIM))
      (place RV53 129540 -62230 front 0 (PN R_POT_TRIM))
    )
    (component "SOIC127P1030X265-20N"
      (place TX1 114300 -86360 front 270 (PN SN74LVC245ADWR))
    )
    (component "SOIC127P1030X265-20N::1"
      (place TX2 139700 -86360 front 270 (PN SN74LVC245ADWR))
    )
    (component Pin_Headers:Pin_Header_Straight_2x09_Pitch2.54mm
      (place SEL2 134620 -95250 front 0 (PN Conn_02x09_Odd_Even))
      (place SEL1 116840 -95250 front 0 (PN Conn_02x09_Odd_Even))
    )
    (component "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight"
      (place PWR1 143510 -104140 front 0 (PN Conn_01x03))
    )
    (component "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight::1"
      (place PWR2 143510 -113030 front 0 (PN Conn_01x03))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place HOLE1 104140 -83820 front 0 (PN MountingHole_3.2mm_M3))
      (place HOLE2 149860 -83820 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component Capacitors_SMD:C_0603_HandSoldering
      (place C1 107696 -74610 back 270 (PN C))
      (place C3 138176 -74610 back 270 (PN C))
      (place C5 143068 -84074 back 180 (PN C))
    )
    (component Capacitors_SMD:C_0603_HandSoldering::1
      (place C2 116332 -74610 back 90 (PN C))
      (place C4 146812 -74676 back 270 (PN C))
      (place C6 117602 -84074 back 180 (PN C))
    )
  )
  (library
    (image "SOIC127P600X175-14N"
      (outline (path signal 152.4  -4394.2 8178.8  -4394.2 -558.8))
      (outline (path signal 152.4  -2692.4 8178.8  -4394.2 8178.8))
      (outline (path signal 152.4  -2082.8 8178.8  -2692.4 8178.8))
      (outline (path signal 152.4  -406.4 8178.8  -2082.8 8178.8))
      (outline (path signal 152.4  -406.4 -558.8  -406.4 8178.8))
      (outline (path signal 152.4  -4394.2 -558.8  -406.4 -558.8))
      (outline (path signal 152.4  0 7620  -406.4 7620))
      (outline (path signal 152.4  0 6350  -406.4 6350))
      (outline (path signal 152.4  0 5080  -406.4 5080))
      (outline (path signal 152.4  0 3810  -406.4 3810))
      (outline (path signal 152.4  0 2540  -406.4 2540))
      (outline (path signal 152.4  0 1270  -406.4 1270))
      (outline (path signal 152.4  0 0  -406.4 0))
      (outline (path signal 152.4  -4800.6 0  -4394.2 0))
      (outline (path signal 152.4  -4800.6 1270  -4394.2 1270))
      (outline (path signal 152.4  -4800.6 2540  -4394.2 2540))
      (outline (path signal 152.4  -4800.6 3810  -4394.2 3810))
      (outline (path signal 152.4  -4800.6 5080  -4394.2 5080))
      (outline (path signal 152.4  -4800.6 6350  -4394.2 6350))
      (outline (path signal 152.4  -4800.6 7620  -4394.2 7620))
      (outline (path signal 152.4  -2692.4 8178.8  -3556 8178.8))
      (outline (path signal 152.4  -2082.8 8178.8  -2692.4 8178.8))
      (outline (path signal 152.4  -1244.6 8178.8  -2082.8 8178.8))
      (outline (path signal 152.4  -3556 -558.8  -1244.6 -558.8))
      (pin Rect[T]Pad_2057.4x609.6_um 14 0 7620)
      (pin Rect[T]Pad_2057.4x609.6_um 13 0 6350)
      (pin Rect[T]Pad_2057.4x609.6_um 12 0 5080)
      (pin Rect[T]Pad_2057.4x609.6_um 11 0 3810)
      (pin Rect[T]Pad_2057.4x609.6_um 10 0 2540)
      (pin Rect[T]Pad_2057.4x609.6_um 9 0 1270)
      (pin Rect[T]Pad_2057.4x609.6_um 8 0 0)
      (pin Rect[T]Pad_2057.4x609.6_um 7 -4800.6 0)
      (pin Rect[T]Pad_2057.4x609.6_um 6 -4800.6 1270)
      (pin Rect[T]Pad_2057.4x609.6_um 5 -4800.6 2540)
      (pin Rect[T]Pad_2057.4x609.6_um 4 -4800.6 3810)
      (pin Rect[T]Pad_2057.4x609.6_um 3 -4800.6 5080)
      (pin Rect[T]Pad_2057.4x609.6_um 2 -4800.6 6350)
      (pin Rect[T]Pad_2057.4x609.6_um 1 -4800.6 7620)
    )
    (image "SOIC127P600X175-14N::1"
      (outline (path signal 152.4  -3556 -558.8  -1244.6 -558.8))
      (outline (path signal 152.4  -1244.6 8178.8  -2082.8 8178.8))
      (outline (path signal 152.4  -2082.8 8178.8  -2692.4 8178.8))
      (outline (path signal 152.4  -2692.4 8178.8  -3556 8178.8))
      (outline (path signal 152.4  -4800.6 7620  -4394.2 7620))
      (outline (path signal 152.4  -4800.6 6350  -4394.2 6350))
      (outline (path signal 152.4  -4800.6 5080  -4394.2 5080))
      (outline (path signal 152.4  -4800.6 3810  -4394.2 3810))
      (outline (path signal 152.4  -4800.6 2540  -4394.2 2540))
      (outline (path signal 152.4  -4800.6 1270  -4394.2 1270))
      (outline (path signal 152.4  -4800.6 0  -4394.2 0))
      (outline (path signal 152.4  0 0  -406.4 0))
      (outline (path signal 152.4  0 1270  -406.4 1270))
      (outline (path signal 152.4  0 2540  -406.4 2540))
      (outline (path signal 152.4  0 3810  -406.4 3810))
      (outline (path signal 152.4  0 5080  -406.4 5080))
      (outline (path signal 152.4  0 6350  -406.4 6350))
      (outline (path signal 152.4  0 7620  -406.4 7620))
      (outline (path signal 152.4  -4394.2 -558.8  -406.4 -558.8))
      (outline (path signal 152.4  -406.4 -558.8  -406.4 8178.8))
      (outline (path signal 152.4  -406.4 8178.8  -2082.8 8178.8))
      (outline (path signal 152.4  -2082.8 8178.8  -2692.4 8178.8))
      (outline (path signal 152.4  -2692.4 8178.8  -4394.2 8178.8))
      (outline (path signal 152.4  -4394.2 8178.8  -4394.2 -558.8))
      (pin Rect[T]Pad_2057.4x609.6_um 1 -4800.6 7620)
      (pin Rect[T]Pad_2057.4x609.6_um 2 -4800.6 6350)
      (pin Rect[T]Pad_2057.4x609.6_um 3 -4800.6 5080)
      (pin Rect[T]Pad_2057.4x609.6_um 4 -4800.6 3810)
      (pin Rect[T]Pad_2057.4x609.6_um 5 -4800.6 2540)
      (pin Rect[T]Pad_2057.4x609.6_um 6 -4800.6 1270)
      (pin Rect[T]Pad_2057.4x609.6_um 7 -4800.6 0)
      (pin Rect[T]Pad_2057.4x609.6_um 8 0 0)
      (pin Rect[T]Pad_2057.4x609.6_um 9 0 1270)
      (pin Rect[T]Pad_2057.4x609.6_um 10 0 2540)
      (pin Rect[T]Pad_2057.4x609.6_um 11 0 3810)
      (pin Rect[T]Pad_2057.4x609.6_um 12 0 5080)
      (pin Rect[T]Pad_2057.4x609.6_um 13 0 6350)
      (pin Rect[T]Pad_2057.4x609.6_um 14 0 7620)
    )
    (image "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight"
      (outline (path signal 50  46200 -3700  -5550 -3700))
      (outline (path signal 50  46200 6250  46200 -3700))
      (outline (path signal 50  -5550 6250  46200 6250))
      (outline (path signal 50  -5550 -3700  -5550 6250))
      (outline (path signal 150  -1600 0  -2200 -600))
      (outline (path signal 150  -2200 600  -1600 0))
      (outline (path signal 150  -2200 -600  -2200 600))
      (outline (path signal 150  -2650 5840  -2150 5840))
      (outline (path signal 150  -2150 5940  -2150 5740))
      (outline (path signal 150  -2650 5940  -2150 5940))
      (outline (path signal 150  -2650 5740  -2650 5940))
      (outline (path signal 150  42790 5840  43290 5840))
      (outline (path signal 150  43290 5940  43290 5740))
      (outline (path signal 150  42790 5940  43290 5940))
      (outline (path signal 150  42790 5740  42790 5940))
      (outline (path signal 150  20070 5840  20570 5840))
      (outline (path signal 150  20570 5940  20570 5740))
      (outline (path signal 150  20070 5940  20570 5940))
      (outline (path signal 150  20070 5740  20070 5940))
      (outline (path signal 150  22545 -1900  22545 -3200))
      (outline (path signal 150  44510 -1900  22545 -1900))
      (outline (path signal 150  44510 4440  44510 -1900))
      (outline (path signal 150  -3870 4440  44510 4440))
      (outline (path signal 150  -3870 -1900  -3870 4440))
      (outline (path signal 150  18095 -1900  -3870 -1900))
      (outline (path signal 150  18095 -3200  18095 -1900))
      (outline (path signal 150  45710 -3200  -5070 -3200))
      (outline (path signal 150  45710 5740  45710 -3200))
      (outline (path signal 150  -5070 5740  45710 5740))
      (outline (path signal 150  -5070 -3200  -5070 5740))
      (pin Round[A]Pad_1700_um 34 40640 2540)
      (pin Round[A]Pad_1700_um 33 40640 0)
      (pin Round[A]Pad_1700_um 32 38100 2540)
      (pin Round[A]Pad_1700_um 31 38100 0)
      (pin Round[A]Pad_1700_um 30 35560 2540)
      (pin Round[A]Pad_1700_um 29 35560 0)
      (pin Round[A]Pad_1700_um 28 33020 2540)
      (pin Round[A]Pad_1700_um 27 33020 0)
      (pin Round[A]Pad_1700_um 26 30480 2540)
      (pin Round[A]Pad_1700_um 25 30480 0)
      (pin Round[A]Pad_1700_um 24 27940 2540)
      (pin Round[A]Pad_1700_um 23 27940 0)
      (pin Round[A]Pad_1700_um 22 25400 2540)
      (pin Round[A]Pad_1700_um 21 25400 0)
      (pin Round[A]Pad_1700_um 20 22860 2540)
      (pin Round[A]Pad_1700_um 19 22860 0)
      (pin Round[A]Pad_1700_um 18 20320 2540)
      (pin Round[A]Pad_1700_um 17 20320 0)
      (pin Round[A]Pad_1700_um 16 17780 2540)
      (pin Round[A]Pad_1700_um 15 17780 0)
      (pin Round[A]Pad_1700_um 14 15240 2540)
      (pin Round[A]Pad_1700_um 13 15240 0)
      (pin Round[A]Pad_1700_um 12 12700 2540)
      (pin Round[A]Pad_1700_um 11 12700 0)
      (pin Round[A]Pad_1700_um 10 10160 2540)
      (pin Round[A]Pad_1700_um 9 10160 0)
      (pin Round[A]Pad_1700_um 8 7620 2540)
      (pin Round[A]Pad_1700_um 7 7620 0)
      (pin Round[A]Pad_1700_um 6 5080 2540)
      (pin Round[A]Pad_1700_um 5 5080 0)
      (pin Round[A]Pad_1700_um 4 2540 2540)
      (pin Round[A]Pad_1700_um 3 2540 0)
      (pin Round[A]Pad_1700_um 2 0 2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Resistors_SMD:R_0603_HandSoldering
      (outline (path signal 50  1950 -700  -1960 -700))
      (outline (path signal 50  1950 -700  1950 700))
      (outline (path signal 50  -1960 700  -1960 -700))
      (outline (path signal 50  -1960 700  1950 700))
      (outline (path signal 120  -500 680  500 680))
      (outline (path signal 120  500 -680  -500 -680))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
    )
    (image Resistors_SMD:R_0603_HandSoldering::1
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  500 -680  -500 -680))
      (outline (path signal 120  -500 680  500 680))
      (outline (path signal 50  -1960 700  1950 700))
      (outline (path signal 50  -1960 700  -1960 -700))
      (outline (path signal 50  1950 -700  1950 700))
      (outline (path signal 50  1950 -700  -1960 -700))
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
    )
    (image Potentiometers:Potentiometer_Trimmer_Bourns_3296W
      (outline (path signal 50  2500 2700  -7600 2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 120  1691 -275  79 -1885))
      (outline (path signal 120  1831 -416  220 -2026))
      (outline (path signal 120  2285 2470  2285 -2481))
      (outline (path signal 120  -7365 2470  -7365 -2481))
      (outline (path signal 120  -7365 -2481  2285 -2481))
      (outline (path signal 120  -7365 2470  2285 2470))
      (outline (path signal 100  1652 -320  125 -1847))
      (outline (path signal 100  1786 -454  259 -1981))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  2050 -1150  1966.65 -1569.04  1729.28 -1924.28  1374.04 -2161.65
            955 -2245  535.962 -2161.65  180.718 -1924.28  -56.648 -1569.04
            -140 -1150  -56.648 -730.962  180.718 -375.718  535.962 -138.352
            955 -55  1374.04 -138.352  1729.28 -375.718  1966.65 -730.962
            2050 -1150))
      (pin Round[A]Pad_1440_um 3 -5080 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 1 0 0)
    )
    (image Potentiometers:Potentiometer_Trimmer_Bourns_3296W::1
      (outline (path signal 100  2050 -1150  1966.65 -1569.04  1729.28 -1924.28  1374.04 -2161.65
            955 -2245  535.962 -2161.65  180.718 -1924.28  -56.648 -1569.04
            -140 -1150  -56.648 -730.962  180.718 -375.718  535.962 -138.352
            955 -55  1374.04 -138.352  1729.28 -375.718  1966.65 -730.962
            2050 -1150))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  1786 -454  259 -1981))
      (outline (path signal 100  1652 -320  125 -1847))
      (outline (path signal 120  -7365 2470  2285 2470))
      (outline (path signal 120  -7365 -2481  2285 -2481))
      (outline (path signal 120  -7365 2470  -7365 -2481))
      (outline (path signal 120  2285 2470  2285 -2481))
      (outline (path signal 120  1831 -416  220 -2026))
      (outline (path signal 120  1691 -275  79 -1885))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  2500 2700  -7600 2700))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 3 -5080 0)
    )
    (image "SOIC127P1030X265-20N"
      (outline (path signal 152.4  -3810 6502.4  -3810 6324.6))
      (outline (path signal 152.4  -304.8 6502.4  -3810 6502.4))
      (outline (path signal 152.4  304.8 6502.4  -304.8 6502.4))
      (outline (path signal 152.4  3810 6502.4  304.8 6502.4))
      (outline (path signal 152.4  3810 -6502.4  3810 -6324.6))
      (outline (path signal 152.4  -3810 -6502.4  3810 -6502.4))
      (outline (path signal 152.4  -3810 -6324.6  -3810 -6502.4))
      (outline (path signal 152.4  3810 6324.6  3810 6502.4))
      (outline (path signal 152.4  -3810 6502.4  -3810 -6502.4))
      (outline (path signal 152.4  -304.8 6502.4  -3810 6502.4))
      (outline (path signal 152.4  304.8 6502.4  -304.8 6502.4))
      (outline (path signal 152.4  3810 6502.4  304.8 6502.4))
      (outline (path signal 152.4  3810 -6502.4  3810 6502.4))
      (outline (path signal 152.4  -3810 -6502.4  3810 -6502.4))
      (outline (path signal 152.4  5308.6 5969  3810 5969))
      (outline (path signal 152.4  5308.6 5461  5308.6 5969))
      (outline (path signal 152.4  3810 5461  5308.6 5461))
      (outline (path signal 152.4  3810 5969  3810 5461))
      (outline (path signal 152.4  5308.6 4699  3810 4699))
      (outline (path signal 152.4  5308.6 4191  5308.6 4699))
      (outline (path signal 152.4  3810 4191  5308.6 4191))
      (outline (path signal 152.4  3810 4699  3810 4191))
      (outline (path signal 152.4  5308.6 3429  3810 3429))
      (outline (path signal 152.4  5308.6 2921  5308.6 3429))
      (outline (path signal 152.4  3810 2921  5308.6 2921))
      (outline (path signal 152.4  3810 3429  3810 2921))
      (outline (path signal 152.4  5308.6 2159  3810 2159))
      (outline (path signal 152.4  5308.6 1651  5308.6 2159))
      (outline (path signal 152.4  3810 1651  5308.6 1651))
      (outline (path signal 152.4  3810 2159  3810 1651))
      (outline (path signal 152.4  5308.6 889  3810 889))
      (outline (path signal 152.4  5308.6 381  5308.6 889))
      (outline (path signal 152.4  3810 381  5308.6 381))
      (outline (path signal 152.4  3810 889  3810 381))
      (outline (path signal 152.4  5308.6 -381  3810 -381))
      (outline (path signal 152.4  5308.6 -889  5308.6 -381))
      (outline (path signal 152.4  3810 -889  5308.6 -889))
      (outline (path signal 152.4  3810 -381  3810 -889))
      (outline (path signal 152.4  5308.6 -1651  3810 -1651))
      (outline (path signal 152.4  5308.6 -2159  5308.6 -1651))
      (outline (path signal 152.4  3810 -2159  5308.6 -2159))
      (outline (path signal 152.4  3810 -1651  3810 -2159))
      (outline (path signal 152.4  5308.6 -2921  3810 -2921))
      (outline (path signal 152.4  5308.6 -3429  5308.6 -2921))
      (outline (path signal 152.4  3810 -3429  5308.6 -3429))
      (outline (path signal 152.4  3810 -2921  3810 -3429))
      (outline (path signal 152.4  5308.6 -4191  3810 -4191))
      (outline (path signal 152.4  5308.6 -4699  5308.6 -4191))
      (outline (path signal 152.4  3810 -4699  5308.6 -4699))
      (outline (path signal 152.4  3810 -4191  3810 -4699))
      (outline (path signal 152.4  5308.6 -5461  3810 -5461))
      (outline (path signal 152.4  5308.6 -5969  5308.6 -5461))
      (outline (path signal 152.4  3810 -5969  5308.6 -5969))
      (outline (path signal 152.4  3810 -5461  3810 -5969))
      (outline (path signal 152.4  -5308.6 -5969  -3810 -5969))
      (outline (path signal 152.4  -5308.6 -5461  -5308.6 -5969))
      (outline (path signal 152.4  -3810 -5461  -5308.6 -5461))
      (outline (path signal 152.4  -3810 -5969  -3810 -5461))
      (outline (path signal 152.4  -5308.6 -4699  -3810 -4699))
      (outline (path signal 152.4  -5308.6 -4191  -5308.6 -4699))
      (outline (path signal 152.4  -3810 -4191  -5308.6 -4191))
      (outline (path signal 152.4  -3810 -4699  -3810 -4191))
      (outline (path signal 152.4  -5308.6 -3429  -3810 -3429))
      (outline (path signal 152.4  -5308.6 -2921  -5308.6 -3429))
      (outline (path signal 152.4  -3810 -2921  -5308.6 -2921))
      (outline (path signal 152.4  -3810 -3429  -3810 -2921))
      (outline (path signal 152.4  -5308.6 -2159  -3810 -2159))
      (outline (path signal 152.4  -5308.6 -1651  -5308.6 -2159))
      (outline (path signal 152.4  -3810 -1651  -5308.6 -1651))
      (outline (path signal 152.4  -3810 -2159  -3810 -1651))
      (outline (path signal 152.4  -5308.6 -889  -3810 -889))
      (outline (path signal 152.4  -5308.6 -381  -5308.6 -889))
      (outline (path signal 152.4  -3810 -381  -5308.6 -381))
      (outline (path signal 152.4  -3810 -889  -3810 -381))
      (outline (path signal 152.4  -5308.6 381  -3810 381))
      (outline (path signal 152.4  -5308.6 889  -5308.6 381))
      (outline (path signal 152.4  -3810 889  -5308.6 889))
      (outline (path signal 152.4  -3810 381  -3810 889))
      (outline (path signal 152.4  -5308.6 1651  -3810 1651))
      (outline (path signal 152.4  -5308.6 2159  -5308.6 1651))
      (outline (path signal 152.4  -3810 2159  -5308.6 2159))
      (outline (path signal 152.4  -3810 1651  -3810 2159))
      (outline (path signal 152.4  -5308.6 2921  -3810 2921))
      (outline (path signal 152.4  -5308.6 3429  -5308.6 2921))
      (outline (path signal 152.4  -3810 3429  -5308.6 3429))
      (outline (path signal 152.4  -3810 2921  -3810 3429))
      (outline (path signal 152.4  -5308.6 4191  -3810 4191))
      (outline (path signal 152.4  -5308.6 4699  -5308.6 4191))
      (outline (path signal 152.4  -3810 4699  -5308.6 4699))
      (outline (path signal 152.4  -3810 4191  -3810 4699))
      (outline (path signal 152.4  -5308.6 5461  -3810 5461))
      (outline (path signal 152.4  -5308.6 5969  -5308.6 5461))
      (outline (path signal 152.4  -3810 5969  -5308.6 5969))
      (outline (path signal 152.4  -3810 5461  -3810 5969))
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 20 4673.6 5715)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 19 4673.6 4445)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 18 4673.6 3175)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 17 4673.6 1905)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 16 4673.6 635)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 15 4673.6 -635)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 14 4673.6 -1905)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 13 4673.6 -3175)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 12 4673.6 -4445)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 11 4673.6 -5715)
      (pin Rect[T]Pad_1981.2x558.8_um 10 -4673.6 -5715)
      (pin Rect[T]Pad_1981.2x558.8_um 9 -4673.6 -4445)
      (pin Rect[T]Pad_1981.2x558.8_um 8 -4673.6 -3175)
      (pin Rect[T]Pad_1981.2x558.8_um 7 -4673.6 -1905)
      (pin Rect[T]Pad_1981.2x558.8_um 6 -4673.6 -635)
      (pin Rect[T]Pad_1981.2x558.8_um 5 -4673.6 635)
      (pin Rect[T]Pad_1981.2x558.8_um 4 -4673.6 1905)
      (pin Rect[T]Pad_1981.2x558.8_um 3 -4673.6 3175)
      (pin Rect[T]Pad_1981.2x558.8_um 2 -4673.6 4445)
      (pin Rect[T]Pad_1981.2x558.8_um 1 -4673.6 5715)
    )
    (image "SOIC127P1030X265-20N::1"
      (outline (path signal 152.4  -3810 5461  -3810 5969))
      (outline (path signal 152.4  -3810 5969  -5308.6 5969))
      (outline (path signal 152.4  -5308.6 5969  -5308.6 5461))
      (outline (path signal 152.4  -5308.6 5461  -3810 5461))
      (outline (path signal 152.4  -3810 4191  -3810 4699))
      (outline (path signal 152.4  -3810 4699  -5308.6 4699))
      (outline (path signal 152.4  -5308.6 4699  -5308.6 4191))
      (outline (path signal 152.4  -5308.6 4191  -3810 4191))
      (outline (path signal 152.4  -3810 2921  -3810 3429))
      (outline (path signal 152.4  -3810 3429  -5308.6 3429))
      (outline (path signal 152.4  -5308.6 3429  -5308.6 2921))
      (outline (path signal 152.4  -5308.6 2921  -3810 2921))
      (outline (path signal 152.4  -3810 1651  -3810 2159))
      (outline (path signal 152.4  -3810 2159  -5308.6 2159))
      (outline (path signal 152.4  -5308.6 2159  -5308.6 1651))
      (outline (path signal 152.4  -5308.6 1651  -3810 1651))
      (outline (path signal 152.4  -3810 381  -3810 889))
      (outline (path signal 152.4  -3810 889  -5308.6 889))
      (outline (path signal 152.4  -5308.6 889  -5308.6 381))
      (outline (path signal 152.4  -5308.6 381  -3810 381))
      (outline (path signal 152.4  -3810 -889  -3810 -381))
      (outline (path signal 152.4  -3810 -381  -5308.6 -381))
      (outline (path signal 152.4  -5308.6 -381  -5308.6 -889))
      (outline (path signal 152.4  -5308.6 -889  -3810 -889))
      (outline (path signal 152.4  -3810 -2159  -3810 -1651))
      (outline (path signal 152.4  -3810 -1651  -5308.6 -1651))
      (outline (path signal 152.4  -5308.6 -1651  -5308.6 -2159))
      (outline (path signal 152.4  -5308.6 -2159  -3810 -2159))
      (outline (path signal 152.4  -3810 -3429  -3810 -2921))
      (outline (path signal 152.4  -3810 -2921  -5308.6 -2921))
      (outline (path signal 152.4  -5308.6 -2921  -5308.6 -3429))
      (outline (path signal 152.4  -5308.6 -3429  -3810 -3429))
      (outline (path signal 152.4  -3810 -4699  -3810 -4191))
      (outline (path signal 152.4  -3810 -4191  -5308.6 -4191))
      (outline (path signal 152.4  -5308.6 -4191  -5308.6 -4699))
      (outline (path signal 152.4  -5308.6 -4699  -3810 -4699))
      (outline (path signal 152.4  -3810 -5969  -3810 -5461))
      (outline (path signal 152.4  -3810 -5461  -5308.6 -5461))
      (outline (path signal 152.4  -5308.6 -5461  -5308.6 -5969))
      (outline (path signal 152.4  -5308.6 -5969  -3810 -5969))
      (outline (path signal 152.4  3810 -5461  3810 -5969))
      (outline (path signal 152.4  3810 -5969  5308.6 -5969))
      (outline (path signal 152.4  5308.6 -5969  5308.6 -5461))
      (outline (path signal 152.4  5308.6 -5461  3810 -5461))
      (outline (path signal 152.4  3810 -4191  3810 -4699))
      (outline (path signal 152.4  3810 -4699  5308.6 -4699))
      (outline (path signal 152.4  5308.6 -4699  5308.6 -4191))
      (outline (path signal 152.4  5308.6 -4191  3810 -4191))
      (outline (path signal 152.4  3810 -2921  3810 -3429))
      (outline (path signal 152.4  3810 -3429  5308.6 -3429))
      (outline (path signal 152.4  5308.6 -3429  5308.6 -2921))
      (outline (path signal 152.4  5308.6 -2921  3810 -2921))
      (outline (path signal 152.4  3810 -1651  3810 -2159))
      (outline (path signal 152.4  3810 -2159  5308.6 -2159))
      (outline (path signal 152.4  5308.6 -2159  5308.6 -1651))
      (outline (path signal 152.4  5308.6 -1651  3810 -1651))
      (outline (path signal 152.4  3810 -381  3810 -889))
      (outline (path signal 152.4  3810 -889  5308.6 -889))
      (outline (path signal 152.4  5308.6 -889  5308.6 -381))
      (outline (path signal 152.4  5308.6 -381  3810 -381))
      (outline (path signal 152.4  3810 889  3810 381))
      (outline (path signal 152.4  3810 381  5308.6 381))
      (outline (path signal 152.4  5308.6 381  5308.6 889))
      (outline (path signal 152.4  5308.6 889  3810 889))
      (outline (path signal 152.4  3810 2159  3810 1651))
      (outline (path signal 152.4  3810 1651  5308.6 1651))
      (outline (path signal 152.4  5308.6 1651  5308.6 2159))
      (outline (path signal 152.4  5308.6 2159  3810 2159))
      (outline (path signal 152.4  3810 3429  3810 2921))
      (outline (path signal 152.4  3810 2921  5308.6 2921))
      (outline (path signal 152.4  5308.6 2921  5308.6 3429))
      (outline (path signal 152.4  5308.6 3429  3810 3429))
      (outline (path signal 152.4  3810 4699  3810 4191))
      (outline (path signal 152.4  3810 4191  5308.6 4191))
      (outline (path signal 152.4  5308.6 4191  5308.6 4699))
      (outline (path signal 152.4  5308.6 4699  3810 4699))
      (outline (path signal 152.4  3810 5969  3810 5461))
      (outline (path signal 152.4  3810 5461  5308.6 5461))
      (outline (path signal 152.4  5308.6 5461  5308.6 5969))
      (outline (path signal 152.4  5308.6 5969  3810 5969))
      (outline (path signal 152.4  -3810 -6502.4  3810 -6502.4))
      (outline (path signal 152.4  3810 -6502.4  3810 6502.4))
      (outline (path signal 152.4  3810 6502.4  304.8 6502.4))
      (outline (path signal 152.4  304.8 6502.4  -304.8 6502.4))
      (outline (path signal 152.4  -304.8 6502.4  -3810 6502.4))
      (outline (path signal 152.4  -3810 6502.4  -3810 -6502.4))
      (outline (path signal 152.4  3810 6324.6  3810 6502.4))
      (outline (path signal 152.4  -3810 -6324.6  -3810 -6502.4))
      (outline (path signal 152.4  -3810 -6502.4  3810 -6502.4))
      (outline (path signal 152.4  3810 -6502.4  3810 -6324.6))
      (outline (path signal 152.4  3810 6502.4  304.8 6502.4))
      (outline (path signal 152.4  304.8 6502.4  -304.8 6502.4))
      (outline (path signal 152.4  -304.8 6502.4  -3810 6502.4))
      (outline (path signal 152.4  -3810 6502.4  -3810 6324.6))
      (pin Rect[T]Pad_1981.2x558.8_um 1 -4673.6 5715)
      (pin Rect[T]Pad_1981.2x558.8_um 2 -4673.6 4445)
      (pin Rect[T]Pad_1981.2x558.8_um 3 -4673.6 3175)
      (pin Rect[T]Pad_1981.2x558.8_um 4 -4673.6 1905)
      (pin Rect[T]Pad_1981.2x558.8_um 5 -4673.6 635)
      (pin Rect[T]Pad_1981.2x558.8_um 6 -4673.6 -635)
      (pin Rect[T]Pad_1981.2x558.8_um 7 -4673.6 -1905)
      (pin Rect[T]Pad_1981.2x558.8_um 8 -4673.6 -3175)
      (pin Rect[T]Pad_1981.2x558.8_um 9 -4673.6 -4445)
      (pin Rect[T]Pad_1981.2x558.8_um 10 -4673.6 -5715)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 11 4673.6 -5715)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 12 4673.6 -4445)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 13 4673.6 -3175)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 14 4673.6 -1905)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 15 4673.6 -635)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 16 4673.6 635)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 17 4673.6 1905)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 18 4673.6 3175)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 19 4673.6 4445)
      (pin Rect[T]Pad_1981.2x558.8_um (rotate 180) 20 4673.6 5715)
    )
    (image Pin_Headers:Pin_Header_Straight_2x09_Pitch2.54mm
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -22100  4350 1800))
      (outline (path signal 50  -1800 -22100  4350 -22100))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -21650))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  -1330 -21650  3870 -21650))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -21590  -1270 0))
      (outline (path signal 100  3810 -21590  -1270 -21590))
      (outline (path signal 100  3810 1270  3810 -21590))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight"
      (outline (path signal 100  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  7550 2450  -2550 2450))
      (outline (path signal 120  7550 -3500  7550 2450))
      (outline (path signal 120  -2550 -3500  7550 -3500))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Round[A]Pad_1750_um 3 5000 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
    )
    (image "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight::1"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  7550 -3500))
      (outline (path signal 120  7550 -3500  7550 2450))
      (outline (path signal 120  7550 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Round[A]Pad_1750_um 3 5000 0)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitors_SMD:C_0603_HandSoldering
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 50  -1800 650  1800 650))
      (outline (path signal 50  -1800 650  -1800 -650))
      (outline (path signal 50  1800 -650  1800 650))
      (outline (path signal 50  1800 -650  -1800 -650))
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
      (pin Rect[T]Pad_1200x750_um 2 950 0)
    )
    (image Capacitors_SMD:C_0603_HandSoldering::1
      (outline (path signal 50  1800 -650  -1800 -650))
      (outline (path signal 50  1800 -650  1800 650))
      (outline (path signal 50  -1800 650  -1800 -650))
      (outline (path signal 50  -1800 650  1800 650))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin Rect[T]Pad_1200x750_um 2 950 0)
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2057.4x609.6_um
      (shape (rect F.Cu -1028.7 -304.8 1028.7 304.8))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x750_um
      (shape (rect F.Cu -600 -375 600 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x900_um
      (shape (rect F.Cu -600 -450 600 450))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack Rect[T]Pad_1981.2x558.8_um
      (shape (rect F.Cu -990.6 -279.4 990.6 279.4))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(CMP1-Pad14)"
      (pins CMP1-14 R13-2 TX1-4)
    )
    (net "Net-(CMP1-Pad13)"
      (pins CMP1-13 R14-2 TX1-5)
    )
    (net GND
      (pins CMP1-12 CMP2-12 CMP3-12 CMP4-8 CMP4-9 CMP4-12 COMM1-16 J1-1 J2-1 J3-1
        J4-1 J5-1 R18-2 R28-2 R38-2 R48-2 R58-2 RV11-3 RV12-3 RV13-3 RV21-3 RV22-3
        RV23-3 RV31-3 RV32-3 RV33-3 RV41-3 RV42-3 RV43-3 RV51-3 RV52-3 RV53-3 TX1-10
        TX2-10 PWR1-1 PWR2-1 C1-1 C2-2 C3-1 C4-1 C5-1 C6-1)
    )
    (net "Net-(CMP1-Pad11)"
      (pins CMP1-11 RV21-2)
    )
    (net "Net-(CMP1-Pad10)"
      (pins CMP1-10 CMP2-4 CMP2-6 J2-2 R28-1)
    )
    (net "Net-(CMP1-Pad9)"
      (pins CMP1-9 RV13-2)
    )
    (net "Net-(CMP1-Pad4)"
      (pins CMP1-8 CMP1-6 CMP1-4 J1-2 R18-1)
    )
    (net "Net-(CMP1-Pad7)"
      (pins CMP1-7 RV11-2)
    )
    (net "Net-(CMP1-Pad5)"
      (pins CMP1-5 RV12-2)
    )
    (net +5V
      (pins CMP1-3 CMP2-3 CMP3-3 CMP4-3 J1-3 J2-3 J3-3 J4-3 J5-3 RV11-1 RV12-1 RV13-1
        RV21-1 RV22-1 RV23-1 RV31-1 RV32-1 RV33-1 RV41-1 RV42-1 RV43-1 RV51-1 RV52-1
        RV53-1 PWR1-3 PWR2-3 C1-2 C2-1 C3-2 C4-2)
    )
    (net "Net-(CMP1-Pad2)"
      (pins CMP1-2 R12-2 TX1-3)
    )
    (net "Net-(CMP1-Pad1)"
      (pins CMP1-1 R11-2 TX1-2)
    )
    (net "Net-(CMP2-Pad1)"
      (pins CMP2-1 R22-1 TX1-7)
    )
    (net "Net-(CMP2-Pad2)"
      (pins CMP2-2 R21-1 TX1-6)
    )
    (net "Net-(CMP2-Pad5)"
      (pins CMP2-5 RV23-2)
    )
    (net "Net-(CMP2-Pad7)"
      (pins CMP2-7 RV22-2)
    )
    (net "Net-(CMP2-Pad10)"
      (pins CMP2-8 CMP2-10 CMP3-6 J3-2 R38-1)
    )
    (net "Net-(CMP2-Pad9)"
      (pins CMP2-9 RV31-2)
    )
    (net "Net-(CMP2-Pad11)"
      (pins CMP2-11 RV32-2)
    )
    (net "Net-(CMP2-Pad13)"
      (pins CMP2-13 R23-1 TX1-8)
    )
    (net "Net-(CMP2-Pad14)"
      (pins CMP2-14 R24-1 TX1-9)
    )
    (net "Net-(CMP3-Pad14)"
      (pins CMP3-14 R33-2 TX2-4)
    )
    (net "Net-(CMP3-Pad13)"
      (pins CMP3-13 R34-2 TX2-5)
    )
    (net "Net-(CMP3-Pad11)"
      (pins CMP3-11 RV43-2)
    )
    (net "Net-(CMP3-Pad10)"
      (pins CMP3-10 CMP3-8 CMP3-4 J4-2 R48-1)
    )
    (net "Net-(CMP3-Pad9)"
      (pins CMP3-9 RV42-2)
    )
    (net "Net-(CMP3-Pad7)"
      (pins CMP3-7 RV33-2)
    )
    (net "Net-(CMP3-Pad5)"
      (pins CMP3-5 RV41-2)
    )
    (net "Net-(CMP3-Pad2)"
      (pins CMP3-2 R32-2 TX2-3)
    )
    (net "Net-(CMP3-Pad1)"
      (pins CMP3-1 R31-2 TX2-2)
    )
    (net "Net-(CMP4-Pad1)"
      (pins CMP4-1 R42-1 TX2-7)
    )
    (net "Net-(CMP4-Pad2)"
      (pins CMP4-2 R41-1 TX2-6)
    )
    (net "Net-(CMP4-Pad5)"
      (pins CMP4-5 RV52-2)
    )
    (net "Net-(CMP4-Pad7)"
      (pins CMP4-7 RV51-2)
    )
    (net "Net-(CMP4-Pad13)"
      (pins CMP4-13 R43-1 TX2-8)
    )
    (net "Net-(CMP4-Pad14)"
      (pins CMP4-14 R44-1 TX2-9)
    )
    (net "Net-(COMM1-Pad34)"
      (pins COMM1-34 SEL2-17)
    )
    (net "Net-(COMM1-Pad33)"
      (pins COMM1-33 SEL1-18)
    )
    (net "Net-(COMM1-Pad32)"
      (pins COMM1-32 SEL2-15)
    )
    (net "Net-(COMM1-Pad31)"
      (pins COMM1-31 SEL1-16)
    )
    (net "Net-(COMM1-Pad30)"
      (pins COMM1-30 SEL2-13)
    )
    (net "Net-(COMM1-Pad29)"
      (pins COMM1-29 SEL1-14)
    )
    (net "Net-(COMM1-Pad28)"
      (pins COMM1-28 SEL2-11)
    )
    (net "Net-(COMM1-Pad27)"
      (pins COMM1-27 SEL1-12)
    )
    (net "Net-(COMM1-Pad26)"
      (pins COMM1-26 SEL2-9)
    )
    (net "Net-(COMM1-Pad25)"
      (pins COMM1-25 SEL1-10)
    )
    (net "Net-(COMM1-Pad24)"
      (pins COMM1-24 SEL2-7)
    )
    (net "Net-(COMM1-Pad23)"
      (pins COMM1-23 SEL1-8)
    )
    (net "Net-(COMM1-Pad22)"
      (pins COMM1-22 SEL2-5)
    )
    (net "Net-(COMM1-Pad21)"
      (pins COMM1-21 SEL1-6)
    )
    (net "Net-(COMM1-Pad20)"
      (pins COMM1-20 SEL2-3)
    )
    (net "Net-(COMM1-Pad19)"
      (pins COMM1-19 SEL1-4)
    )
    (net "Net-(COMM1-Pad18)"
      (pins COMM1-18 SEL2-1)
    )
    (net "Net-(COMM1-Pad17)"
      (pins COMM1-17 SEL1-2)
    )
    (net "Net-(COMM1-Pad15)"
      (pins COMM1-15 TX1-11)
    )
    (net "Net-(COMM1-Pad14)"
      (pins COMM1-14 TX2-18)
    )
    (net "Net-(COMM1-Pad13)"
      (pins COMM1-13 TX1-12)
    )
    (net "Net-(COMM1-Pad12)"
      (pins COMM1-12 TX2-17)
    )
    (net "Net-(COMM1-Pad11)"
      (pins COMM1-11 TX1-13)
    )
    (net "Net-(COMM1-Pad10)"
      (pins COMM1-10 TX2-16)
    )
    (net "Net-(COMM1-Pad9)"
      (pins COMM1-9 TX1-14)
    )
    (net "Net-(COMM1-Pad8)"
      (pins COMM1-8 TX2-15)
    )
    (net "Net-(COMM1-Pad7)"
      (pins COMM1-7 TX1-15)
    )
    (net "Net-(COMM1-Pad6)"
      (pins COMM1-6 TX2-14)
    )
    (net "Net-(COMM1-Pad5)"
      (pins COMM1-5 TX1-16)
    )
    (net "Net-(COMM1-Pad4)"
      (pins COMM1-4 TX2-13)
    )
    (net "Net-(COMM1-Pad3)"
      (pins COMM1-3 TX1-17)
    )
    (net "Net-(COMM1-Pad2)"
      (pins COMM1-2 TX2-12)
    )
    (net "Net-(COMM1-Pad1)"
      (pins COMM1-1 TX1-18)
    )
    (net +3V3
      (pins R1-1 R11-1 R12-1 R13-1 R14-1 R21-2 R22-2 R23-2 R24-2 R31-1 R32-1 R33-1
        R34-1 R41-2 R42-2 R43-2 R44-2 TX1-20 TX1-1 TX2-1 TX2-20 PWR1-2 PWR2-2 C5-2
        C6-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 TX1-19 TX2-19 SEL2-18 SEL2-16 SEL2-14 SEL2-12 SEL2-10 SEL2-8 SEL2-6
        SEL2-4 SEL2-2 SEL1-17 SEL1-15 SEL1-13 SEL1-11 SEL1-9 SEL1-7 SEL1-5 SEL1-3
        SEL1-1)
    )
    (net "Net-(TX2-Pad11)"
      (pins TX2-11)
    )
    (net "Net-(CMP4-Pad10)"
      (pins CMP4-4 CMP4-6 CMP4-10 J5-2 R58-1)
    )
    (net "Net-(CMP4-Pad11)"
      (pins CMP4-11 RV53-2)
    )
    (class kicad_default "" +3V3 +5V GND "Net-(CMP1-Pad1)" "Net-(CMP1-Pad10)"
      "Net-(CMP1-Pad11)" "Net-(CMP1-Pad13)" "Net-(CMP1-Pad14)" "Net-(CMP1-Pad2)"
      "Net-(CMP1-Pad4)" "Net-(CMP1-Pad5)" "Net-(CMP1-Pad7)" "Net-(CMP1-Pad9)"
      "Net-(CMP2-Pad1)" "Net-(CMP2-Pad10)" "Net-(CMP2-Pad11)" "Net-(CMP2-Pad13)"
      "Net-(CMP2-Pad14)" "Net-(CMP2-Pad2)" "Net-(CMP2-Pad5)" "Net-(CMP2-Pad7)"
      "Net-(CMP2-Pad9)" "Net-(CMP3-Pad1)" "Net-(CMP3-Pad10)" "Net-(CMP3-Pad11)"
      "Net-(CMP3-Pad13)" "Net-(CMP3-Pad14)" "Net-(CMP3-Pad2)" "Net-(CMP3-Pad5)"
      "Net-(CMP3-Pad7)" "Net-(CMP3-Pad9)" "Net-(CMP4-Pad1)" "Net-(CMP4-Pad10)"
      "Net-(CMP4-Pad11)" "Net-(CMP4-Pad13)" "Net-(CMP4-Pad14)" "Net-(CMP4-Pad2)"
      "Net-(CMP4-Pad5)" "Net-(CMP4-Pad7)" "Net-(COMM1-Pad1)" "Net-(COMM1-Pad10)"
      "Net-(COMM1-Pad11)" "Net-(COMM1-Pad12)" "Net-(COMM1-Pad13)" "Net-(COMM1-Pad14)"
      "Net-(COMM1-Pad15)" "Net-(COMM1-Pad17)" "Net-(COMM1-Pad18)" "Net-(COMM1-Pad19)"
      "Net-(COMM1-Pad2)" "Net-(COMM1-Pad20)" "Net-(COMM1-Pad21)" "Net-(COMM1-Pad22)"
      "Net-(COMM1-Pad23)" "Net-(COMM1-Pad24)" "Net-(COMM1-Pad25)" "Net-(COMM1-Pad26)"
      "Net-(COMM1-Pad27)" "Net-(COMM1-Pad28)" "Net-(COMM1-Pad29)" "Net-(COMM1-Pad3)"
      "Net-(COMM1-Pad30)" "Net-(COMM1-Pad31)" "Net-(COMM1-Pad32)" "Net-(COMM1-Pad33)"
      "Net-(COMM1-Pad34)" "Net-(COMM1-Pad4)" "Net-(COMM1-Pad5)" "Net-(COMM1-Pad6)"
      "Net-(COMM1-Pad7)" "Net-(COMM1-Pad8)" "Net-(COMM1-Pad9)" "Net-(R1-Pad2)"
      "Net-(TX2-Pad11)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 1000  148510 -113030  148510 -104140)(net +5V)(type protect))
    (wire (path B.Cu 250  107696 -73660  107696 -71628)(net +5V)(type protect))
    (wire (path F.Cu 250  107696 -71628  109957 -71628)(net +5V)(type protect))
    (wire (path B.Cu 250  116332 -73660  116332 -71628)(net +5V)(type protect))
    (wire (path F.Cu 250  116332 -71628  118593 -71628)(net +5V)(type protect))
    (wire (path F.Cu 250  140437 -71628  138176 -71628)(net +5V)(type protect))
    (wire (path B.Cu 250  138176 -71628  138176 -73660)(net +5V)(type protect))
    (wire (path B.Cu 250  146812 -73726  146812 -71628)(net +5V)(type protect))
    (wire (path F.Cu 250  146812 -71628  149073 -71628)(net +5V)(type protect))
    (wire (path F.Cu 1000  146010 -113030  146010 -104140)(net +3V3)(type protect))
    (wire (path B.Cu 250  144018 -84074  145542 -84074)(net +3V3)(type protect))
    (wire (path F.Cu 250  145542 -81813.4  145415 -81686.4)(net +3V3)(type protect))
    (wire (path F.Cu 250  145542 -84074  145542 -81813.4)(net +3V3)(type protect))
    (wire (path B.Cu 250  118552 -84074  120142 -84074)(net +3V3)(type protect))
    (wire (path F.Cu 250  120142 -81813.4  120015 -81686.4)(net +3V3)(type protect))
    (wire (path F.Cu 250  120142 -84074  120142 -81813.4)(net +3V3)(type protect))
    (via "Via[0-1]_800:400_um"  107696 -71628 (net +5V)(type protect))
    (via "Via[0-1]_800:400_um"  116332 -71628 (net +5V)(type protect))
    (via "Via[0-1]_800:400_um"  138176 -71628 (net +5V)(type protect))
    (via "Via[0-1]_800:400_um"  146812 -71628 (net +5V)(type protect))
    (via "Via[0-1]_800:400_um"  145542 -84074 (net +3V3)(type protect))
    (via "Via[0-1]_800:400_um"  120142 -84074 (net +3V3)(type protect))
  )
)
