/*
 * Meson8b clock tree IDs
 */

#ifndef __MESON8B_CLKC_H
#define __MESON8B_CLKC_H

#define CLKID_UNUSED		0
#define CLKID_XTAL		1
#define CLKID_PLL_FIXED		2
#define CLKID_PLL_VID		3
#define CLKID_PLL_SYS		4
#define CLKID_FCLK_DIV2		5
#define CLKID_FCLK_DIV3		6
#define CLKID_FCLK_DIV4		7
#define CLKID_FCLK_DIV5		8
#define CLKID_FCLK_DIV7		9
#define CLKID_CLK81		10
#define CLKID_MALI		11
#define CLKID_CPUCLK		12
#define CLKID_ZERO		13
#define CLKID_DDR		14
#define CLKID_DOS		15
#define CLKID_RESERVED0_0	16
#define CLKID_RESERVED0_1	17
#define CLKID_AHB_BRIDGE	18
#define CLKID_ISA		19
#define CLKID_PL310_CBUS	20
#define CLKID_PPERIPHS_TOP	21
#define CLKID_SPICC		22
#define CLKID_I2C		23
#define CLKID_SAR_ADC		24
#define CLKID_SMART_CARD_MPEG_DOMAIN 25
#define CLKID_RANDOM_NUM_GEN	26
#define CLKID_UART0		27
#define CLKID_SDHC		28
#define CLKID_STREAM		29
#define CLKID_ASYNC_FIFO	30
#define CLKID_SDIO		31
#define CLKID_AUD_BUF		32
#define CLKID_HIU_PARSER	33
#define CLKID_RESERVED0_2	34
#define CLKID_RESERVED0_3	35
#define CLKID_RESERVED0_4	36
#define CLKID_ASSIST_MISC	37
#define CLKID_RESERVED0_5	38
#define CLKID_RESERVED0_6	39
#define CLKID_RESERVED0_7	40
#define CLKID_RESERVED0_8	41
#define CLKID_RESERVED0_9	42
#define CLKID_RESERVED0_A	43
#define CLKID_SPI		44
#define CLKID_RESERVED0_B	45
#define CLKID_RESERVED1_1	46
#define CLKID_RESERVED1_2	47
#define CLKID_AUD_IN		48
#define CLKID_ETHERNET		49
#define CLKID_DEMUX		50
#define CLKID_RESERVED1_3	51
#define CLKID_AIU_AI_TOP_GLUE	52
#define CLKID_AIU_IEC958	53
#define CLKID_AIU_I2S_OUT	54
#define CLKID_AIU_AMCLK_MEASURE 55
#define CLKID_AIU_AIFIFO2	56
#define CLKID_AIU_AUD_MIXER	57
#define CLKID_AIU_MIXER_REG	58
#define CLKID_AIU_ADC		59
#define CLKID_BLK_MOV		60
#define CLKID_AIU_TOP_LEVEL	61
#define CLKID_UART1		62
#define CLKID_RESERVED1_4	63
#define CLKID_RESERVED1_5	64
#define CLKID_RESERVED1_6	65
#define CLKID_GE2D		66
#define CLKID_USB0		67
#define CLKID_USB1		68
#define CLKID_RESET		69
#define CLKID_NAND		70
#define CLKID_HIU_PARSER_TOP	71
#define CLKID_USB_GENERAL	72
#define CLKID_RESERVED1_7	73
#define CLKID_VDIN1		74
#define CLKID_AHB_ARB0		75
#define CLKID_EFUSE		76
#define CLKID_ROM_CLK		77
#define CLKID_RESERVED2_0	78
#define CLKID_AHB_DATA_BUS	79
#define CLKID_AHB_CONTROL_BUS	80
#define CLKID_HDMI_INTR_SYNC	81
#define CLKID_HDMI_PCLK		82
#define CLKID_RESERVED2_1	83
#define CLKID_RESERVED2_2	84
#define CLKID_RESERVED2_3	85
#define CLKID_MISC_USB1_TO_DDR	86
#define CLKID_MISC_USB0_TO_DDR	87
#define CLKID_RESERVED2_4	88
#define CLKID_MMC_PCLK		89
#define CLKID_MISC_DVIN		90
#define CLKID_RESERVED2_5	91
#define CLKID_RESERVED2_6	92
#define CLKID_UART2		93
#define CLKID_RESERVED2_7	94
#define CLKID_RESERVED2_8	95
#define CLKID_RESERVED2_9	96
#define CLKID_RESERVED2_A	97
#define CLKID_RESERVED2_B	98
#define CLKID_RESERVED2_C	99
#define CLKID_SANA		100
#define CLKID_RESERVED2_D	101
#define CLKID_RESERVED2_E	102
#define CLKID_VPU_INTR		103
#define CLKID_SECURE_AHP_APB3	104
#define CLKID_RESERVED2_F	105
#define CLKID_RESERVED2_10	106
#define CLKID_TO_A9		107
#define CLKID_RESERVED2_11	108
#define CLKID_RESERVED2_12	109
#define CLK_NR_CLKS		110

#endif /* __MESON8B_CLKC_H */
