

================================================================
== Vitis HLS Report for 'conv_bckwd'
================================================================
* Date:           Wed Apr 27 12:12:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2                             |        ?|        ?|     6 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_39_3                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6             |        ?|        ?|     9 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_50_7                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_66_8_VITIS_LOOP_67_9                             |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_68_10                                           |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_82_11_VITIS_LOOP_83_12_VITIS_LOOP_84_13          |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_85_14                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_92_15_VITIS_LOOP_93_16                           |        ?|        ?|     6 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_94_17                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_101_18                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_107_19                                           |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_108_20                                          |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_109_21                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |   +++ VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24  |        ?|        ?|        18|          6|          1|      ?|       yes|
        |- VITIS_LOOP_125_25_VITIS_LOOP_126_26_VITIS_LOOP_127_27       |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_128_28                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_135_29_VITIS_LOOP_136_30                         |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_137_31                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_144_32                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 6, depth = 18
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 188
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 15 16 17 }
  Pipeline-1 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-2 : II = 1, D = 3, States = { 60 61 62 }
  Pipeline-3 : II = 1, D = 3, States = { 78 79 80 }
  Pipeline-4 : II = 1, D = 3, States = { 93 94 95 }
  Pipeline-5 : II = 1, D = 3, States = { 98 99 100 }
  Pipeline-6 : II = 6, D = 18, States = { 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 }
  Pipeline-7 : II = 1, D = 3, States = { 157 158 159 }
  Pipeline-8 : II = 1, D = 3, States = { 172 173 174 }
  Pipeline-9 : II = 1, D = 3, States = { 181 182 183 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 19 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 4 
19 --> 65 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 44 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 43 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 26 
44 --> 45 
45 --> 46 
46 --> 47 64 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 63 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 46 
64 --> 65 
65 --> 66 82 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 81 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 81 79 
79 --> 80 
80 --> 78 
81 --> 64 
82 --> 83 97 146 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 96 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 96 94 
94 --> 95 
95 --> 93 
96 --> 82 
97 --> 98 
98 --> 101 99 
99 --> 100 
100 --> 98 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 138 109 
109 --> 110 113 108 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 109 
114 --> 115 
115 --> 116 
116 --> 133 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 115 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 113 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 165 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 164 
156 --> 157 
157 --> 160 158 
158 --> 159 
159 --> 157 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 144 
165 --> 166 180 188 
166 --> 167 
167 --> 168 
168 --> 169 179 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 175 173 
173 --> 174 
174 --> 172 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 165 
180 --> 181 
181 --> 184 182 
182 --> 183 
183 --> 181 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 189 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 190 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 191 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 192 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r"   --->   Operation 193 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 194 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 194 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 195 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 195 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 196 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 196 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 197 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 197 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 198 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 198 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 199 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 199 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 200 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 200 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 201 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 201 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 202 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 202 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%xbuf = alloca i32 1" [conv_bckwd/main.cpp:33]   --->   Operation 203 'alloca' 'xbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%wbuf = alloca i32 1" [conv_bckwd/main.cpp:34]   --->   Operation 204 'alloca' 'wbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%dybuf = alloca i32 1" [conv_bckwd/main.cpp:35]   --->   Operation 205 'alloca' 'dybuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%dxbuf = alloca i32 1" [conv_bckwd/main.cpp:77]   --->   Operation 206 'alloca' 'dxbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%dwbuf = alloca i32 1" [conv_bckwd/main.cpp:78]   --->   Operation 207 'alloca' 'dwbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%dbbuf = alloca i32 1" [conv_bckwd/main.cpp:79]   --->   Operation 208 'alloca' 'dbbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %W_read" [conv_bckwd/main.cpp:37]   --->   Operation 209 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i32 %H_read" [conv_bckwd/main.cpp:37]   --->   Operation 210 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%empty = trunc i32 %C_read"   --->   Operation 211 'trunc' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 212 [2/2] (6.91ns)   --->   "%empty_46 = mul i30 %trunc_ln37, i30 %trunc_ln37_1" [conv_bckwd/main.cpp:37]   --->   Operation 212 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 213 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %H_read"   --->   Operation 214 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 215 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22"   --->   Operation 216 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 200, void @empty_33, void @empty_32, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_34, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_37, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_38, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_39, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_30, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (2.47ns)   --->   "%cmp2176 = icmp_sgt  i32 %W_read, i32 0"   --->   Operation 252 'icmp' 'cmp2176' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/2] (6.91ns)   --->   "%empty_46 = mul i30 %trunc_ln37, i30 %trunc_ln37_1" [conv_bckwd/main.cpp:37]   --->   Operation 253 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 254 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [conv_bckwd/main.cpp:37]   --->   Operation 255 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph189, i64 %add_ln37_1, void %._crit_edge180" [conv_bckwd/main.cpp:37]   --->   Operation 256 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph189, i32 %select_ln37_1, void %._crit_edge180" [conv_bckwd/main.cpp:37]   --->   Operation 257 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph189, i32 %add_ln38, void %._crit_edge180" [conv_bckwd/main.cpp:38]   --->   Operation 258 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (3.52ns)   --->   "%add_ln37_1 = add i64 %indvar_flatten, i64 1" [conv_bckwd/main.cpp:37]   --->   Operation 259 'add' 'add_ln37_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (2.77ns)   --->   "%icmp_ln37 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_bckwd/main.cpp:37]   --->   Operation 260 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge185.loopexit, void %._crit_edge190.loopexit" [conv_bckwd/main.cpp:37]   --->   Operation 261 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %i, i32 1" [conv_bckwd/main.cpp:37]   --->   Operation 262 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %j, i32 %H_read" [conv_bckwd/main.cpp:38]   --->   Operation 263 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.69ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i32 0, i32 %j" [conv_bckwd/main.cpp:37]   --->   Operation 264 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.69ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i32 %add_ln37, i32 %i" [conv_bckwd/main.cpp:37]   --->   Operation 265 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i32 %select_ln37_1" [conv_bckwd/main.cpp:37]   --->   Operation 266 'trunc' 'trunc_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i32 %select_ln37_1" [conv_bckwd/main.cpp:37]   --->   Operation 267 'trunc' 'trunc_ln37_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %select_ln37" [conv_bckwd/main.cpp:38]   --->   Operation 268 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_sgt  i32 %F_read, i32 0" [conv_bckwd/main.cpp:47]   --->   Operation 269 'icmp' 'icmp_ln47' <Predicate = (icmp_ln37)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %._crit_edge175.thread, void %.lr.ph174" [conv_bckwd/main.cpp:47]   --->   Operation 270 'br' 'br_ln47' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %FH_read"   --->   Operation 271 'zext' 'cast3' <Predicate = (icmp_ln37 & icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 272 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 272 'mul' 'bound4' <Predicate = (icmp_ln37 & icmp_ln47)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 273 [2/2] (6.91ns)   --->   "%mul_ln37 = mul i30 %trunc_ln37_2, i30 %empty_46" [conv_bckwd/main.cpp:37]   --->   Operation 273 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [2/2] (6.91ns)   --->   "%empty_49 = mul i30 %trunc_ln38, i30 %trunc_ln37" [conv_bckwd/main.cpp:38]   --->   Operation 274 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 275 [1/2] (6.91ns)   --->   "%mul_ln37 = mul i30 %trunc_ln37_2, i30 %empty_46" [conv_bckwd/main.cpp:37]   --->   Operation 275 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/2] (6.91ns)   --->   "%empty_49 = mul i30 %trunc_ln38, i30 %trunc_ln37" [conv_bckwd/main.cpp:38]   --->   Operation 276 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.04>
ST_7 : Operation 277 [1/1] (2.49ns)   --->   "%empty_50 = add i30 %empty_49, i30 %mul_ln37" [conv_bckwd/main.cpp:38]   --->   Operation 277 'add' 'empty_50' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_50, i2 0" [conv_bckwd/main.cpp:38]   --->   Operation 278 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_1, i32 %x_read" [conv_bckwd/main.cpp:38]   --->   Operation 279 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"   --->   Operation 280 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %trunc_ln37_3" [conv_bckwd/main.cpp:40]   --->   Operation 281 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (4.17ns)   --->   "%mul_ln40 = mul i11 %zext_ln40, i11 100" [conv_bckwd/main.cpp:40]   --->   Operation 282 'mul' 'mul_ln40' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i11 %mul_ln40" [conv_bckwd/main.cpp:38]   --->   Operation 283 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_bckwd/main.cpp:38]   --->   Operation 284 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp2176, void %._crit_edge180, void %.lr.ph179" [conv_bckwd/main.cpp:39]   --->   Operation 285 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_51, i32 2, i32 31" [conv_bckwd/main.cpp:39]   --->   Operation 286 'partselect' 'trunc_ln3' <Predicate = (cmp2176)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln3" [conv_bckwd/main.cpp:39]   --->   Operation 287 'sext' 'sext_ln39' <Predicate = (cmp2176)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln39" [conv_bckwd/main.cpp:39]   --->   Operation 288 'getelementptr' 'gmem_addr' <Predicate = (cmp2176)> <Delay = 0.00>
ST_8 : Operation 289 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 289 'readreq' 'empty_47' <Predicate = (cmp2176)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 290 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 290 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 291 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 291 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 292 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 292 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %select_ln37" [conv_bckwd/main.cpp:40]   --->   Operation 293 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i10 %trunc_ln40" [conv_bckwd/main.cpp:40]   --->   Operation 294 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39)   --->   "%add_ln40 = add i12 %zext_ln38, i12 %zext_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 295 'add' 'add_ln40' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 296 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39)   --->   "%zext_ln39 = zext i12 %add_ln40" [conv_bckwd/main.cpp:39]   --->   Operation 296 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39 = mul i17 %zext_ln39, i17 100" [conv_bckwd/main.cpp:39]   --->   Operation 297 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 298 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 298 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 299 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39 = mul i17 %zext_ln39, i17 100" [conv_bckwd/main.cpp:39]   --->   Operation 299 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 300 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 300 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 301 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39 = mul i17 %zext_ln39, i17 100" [conv_bckwd/main.cpp:39]   --->   Operation 301 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 302 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 302 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 303 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39 = mul i17 %zext_ln39, i17 100" [conv_bckwd/main.cpp:39]   --->   Operation 303 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [conv_bckwd/main.cpp:39]   --->   Operation 304 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%k = phi i31 %add_ln39, void %.split72, i31 0, void %.lr.ph179" [conv_bckwd/main.cpp:39]   --->   Operation 305 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %k, i31 1" [conv_bckwd/main.cpp:39]   --->   Operation 306 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k" [conv_bckwd/main.cpp:39]   --->   Operation 307 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %k_cast, i32 %W_read" [conv_bckwd/main.cpp:39]   --->   Operation 309 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 310 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split72, void %._crit_edge180.loopexit" [conv_bckwd/main.cpp:39]   --->   Operation 311 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i31 %k" [conv_bckwd/main.cpp:40]   --->   Operation 312 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (2.10ns)   --->   "%add_ln40_1 = add i17 %mul_ln39, i17 %trunc_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 313 'add' 'add_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 314 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [conv_bckwd/main.cpp:40]   --->   Operation 314 'read' 'gmem_addr_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_bckwd/main.cpp:39]   --->   Operation 315 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %gmem_addr_read" [conv_bckwd/main.cpp:40]   --->   Operation 316 'bitcast' 'bitcast_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i17 %add_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 317 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%xbuf_addr = getelementptr i32 %xbuf, i32 0, i32 %zext_ln40_2" [conv_bckwd/main.cpp:40]   --->   Operation 318 'getelementptr' 'xbuf_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i17 %xbuf_addr" [conv_bckwd/main.cpp:40]   --->   Operation 319 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 320 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 2.55>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge180"   --->   Operation 321 'br' 'br_ln0' <Predicate = (cmp2176)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %select_ln37, i32 1" [conv_bckwd/main.cpp:38]   --->   Operation 322 'add' 'add_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 323 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 4.37>
ST_19 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:60]   --->   Operation 324 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 325 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln60_1 = sub i32 %add_ln60, i32 %FW_read" [conv_bckwd/main.cpp:60]   --->   Operation 325 'sub' 'sub_ln60_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 326 [1/1] (1.58ns)   --->   "%br_ln66 = br void %._crit_edge140" [conv_bckwd/main.cpp:66]   --->   Operation 326 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 20 <SV = 4> <Delay = 6.91>
ST_20 : Operation 327 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 327 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 6.97>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%empty_52 = trunc i32 %F_read"   --->   Operation 328 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%cast13 = zext i31 %empty_52"   --->   Operation 329 'zext' 'cast13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%cast14 = zext i64 %bound4"   --->   Operation 330 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [5/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 331 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.97>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %FW_read" [conv_bckwd/main.cpp:47]   --->   Operation 332 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %FH_read" [conv_bckwd/main.cpp:47]   --->   Operation 333 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [2/2] (6.91ns)   --->   "%empty_53 = mul i30 %trunc_ln47, i30 %trunc_ln47_1" [conv_bckwd/main.cpp:47]   --->   Operation 334 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [4/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 335 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.97>
ST_23 : Operation 336 [1/2] (6.91ns)   --->   "%empty_53 = mul i30 %trunc_ln47, i30 %trunc_ln47_1" [conv_bckwd/main.cpp:47]   --->   Operation 336 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [3/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 337 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 6.97>
ST_24 : Operation 338 [2/2] (6.91ns)   --->   "%empty_54 = mul i30 %empty_53, i30 %empty" [conv_bckwd/main.cpp:47]   --->   Operation 338 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [2/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 339 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.97>
ST_25 : Operation 340 [1/1] (2.47ns)   --->   "%cmp20156 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 340 'icmp' 'cmp20156' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/2] (6.91ns)   --->   "%empty_54 = mul i30 %empty_53, i30 %empty" [conv_bckwd/main.cpp:47]   --->   Operation 341 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 342 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:49]   --->   Operation 343 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 344 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [conv_bckwd/main.cpp:47]   --->   Operation 344 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph174, i32 %select_ln48_3, void %._crit_edge160" [conv_bckwd/main.cpp:48]   --->   Operation 345 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %j_1" [conv_bckwd/main.cpp:48]   --->   Operation 346 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [2/2] (6.91ns)   --->   "%empty_55 = mul i30 %trunc_ln48, i30 %empty_53" [conv_bckwd/main.cpp:48]   --->   Operation 347 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %j_1" [conv_bckwd/main.cpp:51]   --->   Operation 348 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i95 0, void %.lr.ph174, i95 %add_ln47_1, void %._crit_edge160" [conv_bckwd/main.cpp:47]   --->   Operation 349 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph174, i31 %select_ln47_1, void %._crit_edge160" [conv_bckwd/main.cpp:47]   --->   Operation 350 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i64 0, void %.lr.ph174, i64 %select_ln48_4, void %._crit_edge160" [conv_bckwd/main.cpp:48]   --->   Operation 351 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph174, i32 %add_ln49, void %._crit_edge160" [conv_bckwd/main.cpp:49]   --->   Operation 352 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 353 [1/1] (4.40ns)   --->   "%add_ln47_1 = add i95 %indvar_flatten33, i95 1" [conv_bckwd/main.cpp:47]   --->   Operation 353 'add' 'add_ln47_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 354 [1/2] (6.91ns)   --->   "%empty_55 = mul i30 %trunc_ln48, i30 %empty_53" [conv_bckwd/main.cpp:48]   --->   Operation 354 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 355 [1/1] (3.11ns)   --->   "%icmp_ln47_1 = icmp_eq  i95 %indvar_flatten33, i95 %bound15" [conv_bckwd/main.cpp:47]   --->   Operation 355 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_1, void %._crit_edge170.loopexit, void %._crit_edge175" [conv_bckwd/main.cpp:47]   --->   Operation 356 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (2.77ns)   --->   "%icmp_ln48 = icmp_eq  i64 %indvar_flatten10, i64 %bound4" [conv_bckwd/main.cpp:48]   --->   Operation 357 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln47_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:66]   --->   Operation 358 'add' 'add_ln66_1' <Predicate = (icmp_ln47_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 359 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln66_1 = sub i32 %add_ln66_1, i32 %FH_read" [conv_bckwd/main.cpp:66]   --->   Operation 359 'sub' 'sub_ln66_1' <Predicate = (icmp_ln47_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %sub_ln66_1" [conv_bckwd/main.cpp:66]   --->   Operation 360 'trunc' 'empty_61' <Predicate = (icmp_ln47_1)> <Delay = 0.00>

State 28 <SV = 12> <Delay = 7.04>
ST_28 : Operation 361 [1/1] (2.52ns)   --->   "%add_ln47 = add i31 %i_1, i31 1" [conv_bckwd/main.cpp:47]   --->   Operation 361 'add' 'add_ln47' <Predicate = (icmp_ln48)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.69ns)   --->   "%select_ln47 = select i1 %icmp_ln48, i32 0, i32 %j_1" [conv_bckwd/main.cpp:47]   --->   Operation 362 'select' 'select_ln47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (0.73ns)   --->   "%select_ln47_1 = select i1 %icmp_ln48, i31 %add_ln47, i31 %i_1" [conv_bckwd/main.cpp:47]   --->   Operation 363 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i31 %select_ln47_1" [conv_bckwd/main.cpp:47]   --->   Operation 364 'trunc' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i31 %select_ln47_1" [conv_bckwd/main.cpp:51]   --->   Operation 365 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln51_1, i3 0" [conv_bckwd/main.cpp:51]   --->   Operation 366 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %tmp_3" [conv_bckwd/main.cpp:51]   --->   Operation 367 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln51_1, i1 0" [conv_bckwd/main.cpp:51]   --->   Operation 368 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i5 %tmp_5" [conv_bckwd/main.cpp:51]   --->   Operation 369 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (1.87ns)   --->   "%add_ln51 = add i8 %zext_ln51, i8 %zext_ln51_1" [conv_bckwd/main.cpp:51]   --->   Operation 370 'add' 'add_ln51' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln48 = zext i8 %add_ln51" [conv_bckwd/main.cpp:48]   --->   Operation 371 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln47_3 = select i1 %icmp_ln48, i7 0, i7 %trunc_ln51" [conv_bckwd/main.cpp:47]   --->   Operation 372 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 373 [1/1] (2.47ns)   --->   "%icmp_ln49_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_bckwd/main.cpp:49]   --->   Operation 373 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 374 [1/1] (0.99ns)   --->   "%select_ln47_4 = select i1 %icmp_ln48, i1 %icmp_ln49, i1 %icmp_ln49_1" [conv_bckwd/main.cpp:47]   --->   Operation 374 'select' 'select_ln47_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 375 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %select_ln47, i32 1" [conv_bckwd/main.cpp:48]   --->   Operation 375 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln48)   --->   "%or_ln48 = or i1 %select_ln47_4, i1 %icmp_ln48" [conv_bckwd/main.cpp:48]   --->   Operation 376 'or' 'or_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln48 = select i1 %or_ln48, i32 0, i32 %k_1" [conv_bckwd/main.cpp:48]   --->   Operation 377 'select' 'select_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %add_ln48" [conv_bckwd/main.cpp:48]   --->   Operation 378 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%trunc_ln51_2 = trunc i32 %add_ln48" [conv_bckwd/main.cpp:51]   --->   Operation 379 'trunc' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln48_2 = select i1 %select_ln47_4, i7 %trunc_ln51_2, i7 %select_ln47_3" [conv_bckwd/main.cpp:48]   --->   Operation 380 'select' 'select_ln48_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln51_2 = zext i7 %select_ln48_2" [conv_bckwd/main.cpp:51]   --->   Operation 381 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln51_1 = add i9 %zext_ln48, i9 %zext_ln51_2" [conv_bckwd/main.cpp:51]   --->   Operation 382 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (0.69ns)   --->   "%select_ln48_3 = select i1 %select_ln47_4, i32 %add_ln48, i32 %select_ln47" [conv_bckwd/main.cpp:48]   --->   Operation 383 'select' 'select_ln48_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %select_ln48" [conv_bckwd/main.cpp:49]   --->   Operation 384 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.91>
ST_29 : Operation 385 [2/2] (6.91ns)   --->   "%mul_ln47 = mul i30 %trunc_ln47_2, i30 %empty_54" [conv_bckwd/main.cpp:47]   --->   Operation 385 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 386 [2/2] (6.91ns)   --->   "%p_mid18 = mul i30 %trunc_ln48_1, i30 %empty_53" [conv_bckwd/main.cpp:48]   --->   Operation 386 'mul' 'p_mid18' <Predicate = (select_ln47_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 387 [2/2] (6.91ns)   --->   "%empty_58 = mul i30 %trunc_ln49, i30 %trunc_ln47" [conv_bckwd/main.cpp:49]   --->   Operation 387 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 6.91>
ST_30 : Operation 388 [1/2] (6.91ns)   --->   "%mul_ln47 = mul i30 %trunc_ln47_2, i30 %empty_54" [conv_bckwd/main.cpp:47]   --->   Operation 388 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 389 [1/2] (6.91ns)   --->   "%p_mid18 = mul i30 %trunc_ln48_1, i30 %empty_53" [conv_bckwd/main.cpp:48]   --->   Operation 389 'mul' 'p_mid18' <Predicate = (select_ln47_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 390 [1/2] (6.91ns)   --->   "%empty_58 = mul i30 %trunc_ln49, i30 %trunc_ln47" [conv_bckwd/main.cpp:49]   --->   Operation 390 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 5.08>
ST_31 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%select_ln47_2 = select i1 %icmp_ln48, i30 0, i30 %empty_55" [conv_bckwd/main.cpp:47]   --->   Operation 391 'select' 'select_ln47_2' <Predicate = (!select_ln47_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 392 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln48_1 = select i1 %select_ln47_4, i30 %p_mid18, i30 %select_ln47_2" [conv_bckwd/main.cpp:48]   --->   Operation 392 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i30 %mul_ln47, i30 %empty_58" [conv_bckwd/main.cpp:47]   --->   Operation 393 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 394 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%empty_59 = add i30 %tmp1, i30 %select_ln48_1" [conv_bckwd/main.cpp:47]   --->   Operation 394 'add' 'empty_59' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 32 <SV = 16> <Delay = 2.55>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_59, i2 0" [conv_bckwd/main.cpp:47]   --->   Operation 395 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (2.55ns)   --->   "%empty_60 = add i32 %tmp_7, i32 %w_read" [conv_bckwd/main.cpp:47]   --->   Operation 396 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 7.30>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6_str"   --->   Operation 397 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_5_VITIS_LOOP_49_6_str"   --->   Operation 398 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i9 %add_ln51_1" [conv_bckwd/main.cpp:51]   --->   Operation 399 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln51_1, i2 0" [conv_bckwd/main.cpp:51]   --->   Operation 400 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i11 %tmp_2" [conv_bckwd/main.cpp:51]   --->   Operation 401 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (1.63ns)   --->   "%add_ln51_2 = add i30 %zext_ln51_4, i30 %zext_ln51_3" [conv_bckwd/main.cpp:51]   --->   Operation 402 'add' 'add_ln51_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 403 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_bckwd/main.cpp:49]   --->   Operation 403 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %cmp20156, void %._crit_edge160, void %.lr.ph159" [conv_bckwd/main.cpp:50]   --->   Operation 404 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_60, i32 2, i32 31" [conv_bckwd/main.cpp:50]   --->   Operation 405 'partselect' 'trunc_ln6' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i30 %trunc_ln6" [conv_bckwd/main.cpp:50]   --->   Operation 406 'sext' 'sext_ln50' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln50" [conv_bckwd/main.cpp:50]   --->   Operation 407 'getelementptr' 'gmem_addr_2' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 408 [7/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 408 'readreq' 'empty_56' <Predicate = (cmp20156)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = trunc i32 %select_ln48" [conv_bckwd/main.cpp:51]   --->   Operation 409 'trunc' 'trunc_ln51_3' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i9 %trunc_ln51_3" [conv_bckwd/main.cpp:51]   --->   Operation 410 'zext' 'zext_ln51_5' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (1.54ns)   --->   "%add_ln51_3 = add i30 %add_ln51_2, i30 %zext_ln51_5" [conv_bckwd/main.cpp:51]   --->   Operation 411 'add' 'add_ln51_3' <Predicate = (cmp20156)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = trunc i30 %add_ln51_3" [conv_bckwd/main.cpp:51]   --->   Operation 412 'trunc' 'trunc_ln51_4' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln51_5 = trunc i30 %add_ln51_3" [conv_bckwd/main.cpp:51]   --->   Operation 413 'trunc' 'trunc_ln51_5' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln51_5, i2 0" [conv_bckwd/main.cpp:51]   --->   Operation 414 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp20156)> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (1.54ns)   --->   "%add_ln51_4 = add i12 %p_shl1_cast, i12 %trunc_ln51_4" [conv_bckwd/main.cpp:51]   --->   Operation 415 'add' 'add_ln51_4' <Predicate = (cmp20156)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 7.30>
ST_34 : Operation 416 [6/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 416 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 19> <Delay = 7.30>
ST_35 : Operation 417 [5/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 417 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 20> <Delay = 7.30>
ST_36 : Operation 418 [4/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 418 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 21> <Delay = 7.30>
ST_37 : Operation 419 [3/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 419 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 22> <Delay = 7.30>
ST_38 : Operation 420 [2/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 420 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 23> <Delay = 7.30>
ST_39 : Operation 421 [1/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 421 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 422 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [conv_bckwd/main.cpp:50]   --->   Operation 422 'br' 'br_ln50' <Predicate = true> <Delay = 1.58>

State 40 <SV = 24> <Delay = 2.52>
ST_40 : Operation 423 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln50, void %.split64, i31 0, void %.lr.ph159" [conv_bckwd/main.cpp:50]   --->   Operation 423 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 424 [1/1] (2.52ns)   --->   "%add_ln50 = add i31 %l, i31 1" [conv_bckwd/main.cpp:50]   --->   Operation 424 'add' 'add_ln50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_bckwd/main.cpp:50]   --->   Operation 425 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 426 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 427 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 427 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 428 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 428 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split64, void %._crit_edge160.loopexit" [conv_bckwd/main.cpp:50]   --->   Operation 429 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln51_6 = trunc i31 %l" [conv_bckwd/main.cpp:51]   --->   Operation 430 'trunc' 'trunc_ln51_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 431 [1/1] (1.54ns)   --->   "%add_ln51_5 = add i12 %add_ln51_4, i12 %trunc_ln51_6" [conv_bckwd/main.cpp:51]   --->   Operation 431 'add' 'add_ln51_5' <Predicate = (!icmp_ln50)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 25> <Delay = 7.30>
ST_41 : Operation 432 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [conv_bckwd/main.cpp:51]   --->   Operation 432 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 26> <Delay = 3.25>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [conv_bckwd/main.cpp:50]   --->   Operation 433 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %gmem_addr_2_read" [conv_bckwd/main.cpp:51]   --->   Operation 434 'bitcast' 'bitcast_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i12 %add_ln51_5" [conv_bckwd/main.cpp:51]   --->   Operation 435 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%wbuf_addr = getelementptr i32 %wbuf, i32 0, i32 %zext_ln51_6" [conv_bckwd/main.cpp:51]   --->   Operation 436 'getelementptr' 'wbuf_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %wbuf_addr" [conv_bckwd/main.cpp:51]   --->   Operation 437 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 5.00>
ST_43 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge160"   --->   Operation 439 'br' 'br_ln0' <Predicate = (cmp20156)> <Delay = 0.00>
ST_43 : Operation 440 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %select_ln48, i32 1" [conv_bckwd/main.cpp:49]   --->   Operation 440 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 441 [1/1] (3.52ns)   --->   "%add_ln48_1 = add i64 %indvar_flatten10, i64 1" [conv_bckwd/main.cpp:48]   --->   Operation 441 'add' 'add_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 442 [1/1] (1.48ns)   --->   "%select_ln48_4 = select i1 %icmp_ln48, i64 1, i64 %add_ln48_1" [conv_bckwd/main.cpp:48]   --->   Operation 442 'select' 'select_ln48_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 443 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 12> <Delay = 6.91>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %empty_52" [conv_bckwd/main.cpp:60]   --->   Operation 444 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %sub_ln66_1" [conv_bckwd/main.cpp:60]   --->   Operation 445 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 446 [2/2] (6.91ns)   --->   "%mul_ln60 = mul i63 %zext_ln60, i63 %zext_ln60_1" [conv_bckwd/main.cpp:60]   --->   Operation 446 'mul' 'mul_ln60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 6.91>
ST_45 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i32 %W_read, i32 %FW_read" [conv_bckwd/main.cpp:60]   --->   Operation 447 'sub' 'sub_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 448 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outW = add i32 %sub_ln60, i32 1" [conv_bckwd/main.cpp:60]   --->   Operation 448 'add' 'outW' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 449 [1/1] (2.47ns)   --->   "%cmp52141 = icmp_sgt  i32 %outW, i32 0" [conv_bckwd/main.cpp:60]   --->   Operation 449 'icmp' 'cmp52141' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:66]   --->   Operation 450 'add' 'add_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 451 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66, i32 %FW_read" [conv_bckwd/main.cpp:66]   --->   Operation 451 'sub' 'sub_ln66' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 452 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %sub_ln66" [conv_bckwd/main.cpp:66]   --->   Operation 452 'trunc' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 453 [1/2] (6.91ns)   --->   "%mul_ln60 = mul i63 %zext_ln60, i63 %zext_ln60_1" [conv_bckwd/main.cpp:60]   --->   Operation 453 'mul' 'mul_ln60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 454 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [conv_bckwd/main.cpp:66]   --->   Operation 454 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 46 <SV = 14> <Delay = 3.49>
ST_46 : Operation 455 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i63 0, void %._crit_edge175, i63 %add_ln66_3, void %._crit_edge145" [conv_bckwd/main.cpp:66]   --->   Operation 455 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 456 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %._crit_edge175, i31 %select_ln66_1, void %._crit_edge145" [conv_bckwd/main.cpp:66]   --->   Operation 456 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 457 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %._crit_edge175, i32 %add_ln67, void %._crit_edge145" [conv_bckwd/main.cpp:67]   --->   Operation 457 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 458 [1/1] (3.49ns)   --->   "%add_ln66_3 = add i63 %indvar_flatten44, i63 1" [conv_bckwd/main.cpp:66]   --->   Operation 458 'add' 'add_ln66_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 459 [1/1] (2.78ns)   --->   "%icmp_ln66 = icmp_eq  i63 %indvar_flatten44, i63 %mul_ln60" [conv_bckwd/main.cpp:66]   --->   Operation 459 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %._crit_edge150.loopexit, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:66]   --->   Operation 460 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 461 [1/1] (2.52ns)   --->   "%add_ln66_2 = add i31 %i_2, i31 1" [conv_bckwd/main.cpp:66]   --->   Operation 461 'add' 'add_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 462 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_eq  i32 %j_2, i32 %sub_ln66_1" [conv_bckwd/main.cpp:67]   --->   Operation 462 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 463 [1/1] (0.73ns)   --->   "%select_ln66_1 = select i1 %icmp_ln67, i31 %add_ln66_2, i31 %i_2" [conv_bckwd/main.cpp:66]   --->   Operation 463 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i31 %select_ln66_1" [conv_bckwd/main.cpp:66]   --->   Operation 464 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_46 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i31 %select_ln66_1" [conv_bckwd/main.cpp:66]   --->   Operation 465 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_46 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln82 = br void %.lr.ph139.preheader" [conv_bckwd/main.cpp:82]   --->   Operation 466 'br' 'br_ln82' <Predicate = (icmp_ln66)> <Delay = 1.58>

State 47 <SV = 15> <Delay = 6.91>
ST_47 : Operation 467 [2/2] (6.91ns)   --->   "%mul_ln66 = mul i30 %trunc_ln66, i30 %empty_61" [conv_bckwd/main.cpp:66]   --->   Operation 467 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 6.91>
ST_48 : Operation 468 [1/2] (6.91ns)   --->   "%mul_ln66 = mul i30 %trunc_ln66, i30 %empty_61" [conv_bckwd/main.cpp:66]   --->   Operation 468 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 3.19>
ST_49 : Operation 469 [1/1] (0.69ns)   --->   "%select_ln66 = select i1 %icmp_ln67, i32 0, i32 %j_2" [conv_bckwd/main.cpp:66]   --->   Operation 469 'select' 'select_ln66' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %select_ln66" [conv_bckwd/main.cpp:67]   --->   Operation 470 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 471 [1/1] (2.49ns)   --->   "%tmp = add i30 %trunc_ln67, i30 %mul_ln66" [conv_bckwd/main.cpp:67]   --->   Operation 471 'add' 'tmp' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 6.91>
ST_50 : Operation 472 [2/2] (6.91ns)   --->   "%empty_64 = mul i30 %empty_62, i30 %tmp" [conv_bckwd/main.cpp:66]   --->   Operation 472 'mul' 'empty_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 6.91>
ST_51 : Operation 473 [1/2] (6.91ns)   --->   "%empty_64 = mul i30 %empty_62, i30 %tmp" [conv_bckwd/main.cpp:66]   --->   Operation 473 'mul' 'empty_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 2.55>
ST_52 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_64, i2 0" [conv_bckwd/main.cpp:66]   --->   Operation 474 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 475 [1/1] (2.55ns)   --->   "%empty_65 = add i32 %tmp_9, i32 %dy_read" [conv_bckwd/main.cpp:66]   --->   Operation 475 'add' 'empty_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 7.30>
ST_53 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_66_8_VITIS_LOOP_67_9_str"   --->   Operation 476 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %trunc_ln66_1" [conv_bckwd/main.cpp:69]   --->   Operation 477 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 478 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i11 %zext_ln69, i11 100" [conv_bckwd/main.cpp:69]   --->   Operation 478 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i11 %mul_ln69" [conv_bckwd/main.cpp:67]   --->   Operation 479 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_bckwd/main.cpp:67]   --->   Operation 480 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %cmp52141, void %._crit_edge145, void %.lr.ph144" [conv_bckwd/main.cpp:68]   --->   Operation 481 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_65, i32 2, i32 31" [conv_bckwd/main.cpp:68]   --->   Operation 482 'partselect' 'trunc_ln9' <Predicate = (cmp52141)> <Delay = 0.00>
ST_53 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i30 %trunc_ln9" [conv_bckwd/main.cpp:68]   --->   Operation 483 'sext' 'sext_ln68' <Predicate = (cmp52141)> <Delay = 0.00>
ST_53 : Operation 484 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln68" [conv_bckwd/main.cpp:68]   --->   Operation 484 'getelementptr' 'gmem_addr_1' <Predicate = (cmp52141)> <Delay = 0.00>
ST_53 : Operation 485 [7/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 485 'readreq' 'empty_63' <Predicate = (cmp52141)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 22> <Delay = 7.30>
ST_54 : Operation 486 [6/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 486 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 487 [5/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 487 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 24> <Delay = 7.30>
ST_56 : Operation 488 [4/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 488 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %select_ln66" [conv_bckwd/main.cpp:69]   --->   Operation 489 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i10 %trunc_ln69" [conv_bckwd/main.cpp:69]   --->   Operation 490 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 491 [1/1] (2.25ns) (grouped into DSP with root node mul_ln68)   --->   "%add_ln69 = add i12 %zext_ln67, i12 %zext_ln69_1" [conv_bckwd/main.cpp:69]   --->   Operation 491 'add' 'add_ln69' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 492 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68)   --->   "%zext_ln68 = zext i12 %add_ln69" [conv_bckwd/main.cpp:68]   --->   Operation 492 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 493 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln68 = mul i17 %zext_ln68, i17 100" [conv_bckwd/main.cpp:68]   --->   Operation 493 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 25> <Delay = 7.30>
ST_57 : Operation 494 [3/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 494 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 495 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln68 = mul i17 %zext_ln68, i17 100" [conv_bckwd/main.cpp:68]   --->   Operation 495 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 496 [2/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 496 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 497 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln68 = mul i17 %zext_ln68, i17 100" [conv_bckwd/main.cpp:68]   --->   Operation 497 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 27> <Delay = 7.30>
ST_59 : Operation 498 [1/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 498 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 499 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln68 = mul i17 %zext_ln68, i17 100" [conv_bckwd/main.cpp:68]   --->   Operation 499 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 500 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [conv_bckwd/main.cpp:68]   --->   Operation 500 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 60 <SV = 28> <Delay = 2.55>
ST_60 : Operation 501 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln68, void %.split58, i32 0, void %.lr.ph144" [conv_bckwd/main.cpp:68]   --->   Operation 501 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 502 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %k_2, i32 1" [conv_bckwd/main.cpp:68]   --->   Operation 502 'add' 'add_ln68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 503 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 503 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 504 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i32 %k_2, i32 %sub_ln66" [conv_bckwd/main.cpp:68]   --->   Operation 504 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split58, void %._crit_edge145.loopexit" [conv_bckwd/main.cpp:68]   --->   Operation 505 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %k_2" [conv_bckwd/main.cpp:69]   --->   Operation 506 'trunc' 'trunc_ln69_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_60 : Operation 507 [1/1] (2.10ns)   --->   "%add_ln69_1 = add i17 %mul_ln68, i17 %trunc_ln69_1" [conv_bckwd/main.cpp:69]   --->   Operation 507 'add' 'add_ln69_1' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 29> <Delay = 7.30>
ST_61 : Operation 508 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [conv_bckwd/main.cpp:69]   --->   Operation 508 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln68)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 30> <Delay = 3.25>
ST_62 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_bckwd/main.cpp:68]   --->   Operation 509 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_62 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %gmem_addr_1_read" [conv_bckwd/main.cpp:69]   --->   Operation 510 'bitcast' 'bitcast_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_62 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i17 %add_ln69_1" [conv_bckwd/main.cpp:69]   --->   Operation 511 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_62 : Operation 512 [1/1] (0.00ns)   --->   "%dybuf_addr = getelementptr i32 %dybuf, i32 0, i32 %zext_ln69_2" [conv_bckwd/main.cpp:69]   --->   Operation 512 'getelementptr' 'dybuf_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_62 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %bitcast_ln69, i17 %dybuf_addr" [conv_bckwd/main.cpp:69]   --->   Operation 513 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_62 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 514 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 63 <SV = 29> <Delay = 2.55>
ST_63 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge145"   --->   Operation 515 'br' 'br_ln0' <Predicate = (cmp52141)> <Delay = 0.00>
ST_63 : Operation 516 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %select_ln66, i32 1" [conv_bckwd/main.cpp:67]   --->   Operation 516 'add' 'add_ln67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 517 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 64 <SV = 15> <Delay = 6.91>
ST_64 : Operation 518 [1/1] (0.00ns)   --->   "%indvar_flatten78 = phi i95 %add_ln82_1, void %._crit_edge125, i95 0, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:82]   --->   Operation 518 'phi' 'indvar_flatten78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 519 [1/1] (0.00ns)   --->   "%j_3 = phi i32 %select_ln83_3, void %._crit_edge125, i32 0, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:83]   --->   Operation 519 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 520 [1/1] (4.40ns)   --->   "%add_ln82_1 = add i95 %indvar_flatten78, i95 1" [conv_bckwd/main.cpp:82]   --->   Operation 520 'add' 'add_ln82_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %j_3" [conv_bckwd/main.cpp:83]   --->   Operation 521 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 522 [2/2] (6.91ns)   --->   "%empty_66 = mul i30 %trunc_ln83, i30 %empty_53" [conv_bckwd/main.cpp:83]   --->   Operation 522 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %j_3" [conv_bckwd/main.cpp:86]   --->   Operation 523 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 524 [1/1] (3.11ns)   --->   "%icmp_ln82 = icmp_eq  i95 %indvar_flatten78, i95 %bound15" [conv_bckwd/main.cpp:82]   --->   Operation 524 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 6.91>
ST_65 : Operation 525 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %select_ln82_1, void %._crit_edge125, i31 0, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:82]   --->   Operation 525 'phi' 'i_3' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_65 : Operation 526 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i64 %select_ln83_4, void %._crit_edge125, i64 0, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:83]   --->   Operation 526 'phi' 'indvar_flatten55' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_65 : Operation 527 [1/1] (0.00ns)   --->   "%k_3 = phi i32 %add_ln84, void %._crit_edge125, i32 0, void %.lr.ph139.preheader.preheader" [conv_bckwd/main.cpp:84]   --->   Operation 527 'phi' 'k_3' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_65 : Operation 528 [1/2] (6.91ns)   --->   "%empty_66 = mul i30 %trunc_ln83, i30 %empty_53" [conv_bckwd/main.cpp:83]   --->   Operation 528 'mul' 'empty_66' <Predicate = (icmp_ln47)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %._crit_edge135.loopexit, void %._crit_edge140.loopexit" [conv_bckwd/main.cpp:82]   --->   Operation 529 'br' 'br_ln82' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_65 : Operation 530 [1/1] (2.52ns)   --->   "%add_ln82 = add i31 %i_3, i31 1" [conv_bckwd/main.cpp:82]   --->   Operation 530 'add' 'add_ln82' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 531 [1/1] (2.77ns)   --->   "%icmp_ln83 = icmp_eq  i64 %indvar_flatten55, i64 %bound4" [conv_bckwd/main.cpp:83]   --->   Operation 531 'icmp' 'icmp_ln83' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 532 [1/1] (0.73ns)   --->   "%select_ln82_1 = select i1 %icmp_ln83, i31 %add_ln82, i31 %i_3" [conv_bckwd/main.cpp:82]   --->   Operation 532 'select' 'select_ln82_1' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %select_ln82_1" [conv_bckwd/main.cpp:82]   --->   Operation 533 'trunc' 'trunc_ln82' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.00>
ST_65 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i31 %select_ln82_1" [conv_bckwd/main.cpp:86]   --->   Operation 534 'trunc' 'trunc_ln86_1' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.00>
ST_65 : Operation 535 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_eq  i32 %k_3, i32 %FH_read" [conv_bckwd/main.cpp:84]   --->   Operation 535 'icmp' 'icmp_ln84' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 536 [1/1] (0.99ns)   --->   "%select_ln82_4 = select i1 %icmp_ln83, i1 %icmp_ln49, i1 %icmp_ln84" [conv_bckwd/main.cpp:82]   --->   Operation 536 'select' 'select_ln82_4' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln83 = or i1 %select_ln82_4, i1 %icmp_ln83" [conv_bckwd/main.cpp:83]   --->   Operation 537 'or' 'or_ln83' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %or_ln83, i32 0, i32 %k_3" [conv_bckwd/main.cpp:83]   --->   Operation 538 'select' 'select_ln83' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %select_ln83" [conv_bckwd/main.cpp:84]   --->   Operation 539 'trunc' 'trunc_ln84' <Predicate = (icmp_ln47 & !icmp_ln82)> <Delay = 0.00>
ST_65 : Operation 540 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge140"   --->   Operation 540 'br' 'br_ln0' <Predicate = (icmp_ln47 & icmp_ln82)> <Delay = 1.58>
ST_65 : Operation 541 [1/1] (0.00ns)   --->   "%add46405 = phi i32 %sub_ln60_1, void %._crit_edge175.thread, i32 %outW, void %._crit_edge140.loopexit"   --->   Operation 541 'phi' 'add46405' <Predicate = (icmp_ln82) | (!icmp_ln47)> <Delay = 0.00>
ST_65 : Operation 542 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:59]   --->   Operation 542 'add' 'add_ln59' <Predicate = (icmp_ln82) | (!icmp_ln47)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 543 [1/1] (2.55ns)   --->   "%outH = sub i32 %add_ln59, i32 %FH_read" [conv_bckwd/main.cpp:59]   --->   Operation 543 'sub' 'outH' <Predicate = (icmp_ln82) | (!icmp_ln47)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 544 [1/1] (1.58ns)   --->   "%br_ln92 = br void" [conv_bckwd/main.cpp:92]   --->   Operation 544 'br' 'br_ln92' <Predicate = (icmp_ln82) | (!icmp_ln47)> <Delay = 1.58>

State 66 <SV = 17> <Delay = 6.91>
ST_66 : Operation 545 [1/1] (0.69ns)   --->   "%select_ln82 = select i1 %icmp_ln83, i32 0, i32 %j_3" [conv_bckwd/main.cpp:82]   --->   Operation 545 'select' 'select_ln82' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 546 [2/2] (6.91ns)   --->   "%mul_ln82 = mul i30 %trunc_ln82, i30 %empty_54" [conv_bckwd/main.cpp:82]   --->   Operation 546 'mul' 'mul_ln82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln86_1, i3 0" [conv_bckwd/main.cpp:86]   --->   Operation 547 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %tmp_s" [conv_bckwd/main.cpp:86]   --->   Operation 548 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln86_1, i1 0" [conv_bckwd/main.cpp:86]   --->   Operation 549 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i5 %tmp_4" [conv_bckwd/main.cpp:86]   --->   Operation 550 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 551 [1/1] (1.87ns)   --->   "%add_ln86 = add i8 %zext_ln86, i8 %zext_ln86_1" [conv_bckwd/main.cpp:86]   --->   Operation 551 'add' 'add_ln86' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%zext_ln83 = zext i8 %add_ln86" [conv_bckwd/main.cpp:83]   --->   Operation 552 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%select_ln82_3 = select i1 %icmp_ln83, i7 0, i7 %trunc_ln86" [conv_bckwd/main.cpp:82]   --->   Operation 553 'select' 'select_ln82_3' <Predicate = (!select_ln82_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %select_ln82, i32 1" [conv_bckwd/main.cpp:83]   --->   Operation 554 'add' 'add_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i32 %add_ln83" [conv_bckwd/main.cpp:83]   --->   Operation 555 'trunc' 'trunc_ln83_1' <Predicate = (select_ln82_4)> <Delay = 0.00>
ST_66 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%trunc_ln86_2 = trunc i32 %add_ln83" [conv_bckwd/main.cpp:86]   --->   Operation 556 'trunc' 'trunc_ln86_2' <Predicate = (select_ln82_4)> <Delay = 0.00>
ST_66 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%select_ln83_2 = select i1 %select_ln82_4, i7 %trunc_ln86_2, i7 %select_ln82_3" [conv_bckwd/main.cpp:83]   --->   Operation 557 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%zext_ln86_2 = zext i7 %select_ln83_2" [conv_bckwd/main.cpp:86]   --->   Operation 558 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 559 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln86_1 = add i9 %zext_ln83, i9 %zext_ln86_2" [conv_bckwd/main.cpp:86]   --->   Operation 559 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 560 [1/1] (0.69ns)   --->   "%select_ln83_3 = select i1 %select_ln82_4, i32 %add_ln83, i32 %select_ln82" [conv_bckwd/main.cpp:83]   --->   Operation 560 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 561 [2/2] (6.91ns)   --->   "%empty_69 = mul i30 %trunc_ln84, i30 %trunc_ln47" [conv_bckwd/main.cpp:84]   --->   Operation 561 'mul' 'empty_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 6.91>
ST_67 : Operation 562 [1/2] (6.91ns)   --->   "%mul_ln82 = mul i30 %trunc_ln82, i30 %empty_54" [conv_bckwd/main.cpp:82]   --->   Operation 562 'mul' 'mul_ln82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 563 [2/2] (6.91ns)   --->   "%p_mid153 = mul i30 %trunc_ln83_1, i30 %empty_53" [conv_bckwd/main.cpp:83]   --->   Operation 563 'mul' 'p_mid153' <Predicate = (select_ln82_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 564 [1/2] (6.91ns)   --->   "%empty_69 = mul i30 %trunc_ln84, i30 %trunc_ln47" [conv_bckwd/main.cpp:84]   --->   Operation 564 'mul' 'empty_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 6.91>
ST_68 : Operation 565 [1/2] (6.91ns)   --->   "%p_mid153 = mul i30 %trunc_ln83_1, i30 %empty_53" [conv_bckwd/main.cpp:83]   --->   Operation 565 'mul' 'p_mid153' <Predicate = (select_ln82_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 5.08>
ST_69 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%select_ln82_2 = select i1 %icmp_ln83, i30 0, i30 %empty_66" [conv_bckwd/main.cpp:82]   --->   Operation 566 'select' 'select_ln82_2' <Predicate = (!select_ln82_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 567 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %select_ln82_4, i30 %p_mid153, i30 %select_ln82_2" [conv_bckwd/main.cpp:83]   --->   Operation 567 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i30 %mul_ln82, i30 %empty_69" [conv_bckwd/main.cpp:82]   --->   Operation 568 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 569 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%empty_70 = add i30 %tmp5, i30 %select_ln83_1" [conv_bckwd/main.cpp:82]   --->   Operation 569 'add' 'empty_70' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 70 <SV = 21> <Delay = 4.73>
ST_70 : Operation 570 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_11_VITIS_LOOP_83_12_VITIS_LOOP_84_13_str"   --->   Operation 570 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 571 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_12_VITIS_LOOP_84_13_str"   --->   Operation 571 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i9 %add_ln86_1" [conv_bckwd/main.cpp:86]   --->   Operation 572 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln86_1, i2 0" [conv_bckwd/main.cpp:86]   --->   Operation 573 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i11 %tmp_6" [conv_bckwd/main.cpp:86]   --->   Operation 574 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 575 [1/1] (1.63ns)   --->   "%add_ln86_2 = add i30 %zext_ln86_4, i30 %zext_ln86_3" [conv_bckwd/main.cpp:86]   --->   Operation 575 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv_bckwd/main.cpp:84]   --->   Operation 576 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_70, i2 0" [conv_bckwd/main.cpp:82]   --->   Operation 577 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 578 [1/1] (2.55ns)   --->   "%empty_71 = add i32 %tmp_8, i32 %dw_read" [conv_bckwd/main.cpp:82]   --->   Operation 578 'add' 'empty_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %cmp20156, void %._crit_edge125, void %.lr.ph124" [conv_bckwd/main.cpp:85]   --->   Operation 579 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_71, i32 2, i32 31" [conv_bckwd/main.cpp:85]   --->   Operation 580 'partselect' 'trunc_ln' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln86_3 = trunc i32 %select_ln83" [conv_bckwd/main.cpp:86]   --->   Operation 581 'trunc' 'trunc_ln86_3' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i9 %trunc_ln86_3" [conv_bckwd/main.cpp:86]   --->   Operation 582 'zext' 'zext_ln86_5' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 583 [1/1] (1.54ns)   --->   "%add_ln86_3 = add i30 %add_ln86_2, i30 %zext_ln86_5" [conv_bckwd/main.cpp:86]   --->   Operation 583 'add' 'add_ln86_3' <Predicate = (cmp20156)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln86_4 = trunc i30 %add_ln86_3" [conv_bckwd/main.cpp:86]   --->   Operation 584 'trunc' 'trunc_ln86_4' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln86_5 = trunc i30 %add_ln86_3" [conv_bckwd/main.cpp:86]   --->   Operation 585 'trunc' 'trunc_ln86_5' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 586 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln86_5, i2 0" [conv_bckwd/main.cpp:86]   --->   Operation 586 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp20156)> <Delay = 0.00>
ST_70 : Operation 587 [1/1] (1.54ns)   --->   "%add_ln86_4 = add i12 %p_shl3_cast, i12 %trunc_ln86_4" [conv_bckwd/main.cpp:86]   --->   Operation 587 'add' 'add_ln86_4' <Predicate = (cmp20156)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 7.30>
ST_71 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i30 %trunc_ln" [conv_bckwd/main.cpp:85]   --->   Operation 588 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 589 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %sext_ln85" [conv_bckwd/main.cpp:85]   --->   Operation 589 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 590 [7/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 590 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 23> <Delay = 7.30>
ST_72 : Operation 591 [6/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 591 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 24> <Delay = 7.30>
ST_73 : Operation 592 [5/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 592 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 25> <Delay = 7.30>
ST_74 : Operation 593 [4/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 593 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 26> <Delay = 7.30>
ST_75 : Operation 594 [3/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 594 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 27> <Delay = 7.30>
ST_76 : Operation 595 [2/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 595 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 28> <Delay = 7.30>
ST_77 : Operation 596 [1/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 596 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 597 [1/1] (1.58ns)   --->   "%br_ln85 = br void" [conv_bckwd/main.cpp:85]   --->   Operation 597 'br' 'br_ln85' <Predicate = true> <Delay = 1.58>

State 78 <SV = 29> <Delay = 2.52>
ST_78 : Operation 598 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln85, void %.split50, i31 0, void %.lr.ph124" [conv_bckwd/main.cpp:85]   --->   Operation 598 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 599 [1/1] (2.52ns)   --->   "%add_ln85 = add i31 %l_1, i31 1" [conv_bckwd/main.cpp:85]   --->   Operation 599 'add' 'add_ln85' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 600 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_bckwd/main.cpp:85]   --->   Operation 600 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 601 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 601 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 602 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_bckwd/main.cpp:85]   --->   Operation 602 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 603 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 603 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split50, void %._crit_edge125.loopexit" [conv_bckwd/main.cpp:85]   --->   Operation 604 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln86_6 = trunc i31 %l_1" [conv_bckwd/main.cpp:86]   --->   Operation 605 'trunc' 'trunc_ln86_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_78 : Operation 606 [1/1] (1.54ns)   --->   "%add_ln86_5 = add i12 %add_ln86_4, i12 %trunc_ln86_6" [conv_bckwd/main.cpp:86]   --->   Operation 606 'add' 'add_ln86_5' <Predicate = (!icmp_ln85)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 7.30>
ST_79 : Operation 607 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [conv_bckwd/main.cpp:86]   --->   Operation 607 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 31> <Delay = 3.25>
ST_80 : Operation 608 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [conv_bckwd/main.cpp:85]   --->   Operation 608 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %gmem_addr_4_read" [conv_bckwd/main.cpp:86]   --->   Operation 609 'bitcast' 'bitcast_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln86_6 = zext i12 %add_ln86_5" [conv_bckwd/main.cpp:86]   --->   Operation 610 'zext' 'zext_ln86_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 611 [1/1] (0.00ns)   --->   "%dwbuf_addr = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln86_6" [conv_bckwd/main.cpp:86]   --->   Operation 611 'getelementptr' 'dwbuf_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 612 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86, i12 %dwbuf_addr" [conv_bckwd/main.cpp:86]   --->   Operation 612 'store' 'store_ln86' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_80 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 613 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 81 <SV = 30> <Delay = 5.00>
ST_81 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge125"   --->   Operation 614 'br' 'br_ln0' <Predicate = (cmp20156)> <Delay = 0.00>
ST_81 : Operation 615 [1/1] (2.55ns)   --->   "%add_ln84 = add i32 %select_ln83, i32 1" [conv_bckwd/main.cpp:84]   --->   Operation 615 'add' 'add_ln84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 616 [1/1] (3.52ns)   --->   "%add_ln83_1 = add i64 %indvar_flatten55, i64 1" [conv_bckwd/main.cpp:83]   --->   Operation 616 'add' 'add_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 617 [1/1] (1.48ns)   --->   "%select_ln83_4 = select i1 %icmp_ln83, i64 1, i64 %add_ln83_1" [conv_bckwd/main.cpp:83]   --->   Operation 617 'select' 'select_ln83_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph139.preheader"   --->   Operation 618 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 17> <Delay = 3.52>
ST_82 : Operation 619 [1/1] (0.00ns)   --->   "%indvar_flatten89 = phi i64 0, void %._crit_edge140, i64 %add_ln92_1, void %._crit_edge110" [conv_bckwd/main.cpp:92]   --->   Operation 619 'phi' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 620 [1/1] (0.00ns)   --->   "%i_4 = phi i32 0, void %._crit_edge140, i32 %select_ln92_1, void %._crit_edge110" [conv_bckwd/main.cpp:92]   --->   Operation 620 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 621 [1/1] (0.00ns)   --->   "%j_4 = phi i32 0, void %._crit_edge140, i32 %add_ln93, void %._crit_edge110" [conv_bckwd/main.cpp:93]   --->   Operation 621 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 622 [1/1] (3.52ns)   --->   "%add_ln92_1 = add i64 %indvar_flatten89, i64 1" [conv_bckwd/main.cpp:92]   --->   Operation 622 'add' 'add_ln92_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 623 [1/1] (2.77ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten89, i64 %bound" [conv_bckwd/main.cpp:92]   --->   Operation 623 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge115.loopexit, void %._crit_edge120.loopexit" [conv_bckwd/main.cpp:92]   --->   Operation 624 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 625 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %i_4, i32 1" [conv_bckwd/main.cpp:92]   --->   Operation 625 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 626 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_4, i32 %H_read" [conv_bckwd/main.cpp:93]   --->   Operation 626 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 627 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_4" [conv_bckwd/main.cpp:92]   --->   Operation 627 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 628 [1/1] (0.69ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i32 %add_ln92, i32 %i_4" [conv_bckwd/main.cpp:92]   --->   Operation 628 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %select_ln92_1" [conv_bckwd/main.cpp:92]   --->   Operation 629 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_82 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i32 %select_ln92_1" [conv_bckwd/main.cpp:92]   --->   Operation 630 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_82 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %select_ln92" [conv_bckwd/main.cpp:93]   --->   Operation 631 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_82 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln47, void %._crit_edge70, void %.lr.ph104" [conv_bckwd/main.cpp:101]   --->   Operation 632 'br' 'br_ln101' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 83 <SV = 18> <Delay = 6.91>
ST_83 : Operation 633 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i30 %trunc_ln92, i30 %empty_46" [conv_bckwd/main.cpp:92]   --->   Operation 633 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 634 [2/2] (6.91ns)   --->   "%empty_74 = mul i30 %trunc_ln93, i30 %trunc_ln37" [conv_bckwd/main.cpp:93]   --->   Operation 634 'mul' 'empty_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 19> <Delay = 6.91>
ST_84 : Operation 635 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i30 %trunc_ln92, i30 %empty_46" [conv_bckwd/main.cpp:92]   --->   Operation 635 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 636 [1/2] (6.91ns)   --->   "%empty_74 = mul i30 %trunc_ln93, i30 %trunc_ln37" [conv_bckwd/main.cpp:93]   --->   Operation 636 'mul' 'empty_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 20> <Delay = 5.04>
ST_85 : Operation 637 [1/1] (2.49ns)   --->   "%empty_75 = add i30 %empty_74, i30 %mul_ln92" [conv_bckwd/main.cpp:93]   --->   Operation 637 'add' 'empty_75' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_75, i2 0" [conv_bckwd/main.cpp:93]   --->   Operation 638 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 639 [1/1] (2.55ns)   --->   "%empty_76 = add i32 %tmp_10, i32 %dx_read" [conv_bckwd/main.cpp:93]   --->   Operation 639 'add' 'empty_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 21> <Delay = 7.30>
ST_86 : Operation 640 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_15_VITIS_LOOP_93_16_str"   --->   Operation 640 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %trunc_ln92_1" [conv_bckwd/main.cpp:95]   --->   Operation 641 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 642 [1/1] (4.17ns)   --->   "%mul_ln95 = mul i11 %zext_ln95, i11 100" [conv_bckwd/main.cpp:95]   --->   Operation 642 'mul' 'mul_ln95' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i11 %mul_ln95" [conv_bckwd/main.cpp:93]   --->   Operation 643 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 644 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_bckwd/main.cpp:93]   --->   Operation 644 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %cmp2176, void %._crit_edge110, void %.lr.ph109" [conv_bckwd/main.cpp:94]   --->   Operation 645 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_76, i32 2, i32 31" [conv_bckwd/main.cpp:94]   --->   Operation 646 'partselect' 'trunc_ln2' <Predicate = (cmp2176)> <Delay = 0.00>
ST_86 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i30 %trunc_ln2" [conv_bckwd/main.cpp:94]   --->   Operation 647 'sext' 'sext_ln94' <Predicate = (cmp2176)> <Delay = 0.00>
ST_86 : Operation 648 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %sext_ln94" [conv_bckwd/main.cpp:94]   --->   Operation 648 'getelementptr' 'gmem_addr_5' <Predicate = (cmp2176)> <Delay = 0.00>
ST_86 : Operation 649 [7/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 649 'readreq' 'empty_72' <Predicate = (cmp2176)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 22> <Delay = 7.30>
ST_87 : Operation 650 [6/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 650 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 23> <Delay = 7.30>
ST_88 : Operation 651 [5/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 651 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 24> <Delay = 7.30>
ST_89 : Operation 652 [4/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 652 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %select_ln92" [conv_bckwd/main.cpp:95]   --->   Operation 653 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i10 %trunc_ln95" [conv_bckwd/main.cpp:95]   --->   Operation 654 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 655 [1/1] (2.25ns) (grouped into DSP with root node mul_ln94)   --->   "%add_ln95 = add i12 %zext_ln93, i12 %zext_ln95_1" [conv_bckwd/main.cpp:95]   --->   Operation 655 'add' 'add_ln95' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 656 [1/1] (0.00ns) (grouped into DSP with root node mul_ln94)   --->   "%zext_ln94 = zext i12 %add_ln95" [conv_bckwd/main.cpp:94]   --->   Operation 656 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 657 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln94 = mul i17 %zext_ln94, i17 100" [conv_bckwd/main.cpp:94]   --->   Operation 657 'mul' 'mul_ln94' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 25> <Delay = 7.30>
ST_90 : Operation 658 [3/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 658 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 659 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln94 = mul i17 %zext_ln94, i17 100" [conv_bckwd/main.cpp:94]   --->   Operation 659 'mul' 'mul_ln94' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 26> <Delay = 7.30>
ST_91 : Operation 660 [2/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 660 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 661 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln94 = mul i17 %zext_ln94, i17 100" [conv_bckwd/main.cpp:94]   --->   Operation 661 'mul' 'mul_ln94' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 27> <Delay = 7.30>
ST_92 : Operation 662 [1/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 662 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 663 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln94 = mul i17 %zext_ln94, i17 100" [conv_bckwd/main.cpp:94]   --->   Operation 663 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 664 [1/1] (1.58ns)   --->   "%br_ln94 = br void" [conv_bckwd/main.cpp:94]   --->   Operation 664 'br' 'br_ln94' <Predicate = true> <Delay = 1.58>

State 93 <SV = 28> <Delay = 2.52>
ST_93 : Operation 665 [1/1] (0.00ns)   --->   "%k_4 = phi i31 %add_ln94, void %.split44, i31 0, void %.lr.ph109" [conv_bckwd/main.cpp:94]   --->   Operation 665 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 666 [1/1] (2.52ns)   --->   "%add_ln94 = add i31 %k_4, i31 1" [conv_bckwd/main.cpp:94]   --->   Operation 666 'add' 'add_ln94' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 667 [1/1] (0.00ns)   --->   "%k_4_cast = zext i31 %k_4" [conv_bckwd/main.cpp:94]   --->   Operation 667 'zext' 'k_4_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 668 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 668 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 669 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp_eq  i32 %k_4_cast, i32 %W_read" [conv_bckwd/main.cpp:94]   --->   Operation 669 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 670 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 670 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split44, void %._crit_edge110.loopexit" [conv_bckwd/main.cpp:94]   --->   Operation 671 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i31 %k_4" [conv_bckwd/main.cpp:95]   --->   Operation 672 'trunc' 'trunc_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_93 : Operation 673 [1/1] (2.10ns)   --->   "%add_ln95_1 = add i17 %mul_ln94, i17 %trunc_ln95_1" [conv_bckwd/main.cpp:95]   --->   Operation 673 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 29> <Delay = 7.30>
ST_94 : Operation 674 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [conv_bckwd/main.cpp:95]   --->   Operation 674 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln94)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 30> <Delay = 3.25>
ST_95 : Operation 675 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_bckwd/main.cpp:94]   --->   Operation 675 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_95 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i32 %gmem_addr_5_read" [conv_bckwd/main.cpp:95]   --->   Operation 676 'bitcast' 'bitcast_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_95 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i17 %add_ln95_1" [conv_bckwd/main.cpp:95]   --->   Operation 677 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_95 : Operation 678 [1/1] (0.00ns)   --->   "%dxbuf_addr = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln95_2" [conv_bckwd/main.cpp:95]   --->   Operation 678 'getelementptr' 'dxbuf_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_95 : Operation 679 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %bitcast_ln95, i17 %dxbuf_addr" [conv_bckwd/main.cpp:95]   --->   Operation 679 'store' 'store_ln95' <Predicate = (!icmp_ln94)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_95 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 680 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 2.55>
ST_96 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge110"   --->   Operation 681 'br' 'br_ln0' <Predicate = (cmp2176)> <Delay = 0.00>
ST_96 : Operation 682 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln92, i32 1" [conv_bckwd/main.cpp:93]   --->   Operation 682 'add' 'add_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 683 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 18> <Delay = 7.30>
ST_97 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %F_read" [conv_bckwd/main.cpp:101]   --->   Operation 684 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31" [conv_bckwd/main.cpp:101]   --->   Operation 685 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i30 %trunc_ln1" [conv_bckwd/main.cpp:101]   --->   Operation 686 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 687 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %sext_ln101" [conv_bckwd/main.cpp:101]   --->   Operation 687 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 688 [1/1] (7.30ns)   --->   "%empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %F_read" [conv_bckwd/main.cpp:101]   --->   Operation 688 'writereq' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 689 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [conv_bckwd/main.cpp:101]   --->   Operation 689 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 98 <SV = 19> <Delay = 2.52>
ST_98 : Operation 690 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln101, void %.split42, i31 0, void %.lr.ph104" [conv_bckwd/main.cpp:101]   --->   Operation 690 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 691 [1/1] (2.52ns)   --->   "%add_ln101 = add i31 %i_5, i31 1" [conv_bckwd/main.cpp:101]   --->   Operation 691 'add' 'add_ln101' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 692 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 692 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 693 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_eq  i31 %i_5, i31 %trunc_ln101" [conv_bckwd/main.cpp:101]   --->   Operation 693 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 694 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 694 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split42, void %.lr.ph99" [conv_bckwd/main.cpp:101]   --->   Operation 695 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %i_5" [conv_bckwd/main.cpp:102]   --->   Operation 696 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_98 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %trunc_ln102" [conv_bckwd/main.cpp:102]   --->   Operation 697 'zext' 'zext_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_98 : Operation 698 [1/1] (0.00ns)   --->   "%dbbuf_addr = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln102" [conv_bckwd/main.cpp:102]   --->   Operation 698 'getelementptr' 'dbbuf_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_98 : Operation 699 [2/2] (2.32ns)   --->   "%dbbuf_load = load i4 %dbbuf_addr" [conv_bckwd/main.cpp:102]   --->   Operation 699 'load' 'dbbuf_load' <Predicate = (!icmp_ln101)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 99 <SV = 20> <Delay = 2.32>
ST_99 : Operation 700 [1/2] (2.32ns)   --->   "%dbbuf_load = load i4 %dbbuf_addr" [conv_bckwd/main.cpp:102]   --->   Operation 700 'load' 'dbbuf_load' <Predicate = (!icmp_ln101)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 100 <SV = 21> <Delay = 7.30>
ST_100 : Operation 701 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_bckwd/main.cpp:101]   --->   Operation 701 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_100 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %dbbuf_load" [conv_bckwd/main.cpp:102]   --->   Operation 702 'bitcast' 'bitcast_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_100 : Operation 703 [1/1] (7.30ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %bitcast_ln102, i4 15" [conv_bckwd/main.cpp:102]   --->   Operation 703 'write' 'write_ln102' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 704 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 101 <SV = 20> <Delay = 7.30>
ST_101 : Operation 705 [5/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [conv_bckwd/main.cpp:107]   --->   Operation 705 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 706 [1/1] (2.47ns)   --->   "%cmp13286 = icmp_sgt  i32 %add46405, i32 0" [conv_bckwd/main.cpp:60]   --->   Operation 706 'icmp' 'cmp13286' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 707 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_ne  i32 %add_ln59, i32 %FH_read" [conv_bckwd/main.cpp:108]   --->   Operation 707 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i32 %FH_read" [conv_bckwd/main.cpp:107]   --->   Operation 708 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i32 %FW_read" [conv_bckwd/main.cpp:107]   --->   Operation 709 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 710 [2/2] (6.91ns)   --->   "%mul_ln107 = mul i64 %zext_ln107, i64 %zext_ln107_1" [conv_bckwd/main.cpp:107]   --->   Operation 710 'mul' 'mul_ln107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 21> <Delay = 7.30>
ST_102 : Operation 711 [4/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [conv_bckwd/main.cpp:107]   --->   Operation 711 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 712 [1/2] (6.91ns)   --->   "%mul_ln107 = mul i64 %zext_ln107, i64 %zext_ln107_1" [conv_bckwd/main.cpp:107]   --->   Operation 712 'mul' 'mul_ln107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 22> <Delay = 7.30>
ST_103 : Operation 713 [3/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [conv_bckwd/main.cpp:107]   --->   Operation 713 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i32 %C_read" [conv_bckwd/main.cpp:107]   --->   Operation 714 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i64 %mul_ln107" [conv_bckwd/main.cpp:107]   --->   Operation 715 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 716 [5/5] (6.97ns)   --->   "%mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3" [conv_bckwd/main.cpp:107]   --->   Operation 716 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 23> <Delay = 7.30>
ST_104 : Operation 717 [2/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [conv_bckwd/main.cpp:107]   --->   Operation 717 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 718 [4/5] (6.97ns)   --->   "%mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3" [conv_bckwd/main.cpp:107]   --->   Operation 718 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 24> <Delay = 7.30>
ST_105 : Operation 719 [1/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [conv_bckwd/main.cpp:107]   --->   Operation 719 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 720 [3/5] (6.97ns)   --->   "%mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3" [conv_bckwd/main.cpp:107]   --->   Operation 720 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 25> <Delay = 6.97>
ST_106 : Operation 721 [2/5] (6.97ns)   --->   "%mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3" [conv_bckwd/main.cpp:107]   --->   Operation 721 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 26> <Delay = 6.97>
ST_107 : Operation 722 [1/1] (2.47ns)   --->   "%cmp13091 = icmp_sgt  i32 %outH, i32 0" [conv_bckwd/main.cpp:59]   --->   Operation 722 'icmp' 'cmp13091' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 723 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:107]   --->   Operation 723 'add' 'add_ln107' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 724 [1/1] (2.55ns)   --->   "%sub_ln107 = sub i32 %add_ln107, i32 %FW_read" [conv_bckwd/main.cpp:107]   --->   Operation 724 'sub' 'sub_ln107' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %FH_read" [conv_bckwd/main.cpp:107]   --->   Operation 725 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 726 [1/1] (0.69ns)   --->   "%select_ln108 = select i1 %icmp_ln108, i32 %outH, i32 1" [conv_bckwd/main.cpp:108]   --->   Operation 726 'select' 'select_ln108' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 727 [1/1] (2.47ns)   --->   "%icmp_ln109 = icmp_ne  i32 %add_ln107, i32 %FW_read" [conv_bckwd/main.cpp:109]   --->   Operation 727 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 728 [1/1] (0.69ns)   --->   "%select_ln109 = select i1 %icmp_ln109, i32 %sub_ln107, i32 1" [conv_bckwd/main.cpp:109]   --->   Operation 728 'select' 'select_ln109' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 729 [1/5] (6.97ns)   --->   "%mul_ln107_1 = mul i96 %zext_ln107_2, i96 %zext_ln107_3" [conv_bckwd/main.cpp:107]   --->   Operation 729 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 730 [1/1] (2.47ns)   --->   "%icmp_ln112 = icmp_eq  i32 %FW_read, i32 0" [conv_bckwd/main.cpp:112]   --->   Operation 730 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 731 [1/1] (1.58ns)   --->   "%br_ln107 = br void" [conv_bckwd/main.cpp:107]   --->   Operation 731 'br' 'br_ln107' <Predicate = true> <Delay = 1.58>

State 108 <SV = 27> <Delay = 6.91>
ST_108 : Operation 732 [1/1] (0.00ns)   --->   "%f = phi i31 %add_ln107_1, void %._crit_edge95, i31 0, void %.lr.ph99" [conv_bckwd/main.cpp:107]   --->   Operation 732 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 733 [1/1] (2.52ns)   --->   "%add_ln107_1 = add i31 %f, i31 1" [conv_bckwd/main.cpp:107]   --->   Operation 733 'add' 'add_ln107_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 734 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp_eq  i31 %f, i31 %trunc_ln101" [conv_bckwd/main.cpp:107]   --->   Operation 734 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 735 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 735 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split40, void %.lr.ph69" [conv_bckwd/main.cpp:107]   --->   Operation 736 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 737 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_bckwd/main.cpp:107]   --->   Operation 737 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 738 [1/1] (0.00ns)   --->   "%empty_81 = trunc i31 %f" [conv_bckwd/main.cpp:107]   --->   Operation 738 'trunc' 'empty_81' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 739 [1/1] (0.00ns)   --->   "%f_cast_cast = zext i4 %empty_81" [conv_bckwd/main.cpp:107]   --->   Operation 739 'zext' 'f_cast_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %empty_81" [conv_bckwd/main.cpp:114]   --->   Operation 740 'zext' 'zext_ln114' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_81, i3 0" [conv_bckwd/main.cpp:114]   --->   Operation 741 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i7 %tmp_11" [conv_bckwd/main.cpp:114]   --->   Operation 742 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_81, i1 0" [conv_bckwd/main.cpp:114]   --->   Operation 743 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %tmp_12" [conv_bckwd/main.cpp:114]   --->   Operation 744 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 745 [1/1] (1.87ns)   --->   "%add_ln114 = add i8 %zext_ln114_1, i8 %zext_ln114_2" [conv_bckwd/main.cpp:114]   --->   Operation 745 'add' 'add_ln114' <Predicate = (!icmp_ln107)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 746 [1/1] (0.00ns)   --->   "%add_ln114_cast = zext i8 %add_ln114" [conv_bckwd/main.cpp:114]   --->   Operation 746 'zext' 'add_ln114_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 747 [1/1] (4.17ns)   --->   "%empty_82 = mul i11 %zext_ln114, i11 100" [conv_bckwd/main.cpp:114]   --->   Operation 747 'mul' 'empty_82' <Predicate = (!icmp_ln107)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 748 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_82" [conv_bckwd/main.cpp:114]   --->   Operation 748 'zext' 'p_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 749 [1/1] (0.00ns)   --->   "%dbbuf_addr_1 = getelementptr i32 %dbbuf, i32 0, i32 %f_cast_cast" [conv_bckwd/main.cpp:107]   --->   Operation 749 'getelementptr' 'dbbuf_addr_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %cmp13091, void %._crit_edge95, void %.lr.ph94.preheader" [conv_bckwd/main.cpp:108]   --->   Operation 750 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_108 : Operation 751 [1/1] (1.58ns)   --->   "%br_ln108 = br void %.lr.ph94" [conv_bckwd/main.cpp:108]   --->   Operation 751 'br' 'br_ln108' <Predicate = (!icmp_ln107 & cmp13091)> <Delay = 1.58>
ST_108 : Operation 752 [2/2] (6.91ns)   --->   "%bound122 = mul i64 %cast, i64 %zext_ln107" [conv_bckwd/main.cpp:107]   --->   Operation 752 'mul' 'bound122' <Predicate = (icmp_ln107)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 28> <Delay = 3.30>
ST_109 : Operation 753 [1/1] (0.00ns)   --->   "%h = phi i32 %add_ln108, void %._crit_edge90, i32 0, void %.lr.ph94.preheader" [conv_bckwd/main.cpp:108]   --->   Operation 753 'phi' 'h' <Predicate = (cmp13091)> <Delay = 0.00>
ST_109 : Operation 754 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %h, i32 1" [conv_bckwd/main.cpp:108]   --->   Operation 754 'add' 'add_ln108' <Predicate = (cmp13091)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 755 [1/1] (2.47ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %h, i32 %select_ln108" [conv_bckwd/main.cpp:108]   --->   Operation 755 'icmp' 'icmp_ln108_1' <Predicate = (cmp13091)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108_1, void %.split36, void %._crit_edge95.loopexit" [conv_bckwd/main.cpp:108]   --->   Operation 756 'br' 'br_ln108' <Predicate = (cmp13091)> <Delay = 0.00>
ST_109 : Operation 757 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_bckwd/main.cpp:108]   --->   Operation 757 'specloopname' 'specloopname_ln108' <Predicate = (cmp13091 & !icmp_ln108_1)> <Delay = 0.00>
ST_109 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %cmp13286, void %._crit_edge90, void %.lr.ph89" [conv_bckwd/main.cpp:109]   --->   Operation 758 'br' 'br_ln109' <Predicate = (cmp13091 & !icmp_ln108_1)> <Delay = 0.00>
ST_109 : Operation 759 [1/1] (0.00ns)   --->   "%empty_83 = trunc i32 %h" [conv_bckwd/main.cpp:108]   --->   Operation 759 'trunc' 'empty_83' <Predicate = (cmp13091 & !icmp_ln108_1 & cmp13286)> <Delay = 0.00>
ST_109 : Operation 760 [1/1] (0.00ns)   --->   "%h_cast_cast222 = zext i10 %empty_83" [conv_bckwd/main.cpp:108]   --->   Operation 760 'zext' 'h_cast_cast222' <Predicate = (cmp13091 & !icmp_ln108_1 & cmp13286)> <Delay = 0.00>
ST_109 : Operation 761 [1/1] (2.25ns) (grouped into DSP with root node mul_ln109)   --->   "%empty_84 = add i12 %p_cast, i12 %h_cast_cast222" [conv_bckwd/main.cpp:114]   --->   Operation 761 'add' 'empty_84' <Predicate = (cmp13091 & !icmp_ln108_1 & cmp13286)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 762 [1/1] (0.00ns) (grouped into DSP with root node mul_ln109)   --->   "%zext_ln109 = zext i12 %empty_84" [conv_bckwd/main.cpp:109]   --->   Operation 762 'zext' 'zext_ln109' <Predicate = (cmp13091 & !icmp_ln108_1 & cmp13286)> <Delay = 0.00>
ST_109 : Operation 763 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln109 = mul i17 %zext_ln109, i17 100" [conv_bckwd/main.cpp:109]   --->   Operation 763 'mul' 'mul_ln109' <Predicate = (cmp13091 & !icmp_ln108_1 & cmp13286)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge95"   --->   Operation 764 'br' 'br_ln0' <Predicate = (cmp13091 & icmp_ln108_1)> <Delay = 0.00>
ST_109 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 765 'br' 'br_ln0' <Predicate = (icmp_ln108_1) | (!cmp13091)> <Delay = 0.00>

State 110 <SV = 29> <Delay = 1.05>
ST_110 : Operation 766 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln109 = mul i17 %zext_ln109, i17 100" [conv_bckwd/main.cpp:109]   --->   Operation 766 'mul' 'mul_ln109' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 30> <Delay = 2.32>
ST_111 : Operation 767 [2/2] (2.32ns)   --->   "%dbbuf_load_1 = load i4 %dbbuf_addr_1" [conv_bckwd/main.cpp:118]   --->   Operation 767 'load' 'dbbuf_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_111 : Operation 768 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln109 = mul i17 %zext_ln109, i17 100" [conv_bckwd/main.cpp:109]   --->   Operation 768 'mul' 'mul_ln109' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 31> <Delay = 2.32>
ST_112 : Operation 769 [1/2] (2.32ns)   --->   "%dbbuf_load_1 = load i4 %dbbuf_addr_1" [conv_bckwd/main.cpp:118]   --->   Operation 769 'load' 'dbbuf_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_112 : Operation 770 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109 = mul i17 %zext_ln109, i17 100" [conv_bckwd/main.cpp:109]   --->   Operation 770 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 771 [1/1] (1.58ns)   --->   "%br_ln109 = br void" [conv_bckwd/main.cpp:109]   --->   Operation 771 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>

State 113 <SV = 32> <Delay = 5.36>
ST_113 : Operation 772 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln109, void %._crit_edge85.loopexit, i32 0, void %.lr.ph89" [conv_bckwd/main.cpp:109]   --->   Operation 772 'phi' 'w_1' <Predicate = (cmp13286)> <Delay = 0.00>
ST_113 : Operation 773 [1/1] (0.00ns)   --->   "%add197191 = phi i32 %add, void %._crit_edge85.loopexit, i32 %dbbuf_load_1, void %.lr.ph89" [conv_bckwd/main.cpp:118]   --->   Operation 773 'phi' 'add197191' <Predicate = (cmp13286)> <Delay = 0.00>
ST_113 : Operation 774 [1/1] (2.55ns)   --->   "%add_ln109 = add i32 %w_1, i32 1" [conv_bckwd/main.cpp:109]   --->   Operation 774 'add' 'add_ln109' <Predicate = (cmp13286)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 775 [1/1] (2.47ns)   --->   "%icmp_ln109_1 = icmp_eq  i32 %w_1, i32 %select_ln109" [conv_bckwd/main.cpp:109]   --->   Operation 775 'icmp' 'icmp_ln109_1' <Predicate = (cmp13286)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %.split33, void %._crit_edge90.loopexit" [conv_bckwd/main.cpp:109]   --->   Operation 776 'br' 'br_ln109' <Predicate = (cmp13286)> <Delay = 0.00>
ST_113 : Operation 777 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %w_1" [conv_bckwd/main.cpp:109]   --->   Operation 777 'trunc' 'empty_85' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 778 [1/1] (2.10ns)   --->   "%empty_86 = add i17 %mul_ln109, i17 %empty_85" [conv_bckwd/main.cpp:109]   --->   Operation 778 'add' 'empty_86' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 779 [1/1] (0.00ns)   --->   "%p_cast244 = zext i17 %empty_86" [conv_bckwd/main.cpp:109]   --->   Operation 779 'zext' 'p_cast244' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 780 [1/1] (0.00ns)   --->   "%dybuf_addr_1 = getelementptr i32 %dybuf, i32 0, i32 %p_cast244" [conv_bckwd/main.cpp:109]   --->   Operation 780 'getelementptr' 'dybuf_addr_1' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 781 [2/2] (3.25ns)   --->   "%dybuf_load = load i17 %dybuf_addr_1" [conv_bckwd/main.cpp:109]   --->   Operation 781 'load' 'dybuf_load' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_113 : Operation 782 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 782 'store' 'store_ln0' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 1.58>
ST_113 : Operation 783 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 783 'store' 'store_ln0' <Predicate = (cmp13286 & !icmp_ln109_1)> <Delay = 1.58>
ST_113 : Operation 784 [1/1] (2.32ns)   --->   "%store_ln118 = store i32 %add197191, i4 %dbbuf_addr_1" [conv_bckwd/main.cpp:118]   --->   Operation 784 'store' 'store_ln118' <Predicate = (cmp13286 & icmp_ln109_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_113 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln108 = br void %._crit_edge90" [conv_bckwd/main.cpp:108]   --->   Operation 785 'br' 'br_ln108' <Predicate = (cmp13286 & icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph94"   --->   Operation 786 'br' 'br_ln0' <Predicate = (icmp_ln109_1) | (!cmp13286)> <Delay = 0.00>

State 114 <SV = 33> <Delay = 3.25>
ST_114 : Operation 787 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_bckwd/main.cpp:109]   --->   Operation 787 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 788 [1/2] (3.25ns)   --->   "%dybuf_load = load i17 %dybuf_addr_1" [conv_bckwd/main.cpp:109]   --->   Operation 788 'load' 'dybuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_114 : Operation 789 [1/1] (1.58ns)   --->   "%br_ln110 = br void" [conv_bckwd/main.cpp:110]   --->   Operation 789 'br' 'br_ln110' <Predicate = true> <Delay = 1.58>

State 115 <SV = 34> <Delay = 4.52>
ST_115 : Operation 790 [1/1] (0.00ns)   --->   "%indvar_flatten117 = phi i96 0, void %.split33, i96 %add_ln110_1, void %._crit_edge80.loopexit" [conv_bckwd/main.cpp:110]   --->   Operation 790 'phi' 'indvar_flatten117' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 791 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.split33, i32 %select_ln110_1, void %._crit_edge80.loopexit" [conv_bckwd/main.cpp:110]   --->   Operation 791 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 792 [1/1] (0.00ns)   --->   "%indvar_flatten97 = phi i64 0, void %.split33, i64 %select_ln111_4, void %._crit_edge80.loopexit" [conv_bckwd/main.cpp:111]   --->   Operation 792 'phi' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 793 [1/1] (4.43ns)   --->   "%add_ln110_1 = add i96 %indvar_flatten117, i96 1" [conv_bckwd/main.cpp:110]   --->   Operation 793 'add' 'add_ln110_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 794 [1/1] (3.12ns)   --->   "%icmp_ln110 = icmp_eq  i96 %indvar_flatten117, i96 %mul_ln107_1" [conv_bckwd/main.cpp:110]   --->   Operation 794 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %._crit_edge80.loopexit, void %._crit_edge85.loopexit" [conv_bckwd/main.cpp:110]   --->   Operation 795 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 796 [1/1] (2.55ns)   --->   "%add_ln110 = add i32 %c, i32 1" [conv_bckwd/main.cpp:110]   --->   Operation 796 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 797 [1/1] (2.77ns)   --->   "%icmp_ln111 = icmp_eq  i64 %indvar_flatten97, i64 %mul_ln107" [conv_bckwd/main.cpp:111]   --->   Operation 797 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 798 [1/1] (0.69ns)   --->   "%select_ln110_1 = select i1 %icmp_ln111, i32 %add_ln110, i32 %c" [conv_bckwd/main.cpp:110]   --->   Operation 798 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %select_ln110_1" [conv_bckwd/main.cpp:110]   --->   Operation 799 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_115 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i7 %trunc_ln110" [conv_bckwd/main.cpp:113]   --->   Operation 800 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_115 : Operation 801 [3/3] (1.05ns) (grouped into DSP with root node add_ln113_5)   --->   "%mul_ln113 = mul i14 %zext_ln113_1, i14 100" [conv_bckwd/main.cpp:113]   --->   Operation 801 'mul' 'mul_ln113' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 802 [1/1] (3.52ns)   --->   "%add_ln111_1 = add i64 %indvar_flatten97, i64 1" [conv_bckwd/main.cpp:111]   --->   Operation 802 'add' 'add_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 35> <Delay = 7.21>
ST_116 : Operation 803 [1/1] (0.00ns)   --->   "%fh = phi i32 0, void %.split33, i32 %select_ln111_3, void %._crit_edge80.loopexit" [conv_bckwd/main.cpp:111]   --->   Operation 803 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 804 [1/1] (0.00ns)   --->   "%fw = phi i32 0, void %.split33, i32 %add_ln112, void %._crit_edge80.loopexit" [conv_bckwd/main.cpp:112]   --->   Operation 804 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 805 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %fh" [conv_bckwd/main.cpp:111]   --->   Operation 805 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 806 [1/1] (1.73ns)   --->   "%add_ln113 = add i10 %empty_87, i10 %empty_83" [conv_bckwd/main.cpp:113]   --->   Operation 806 'add' 'add_ln113' <Predicate = (!icmp_ln111)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 807 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 807 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 808 [1/1] (0.69ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i32 0, i32 %fh" [conv_bckwd/main.cpp:110]   --->   Operation 808 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %trunc_ln110" [conv_bckwd/main.cpp:113]   --->   Operation 809 'zext' 'zext_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 810 [2/3] (1.05ns) (grouped into DSP with root node add_ln113_5)   --->   "%mul_ln113 = mul i14 %zext_ln113_1, i14 100" [conv_bckwd/main.cpp:113]   --->   Operation 810 'mul' 'mul_ln113' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 811 [1/1] (1.91ns)   --->   "%add_ln114_1 = add i9 %add_ln114_cast, i9 %zext_ln113" [conv_bckwd/main.cpp:114]   --->   Operation 811 'add' 'add_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i9 %add_ln114_1" [conv_bckwd/main.cpp:114]   --->   Operation 812 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln114_1, i2 0" [conv_bckwd/main.cpp:114]   --->   Operation 813 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i11 %tmp_18" [conv_bckwd/main.cpp:114]   --->   Operation 814 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 815 [1/1] (1.63ns)   --->   "%add_ln114_2 = add i30 %zext_ln114_4, i30 %zext_ln114_3" [conv_bckwd/main.cpp:114]   --->   Operation 815 'add' 'add_ln114_2' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_2)   --->   "%select_ln110_2 = select i1 %icmp_ln111, i10 0, i10 %empty_87" [conv_bckwd/main.cpp:110]   --->   Operation 816 'select' 'select_ln110_2' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_2)   --->   "%select_ln110_3 = select i1 %icmp_ln111, i10 %empty_83, i10 %add_ln113" [conv_bckwd/main.cpp:110]   --->   Operation 817 'select' 'select_ln110_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 818 [1/1] (2.47ns)   --->   "%icmp_ln112_1 = icmp_eq  i32 %fw, i32 %FW_read" [conv_bckwd/main.cpp:112]   --->   Operation 818 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln110 & !icmp_ln111)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 819 [1/1] (0.99ns)   --->   "%select_ln110_4 = select i1 %icmp_ln111, i1 %icmp_ln112, i1 %icmp_ln112_1" [conv_bckwd/main.cpp:110]   --->   Operation 819 'select' 'select_ln110_4' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 820 [1/1] (2.55ns)   --->   "%add_ln111 = add i32 %select_ln110, i32 1" [conv_bckwd/main.cpp:111]   --->   Operation 820 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln111)   --->   "%or_ln111 = or i1 %select_ln110_4, i1 %icmp_ln111" [conv_bckwd/main.cpp:111]   --->   Operation 821 'or' 'or_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 822 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln111 = select i1 %or_ln111, i32 0, i32 %fw" [conv_bckwd/main.cpp:111]   --->   Operation 822 'select' 'select_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 823 [1/1] (0.00ns)   --->   "%empty_88 = trunc i32 %add_ln111" [conv_bckwd/main.cpp:111]   --->   Operation 823 'trunc' 'empty_88' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_2)   --->   "%select_ln111_1 = select i1 %select_ln110_4, i10 %empty_88, i10 %select_ln110_2" [conv_bckwd/main.cpp:111]   --->   Operation 824 'select' 'select_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_2)   --->   "%zext_ln113_2 = zext i10 %select_ln111_1" [conv_bckwd/main.cpp:113]   --->   Operation 825 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 826 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln113_2 = add i30 %add_ln114_2, i30 %zext_ln113_2" [conv_bckwd/main.cpp:113]   --->   Operation 826 'add' 'add_ln113_2' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i30 %add_ln113_2" [conv_bckwd/main.cpp:113]   --->   Operation 827 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i30 %add_ln113_2" [conv_bckwd/main.cpp:113]   --->   Operation 828 'trunc' 'trunc_ln113_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 829 [1/1] (1.73ns)   --->   "%add_ln113_4 = add i10 %empty_88, i10 %empty_83" [conv_bckwd/main.cpp:113]   --->   Operation 829 'add' 'add_ln113_4' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 830 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln111_2 = select i1 %select_ln110_4, i10 %add_ln113_4, i10 %select_ln110_3" [conv_bckwd/main.cpp:111]   --->   Operation 830 'select' 'select_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i10 %select_ln111_2" [conv_bckwd/main.cpp:113]   --->   Operation 831 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 832 [1/1] (1.54ns)   --->   "%add_ln114_3 = add i30 %add_ln114_2, i30 %zext_ln113_3" [conv_bckwd/main.cpp:114]   --->   Operation 832 'add' 'add_ln114_3' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i30 %add_ln114_3" [conv_bckwd/main.cpp:114]   --->   Operation 833 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln114_1 = trunc i30 %add_ln114_3" [conv_bckwd/main.cpp:114]   --->   Operation 834 'trunc' 'trunc_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i32 %select_ln111" [conv_bckwd/main.cpp:113]   --->   Operation 835 'trunc' 'trunc_ln113_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = trunc i32 %select_ln111" [conv_bckwd/main.cpp:113]   --->   Operation 836 'trunc' 'trunc_ln113_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_116 : Operation 837 [1/1] (2.10ns)   --->   "%add_ln113_1 = add i17 %trunc_ln113_2, i17 %empty_85" [conv_bckwd/main.cpp:113]   --->   Operation 837 'add' 'add_ln113_1' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i17 %add_ln113_1" [conv_bckwd/main.cpp:113]   --->   Operation 838 'trunc' 'trunc_ln113_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 117 <SV = 36> <Delay = 7.04>
ST_117 : Operation 839 [1/3] (0.00ns) (grouped into DSP with root node add_ln113_5)   --->   "%mul_ln113 = mul i14 %zext_ln113_1, i14 100" [conv_bckwd/main.cpp:113]   --->   Operation 839 'mul' 'mul_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 840 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln113_1, i2 0" [conv_bckwd/main.cpp:113]   --->   Operation 840 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_117 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_3 = add i12 %p_shl7_cast, i12 %trunc_ln113" [conv_bckwd/main.cpp:113]   --->   Operation 841 'add' 'add_ln113_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i10 %select_ln111_2" [conv_bckwd/main.cpp:113]   --->   Operation 842 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_117 : Operation 843 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln113_5 = add i14 %mul_ln113, i14 %zext_ln113_4" [conv_bckwd/main.cpp:113]   --->   Operation 843 'add' 'add_ln113_5' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 844 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln114_1, i2 0" [conv_bckwd/main.cpp:114]   --->   Operation 844 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_117 : Operation 845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_4 = add i12 %p_shl8_cast, i12 %trunc_ln114" [conv_bckwd/main.cpp:114]   --->   Operation 845 'add' 'add_ln114_4' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 846 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln113_6 = add i12 %add_ln113_3, i12 %trunc_ln113_3" [conv_bckwd/main.cpp:113]   --->   Operation 846 'add' 'add_ln113_6' <Predicate = (!icmp_ln110)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 847 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln114_5 = add i12 %add_ln114_4, i12 %trunc_ln113_4" [conv_bckwd/main.cpp:114]   --->   Operation 847 'add' 'add_ln114_5' <Predicate = (!icmp_ln110)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i12 %add_ln114_5" [conv_bckwd/main.cpp:114]   --->   Operation 848 'zext' 'zext_ln114_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_117 : Operation 849 [1/1] (0.00ns)   --->   "%wbuf_addr_1 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln114_6" [conv_bckwd/main.cpp:114]   --->   Operation 849 'getelementptr' 'wbuf_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_117 : Operation 850 [2/2] (3.25ns)   --->   "%wbuf_load = load i12 %wbuf_addr_1" [conv_bckwd/main.cpp:114]   --->   Operation 850 'load' 'wbuf_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 118 <SV = 37> <Delay = 3.25>
ST_118 : Operation 851 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln113_5 = add i14 %mul_ln113, i14 %zext_ln113_4" [conv_bckwd/main.cpp:113]   --->   Operation 851 'add' 'add_ln113_5' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i14 %add_ln113_5" [conv_bckwd/main.cpp:114]   --->   Operation 852 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_118 : Operation 853 [3/3] (1.05ns) (grouped into DSP with root node add_ln113_7)   --->   "%mul_ln114 = mul i17 %zext_ln114_5, i17 100" [conv_bckwd/main.cpp:114]   --->   Operation 853 'mul' 'mul_ln114' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 854 [1/2] (3.25ns)   --->   "%wbuf_load = load i12 %wbuf_addr_1" [conv_bckwd/main.cpp:114]   --->   Operation 854 'load' 'wbuf_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 119 <SV = 38> <Delay = 5.70>
ST_119 : Operation 855 [2/3] (1.05ns) (grouped into DSP with root node add_ln113_7)   --->   "%mul_ln114 = mul i17 %zext_ln114_5, i17 100" [conv_bckwd/main.cpp:114]   --->   Operation 855 'mul' 'mul_ln114' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 856 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %wbuf_load" [conv_bckwd/main.cpp:114]   --->   Operation 856 'fmul' 'mul1' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 39> <Delay = 5.70>
ST_120 : Operation 857 [1/3] (0.00ns) (grouped into DSP with root node add_ln113_7)   --->   "%mul_ln114 = mul i17 %zext_ln114_5, i17 100" [conv_bckwd/main.cpp:114]   --->   Operation 857 'mul' 'mul_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 858 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln113_7 = add i17 %mul_ln114, i17 %add_ln113_1" [conv_bckwd/main.cpp:113]   --->   Operation 858 'add' 'add_ln113_7' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 859 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %wbuf_load" [conv_bckwd/main.cpp:114]   --->   Operation 859 'fmul' 'mul1' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 860 [1/1] (1.48ns)   --->   "%select_ln111_4 = select i1 %icmp_ln111, i64 1, i64 %add_ln111_1" [conv_bckwd/main.cpp:111]   --->   Operation 860 'select' 'select_ln111_4' <Predicate = (!icmp_ln110)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 40> <Delay = 5.70>
ST_121 : Operation 861 [1/1] (0.69ns)   --->   "%select_ln111_3 = select i1 %select_ln110_4, i32 %add_ln111, i32 %select_ln110" [conv_bckwd/main.cpp:111]   --->   Operation 861 'select' 'select_ln111_3' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 862 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln113_7 = add i17 %mul_ln114, i17 %add_ln113_1" [conv_bckwd/main.cpp:113]   --->   Operation 862 'add' 'add_ln113_7' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i17 %add_ln113_7" [conv_bckwd/main.cpp:113]   --->   Operation 863 'zext' 'zext_ln113_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_121 : Operation 864 [1/1] (0.00ns)   --->   "%xbuf_addr_1 = getelementptr i32 %xbuf, i32 0, i32 %zext_ln113_6" [conv_bckwd/main.cpp:113]   --->   Operation 864 'getelementptr' 'xbuf_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_121 : Operation 865 [1/1] (0.00ns)   --->   "%dxbuf_addr_2 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln113_6" [conv_bckwd/main.cpp:114]   --->   Operation 865 'getelementptr' 'dxbuf_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_121 : Operation 866 [2/2] (3.25ns)   --->   "%xbuf_load = load i17 %xbuf_addr_1" [conv_bckwd/main.cpp:113]   --->   Operation 866 'load' 'xbuf_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_121 : Operation 867 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %wbuf_load" [conv_bckwd/main.cpp:114]   --->   Operation 867 'fmul' 'mul1' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 868 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 868 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_121 : Operation 869 [2/2] (3.25ns)   --->   "%dxbuf_load_1 = load i17 %dxbuf_addr_2" [conv_bckwd/main.cpp:114]   --->   Operation 869 'load' 'dxbuf_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_121 : Operation 870 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln113_6" [conv_bckwd/main.cpp:113]   --->   Operation 870 'icmp' 'addr_cmp' <Predicate = (!icmp_ln110)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 871 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %zext_ln113_6, i32 %reuse_addr_reg" [conv_bckwd/main.cpp:113]   --->   Operation 871 'store' 'store_ln113' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_121 : Operation 872 [1/1] (2.55ns)   --->   "%add_ln112 = add i32 %select_ln111, i32 1" [conv_bckwd/main.cpp:112]   --->   Operation 872 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 41> <Delay = 5.70>
ST_122 : Operation 873 [1/2] (3.25ns)   --->   "%xbuf_load = load i17 %xbuf_addr_1" [conv_bckwd/main.cpp:113]   --->   Operation 873 'load' 'xbuf_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_122 : Operation 874 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %wbuf_load" [conv_bckwd/main.cpp:114]   --->   Operation 874 'fmul' 'mul1' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 875 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 875 'load' 'reuse_reg_load' <Predicate = (!icmp_ln110 & addr_cmp)> <Delay = 0.00>
ST_122 : Operation 876 [1/2] (3.25ns)   --->   "%dxbuf_load_1 = load i17 %dxbuf_addr_2" [conv_bckwd/main.cpp:114]   --->   Operation 876 'load' 'dxbuf_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_122 : Operation 877 [1/1] (0.69ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %dxbuf_load_1" [conv_bckwd/main.cpp:113]   --->   Operation 877 'select' 'reuse_select' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 123 <SV = 42> <Delay = 7.25>
ST_123 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i12 %add_ln113_6" [conv_bckwd/main.cpp:113]   --->   Operation 878 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_123 : Operation 879 [1/1] (0.00ns)   --->   "%dwbuf_addr_2 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln113_5" [conv_bckwd/main.cpp:113]   --->   Operation 879 'getelementptr' 'dwbuf_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_123 : Operation 880 [4/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %xbuf_load" [conv_bckwd/main.cpp:113]   --->   Operation 880 'fmul' 'mul' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 881 [2/2] (3.25ns)   --->   "%dwbuf_load_1 = load i12 %dwbuf_addr_2" [conv_bckwd/main.cpp:113]   --->   Operation 881 'load' 'dwbuf_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_123 : Operation 882 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %reuse_select, i32 %mul1" [conv_bckwd/main.cpp:114]   --->   Operation 882 'fadd' 'add2' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 43> <Delay = 7.25>
ST_124 : Operation 883 [3/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %xbuf_load" [conv_bckwd/main.cpp:113]   --->   Operation 883 'fmul' 'mul' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 884 [1/2] (3.25ns)   --->   "%dwbuf_load_1 = load i12 %dwbuf_addr_2" [conv_bckwd/main.cpp:113]   --->   Operation 884 'load' 'dwbuf_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_124 : Operation 885 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %reuse_select, i32 %mul1" [conv_bckwd/main.cpp:114]   --->   Operation 885 'fadd' 'add2' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 44> <Delay = 7.25>
ST_125 : Operation 886 [2/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %xbuf_load" [conv_bckwd/main.cpp:113]   --->   Operation 886 'fmul' 'mul' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 887 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %reuse_select, i32 %mul1" [conv_bckwd/main.cpp:114]   --->   Operation 887 'fadd' 'add2' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 45> <Delay = 7.25>
ST_126 : Operation 888 [1/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %xbuf_load" [conv_bckwd/main.cpp:113]   --->   Operation 888 'fmul' 'mul' <Predicate = (!icmp_ln110)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 889 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %reuse_select, i32 %mul1" [conv_bckwd/main.cpp:114]   --->   Operation 889 'fadd' 'add2' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 46> <Delay = 7.25>
ST_127 : Operation 890 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load_1, i32 %mul" [conv_bckwd/main.cpp:113]   --->   Operation 890 'fadd' 'add1' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 891 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %reuse_select, i32 %mul1" [conv_bckwd/main.cpp:114]   --->   Operation 891 'fadd' 'add2' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 47> <Delay = 7.25>
ST_128 : Operation 892 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load_1, i32 %mul" [conv_bckwd/main.cpp:113]   --->   Operation 892 'fadd' 'add1' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 893 [1/1] (3.25ns)   --->   "%store_ln114 = store i32 %add2, i17 %dxbuf_addr_2" [conv_bckwd/main.cpp:114]   --->   Operation 893 'store' 'store_ln114' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_128 : Operation 894 [1/1] (1.58ns)   --->   "%store_ln114 = store i32 %add2, i32 %reuse_reg" [conv_bckwd/main.cpp:114]   --->   Operation 894 'store' 'store_ln114' <Predicate = (!icmp_ln110)> <Delay = 1.58>

State 129 <SV = 48> <Delay = 7.25>
ST_129 : Operation 895 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load_1, i32 %mul" [conv_bckwd/main.cpp:113]   --->   Operation 895 'fadd' 'add1' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 49> <Delay = 7.25>
ST_130 : Operation 896 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load_1, i32 %mul" [conv_bckwd/main.cpp:113]   --->   Operation 896 'fadd' 'add1' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 50> <Delay = 7.25>
ST_131 : Operation 897 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load_1, i32 %mul" [conv_bckwd/main.cpp:113]   --->   Operation 897 'fadd' 'add1' <Predicate = (!icmp_ln110)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 51> <Delay = 3.25>
ST_132 : Operation 898 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24_str"   --->   Operation 898 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_132 : Operation 899 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 899 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_132 : Operation 900 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_23_VITIS_LOOP_112_24_str"   --->   Operation 900 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_132 : Operation 901 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 901 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_132 : Operation 902 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_bckwd/main.cpp:112]   --->   Operation 902 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_132 : Operation 903 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %add1, i12 %dwbuf_addr_2" [conv_bckwd/main.cpp:113]   --->   Operation 903 'store' 'store_ln113' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_132 : Operation 904 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 904 'br' 'br_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 133 <SV = 36> <Delay = 7.25>
ST_133 : Operation 905 [5/5] (7.25ns)   --->   "%add = fadd i32 %add197191, i32 %dybuf_load" [conv_bckwd/main.cpp:118]   --->   Operation 905 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 37> <Delay = 7.25>
ST_134 : Operation 906 [4/5] (7.25ns)   --->   "%add = fadd i32 %add197191, i32 %dybuf_load" [conv_bckwd/main.cpp:118]   --->   Operation 906 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 38> <Delay = 7.25>
ST_135 : Operation 907 [3/5] (7.25ns)   --->   "%add = fadd i32 %add197191, i32 %dybuf_load" [conv_bckwd/main.cpp:118]   --->   Operation 907 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 39> <Delay = 7.25>
ST_136 : Operation 908 [2/5] (7.25ns)   --->   "%add = fadd i32 %add197191, i32 %dybuf_load" [conv_bckwd/main.cpp:118]   --->   Operation 908 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 40> <Delay = 7.25>
ST_137 : Operation 909 [1/5] (7.25ns)   --->   "%add = fadd i32 %add197191, i32 %dybuf_load" [conv_bckwd/main.cpp:118]   --->   Operation 909 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 910 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 910 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 138 <SV = 28> <Delay = 6.91>
ST_138 : Operation 911 [1/2] (6.91ns)   --->   "%bound122 = mul i64 %cast, i64 %zext_ln107" [conv_bckwd/main.cpp:107]   --->   Operation 911 'mul' 'bound122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 29> <Delay = 6.97>
ST_139 : Operation 912 [1/1] (0.00ns)   --->   "%cast128 = zext i31 %trunc_ln101" [conv_bckwd/main.cpp:101]   --->   Operation 912 'zext' 'cast128' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 913 [1/1] (0.00ns)   --->   "%cast129 = zext i64 %bound122" [conv_bckwd/main.cpp:107]   --->   Operation 913 'zext' 'cast129' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 914 [5/5] (6.97ns)   --->   "%bound130 = mul i95 %cast128, i95 %cast129" [conv_bckwd/main.cpp:101]   --->   Operation 914 'mul' 'bound130' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 30> <Delay = 6.97>
ST_140 : Operation 915 [4/5] (6.97ns)   --->   "%bound130 = mul i95 %cast128, i95 %cast129" [conv_bckwd/main.cpp:101]   --->   Operation 915 'mul' 'bound130' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 31> <Delay = 6.97>
ST_141 : Operation 916 [3/5] (6.97ns)   --->   "%bound130 = mul i95 %cast128, i95 %cast129" [conv_bckwd/main.cpp:101]   --->   Operation 916 'mul' 'bound130' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 32> <Delay = 6.97>
ST_142 : Operation 917 [2/5] (6.97ns)   --->   "%bound130 = mul i95 %cast128, i95 %cast129" [conv_bckwd/main.cpp:101]   --->   Operation 917 'mul' 'bound130' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 33> <Delay = 6.97>
ST_143 : Operation 918 [1/1] (2.47ns)   --->   "%cmp13571 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 918 'icmp' 'cmp13571' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 919 [1/1] (0.00ns)   --->   "%empty_89 = trunc i32 %FW_read"   --->   Operation 919 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 920 [1/5] (6.97ns)   --->   "%bound130 = mul i95 %cast128, i95 %cast129" [conv_bckwd/main.cpp:101]   --->   Operation 920 'mul' 'bound130' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 921 [1/1] (2.47ns)   --->   "%icmp_ln127 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:127]   --->   Operation 921 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 922 [1/1] (1.58ns)   --->   "%br_ln125 = br void" [conv_bckwd/main.cpp:125]   --->   Operation 922 'br' 'br_ln125' <Predicate = true> <Delay = 1.58>

State 144 <SV = 34> <Delay = 6.91>
ST_144 : Operation 923 [1/1] (0.00ns)   --->   "%indvar_flatten150 = phi i95 0, void %.lr.ph69, i95 %add_ln125_1, void %._crit_edge55" [conv_bckwd/main.cpp:125]   --->   Operation 923 'phi' 'indvar_flatten150' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 924 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %.lr.ph69, i31 %select_ln125_2, void %._crit_edge55" [conv_bckwd/main.cpp:125]   --->   Operation 924 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 925 [1/1] (4.40ns)   --->   "%add_ln125_1 = add i95 %indvar_flatten150, i95 1" [conv_bckwd/main.cpp:125]   --->   Operation 925 'add' 'add_ln125_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i31 %i_6" [conv_bckwd/main.cpp:125]   --->   Operation 926 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 927 [2/2] (6.91ns)   --->   "%empty_90 = mul i30 %trunc_ln125, i30 %empty" [conv_bckwd/main.cpp:125]   --->   Operation 927 'mul' 'empty_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 928 [1/1] (3.11ns)   --->   "%icmp_ln125 = icmp_eq  i95 %indvar_flatten150, i95 %bound130" [conv_bckwd/main.cpp:125]   --->   Operation 928 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 35> <Delay = 6.91>
ST_145 : Operation 929 [1/2] (6.91ns)   --->   "%empty_90 = mul i30 %trunc_ln125, i30 %empty" [conv_bckwd/main.cpp:125]   --->   Operation 929 'mul' 'empty_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 36> <Delay = 3.76>
ST_146 : Operation 930 [1/1] (0.00ns)   --->   "%indvar_flatten125 = phi i64 0, void %.lr.ph69, i64 %select_ln126_4, void %._crit_edge55" [conv_bckwd/main.cpp:126]   --->   Operation 930 'phi' 'indvar_flatten125' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 931 [1/1] (0.00ns)   --->   "%j_5 = phi i32 0, void %.lr.ph69, i32 %select_ln126_3, void %._crit_edge55" [conv_bckwd/main.cpp:126]   --->   Operation 931 'phi' 'j_5' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 932 [1/1] (0.00ns)   --->   "%k_5 = phi i32 0, void %.lr.ph69, i32 %add_ln127, void %._crit_edge55" [conv_bckwd/main.cpp:127]   --->   Operation 932 'phi' 'k_5' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %j_5" [conv_bckwd/main.cpp:126]   --->   Operation 933 'trunc' 'trunc_ln126' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 934 [1/1] (2.49ns)   --->   "%tmp2 = add i30 %trunc_ln126, i30 %empty_90" [conv_bckwd/main.cpp:126]   --->   Operation 934 'add' 'tmp2' <Predicate = (icmp_ln47)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %j_5" [conv_bckwd/main.cpp:129]   --->   Operation 935 'trunc' 'trunc_ln129' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 936 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %._crit_edge65.loopexit, void %._crit_edge70.loopexit" [conv_bckwd/main.cpp:125]   --->   Operation 936 'br' 'br_ln125' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_146 : Operation 937 [1/1] (2.52ns)   --->   "%add_ln125 = add i31 %i_6, i31 1" [conv_bckwd/main.cpp:125]   --->   Operation 937 'add' 'add_ln125' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 938 [1/1] (2.77ns)   --->   "%icmp_ln126 = icmp_eq  i64 %indvar_flatten125, i64 %bound122" [conv_bckwd/main.cpp:126]   --->   Operation 938 'icmp' 'icmp_ln126' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i31 %add_ln125" [conv_bckwd/main.cpp:125]   --->   Operation 939 'trunc' 'trunc_ln125_1' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 0.00>
ST_146 : Operation 940 [1/1] (0.73ns)   --->   "%select_ln125_2 = select i1 %icmp_ln126, i31 %add_ln125, i31 %i_6" [conv_bckwd/main.cpp:125]   --->   Operation 940 'select' 'select_ln125_2' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i31 %select_ln125_2" [conv_bckwd/main.cpp:129]   --->   Operation 941 'trunc' 'trunc_ln129_1' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 0.00>
ST_146 : Operation 942 [1/1] (2.47ns)   --->   "%icmp_ln127_1 = icmp_eq  i32 %k_5, i32 %FH_read" [conv_bckwd/main.cpp:127]   --->   Operation 942 'icmp' 'icmp_ln127_1' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 943 [1/1] (0.99ns)   --->   "%select_ln125_5 = select i1 %icmp_ln126, i1 %icmp_ln127, i1 %icmp_ln127_1" [conv_bckwd/main.cpp:125]   --->   Operation 943 'select' 'select_ln125_5' <Predicate = (icmp_ln47 & !icmp_ln125)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge70"   --->   Operation 944 'br' 'br_ln0' <Predicate = (icmp_ln47 & icmp_ln125)> <Delay = 0.00>
ST_146 : Operation 945 [1/1] (1.58ns)   --->   "%br_ln135 = br void" [conv_bckwd/main.cpp:135]   --->   Operation 945 'br' 'br_ln135' <Predicate = (icmp_ln125) | (!icmp_ln47)> <Delay = 1.58>

State 147 <SV = 37> <Delay = 6.91>
ST_147 : Operation 946 [2/2] (6.91ns)   --->   "%p_mid1136 = mul i30 %trunc_ln125_1, i30 %empty" [conv_bckwd/main.cpp:125]   --->   Operation 946 'mul' 'p_mid1136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 38> <Delay = 6.91>
ST_148 : Operation 947 [1/2] (6.91ns)   --->   "%p_mid1136 = mul i30 %trunc_ln125_1, i30 %empty" [conv_bckwd/main.cpp:125]   --->   Operation 947 'mul' 'p_mid1136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 39> <Delay = 6.51>
ST_149 : Operation 948 [1/1] (0.69ns)   --->   "%select_ln125 = select i1 %icmp_ln126, i32 0, i32 %j_5" [conv_bckwd/main.cpp:125]   --->   Operation 948 'select' 'select_ln125' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln125_1 = select i1 %icmp_ln126, i30 %p_mid1136, i30 %empty_90" [conv_bckwd/main.cpp:125]   --->   Operation 949 'select' 'select_ln125_1' <Predicate = (select_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln129_1, i3 0" [conv_bckwd/main.cpp:129]   --->   Operation 950 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %tmp_13" [conv_bckwd/main.cpp:129]   --->   Operation 951 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln129_1, i1 0" [conv_bckwd/main.cpp:129]   --->   Operation 952 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i5 %tmp_14" [conv_bckwd/main.cpp:129]   --->   Operation 953 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 954 [1/1] (1.87ns)   --->   "%add_ln129 = add i8 %zext_ln129, i8 %zext_ln129_1" [conv_bckwd/main.cpp:129]   --->   Operation 954 'add' 'add_ln129' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%zext_ln126 = zext i8 %add_ln129" [conv_bckwd/main.cpp:126]   --->   Operation 955 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln126_1)   --->   "%select_ln125_3 = select i1 %icmp_ln126, i30 %p_mid1136, i30 %tmp2" [conv_bckwd/main.cpp:125]   --->   Operation 956 'select' 'select_ln125_3' <Predicate = (!select_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%select_ln125_4 = select i1 %icmp_ln126, i7 0, i7 %trunc_ln129" [conv_bckwd/main.cpp:125]   --->   Operation 957 'select' 'select_ln125_4' <Predicate = (!select_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 958 [1/1] (2.55ns)   --->   "%add_ln126 = add i32 %select_ln125, i32 1" [conv_bckwd/main.cpp:126]   --->   Operation 958 'add' 'add_ln126' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%trunc_ln126_1 = trunc i32 %add_ln126" [conv_bckwd/main.cpp:126]   --->   Operation 959 'trunc' 'trunc_ln126_1' <Predicate = (select_ln125_5)> <Delay = 0.00>
ST_149 : Operation 960 [1/1] (2.49ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i30 %trunc_ln126_1, i30 %select_ln125_1" [conv_bckwd/main.cpp:126]   --->   Operation 960 'add' 'tmp2_mid1' <Predicate = (select_ln125_5)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 961 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln126_1 = select i1 %select_ln125_5, i30 %tmp2_mid1, i30 %select_ln125_3" [conv_bckwd/main.cpp:126]   --->   Operation 961 'select' 'select_ln126_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%trunc_ln129_2 = trunc i32 %add_ln126" [conv_bckwd/main.cpp:129]   --->   Operation 962 'trunc' 'trunc_ln129_2' <Predicate = (select_ln125_5)> <Delay = 0.00>
ST_149 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%select_ln126_2 = select i1 %select_ln125_5, i7 %trunc_ln129_2, i7 %select_ln125_4" [conv_bckwd/main.cpp:126]   --->   Operation 963 'select' 'select_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%zext_ln129_2 = zext i7 %select_ln126_2" [conv_bckwd/main.cpp:129]   --->   Operation 964 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 965 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln129_1 = add i9 %zext_ln126, i9 %zext_ln129_2" [conv_bckwd/main.cpp:129]   --->   Operation 965 'add' 'add_ln129_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 966 [1/1] (0.69ns)   --->   "%select_ln126_3 = select i1 %select_ln125_5, i32 %add_ln126, i32 %select_ln125" [conv_bckwd/main.cpp:126]   --->   Operation 966 'select' 'select_ln126_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 40> <Delay = 6.91>
ST_150 : Operation 967 [2/2] (6.91ns)   --->   "%mul_ln126 = mul i30 %select_ln126_1, i30 %trunc_ln107" [conv_bckwd/main.cpp:126]   --->   Operation 967 'mul' 'mul_ln126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 41> <Delay = 6.91>
ST_151 : Operation 968 [1/2] (6.91ns)   --->   "%mul_ln126 = mul i30 %select_ln126_1, i30 %trunc_ln107" [conv_bckwd/main.cpp:126]   --->   Operation 968 'mul' 'mul_ln126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 42> <Delay = 3.47>
ST_152 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln126)   --->   "%or_ln126 = or i1 %select_ln125_5, i1 %icmp_ln126" [conv_bckwd/main.cpp:126]   --->   Operation 969 'or' 'or_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 970 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln126 = select i1 %or_ln126, i32 0, i32 %k_5" [conv_bckwd/main.cpp:126]   --->   Operation 970 'select' 'select_ln126' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %select_ln126" [conv_bckwd/main.cpp:127]   --->   Operation 971 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 972 [1/1] (2.49ns)   --->   "%tmp4 = add i30 %trunc_ln127, i30 %mul_ln126" [conv_bckwd/main.cpp:127]   --->   Operation 972 'add' 'tmp4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 43> <Delay = 6.91>
ST_153 : Operation 973 [2/2] (6.91ns)   --->   "%empty_94 = mul i30 %tmp4, i30 %empty_89" [conv_bckwd/main.cpp:127]   --->   Operation 973 'mul' 'empty_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 44> <Delay = 6.91>
ST_154 : Operation 974 [1/2] (6.91ns)   --->   "%empty_94 = mul i30 %tmp4, i30 %empty_89" [conv_bckwd/main.cpp:127]   --->   Operation 974 'mul' 'empty_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 45> <Delay = 4.73>
ST_155 : Operation 975 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_125_25_VITIS_LOOP_126_26_VITIS_LOOP_127_27_str"   --->   Operation 975 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 976 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_126_26_VITIS_LOOP_127_27_str"   --->   Operation 976 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i9 %add_ln129_1" [conv_bckwd/main.cpp:129]   --->   Operation 977 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln129_1, i2 0" [conv_bckwd/main.cpp:129]   --->   Operation 978 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i11 %tmp_15" [conv_bckwd/main.cpp:129]   --->   Operation 979 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 980 [1/1] (1.63ns)   --->   "%add_ln129_2 = add i30 %zext_ln129_4, i30 %zext_ln129_3" [conv_bckwd/main.cpp:129]   --->   Operation 980 'add' 'add_ln129_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 981 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_bckwd/main.cpp:127]   --->   Operation 981 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_94, i2 0" [conv_bckwd/main.cpp:127]   --->   Operation 982 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 983 [1/1] (2.55ns)   --->   "%empty_95 = add i32 %tmp_16, i32 %dw_read" [conv_bckwd/main.cpp:127]   --->   Operation 983 'add' 'empty_95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %cmp13571, void %._crit_edge55, void %.lr.ph54" [conv_bckwd/main.cpp:128]   --->   Operation 984 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31" [conv_bckwd/main.cpp:128]   --->   Operation 985 'partselect' 'trunc_ln4' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i32 %select_ln126" [conv_bckwd/main.cpp:129]   --->   Operation 986 'trunc' 'trunc_ln129_3' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i9 %trunc_ln129_3" [conv_bckwd/main.cpp:129]   --->   Operation 987 'zext' 'zext_ln129_5' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 988 [1/1] (1.54ns)   --->   "%add_ln129_3 = add i30 %add_ln129_2, i30 %zext_ln129_5" [conv_bckwd/main.cpp:129]   --->   Operation 988 'add' 'add_ln129_3' <Predicate = (cmp13571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i30 %add_ln129_3" [conv_bckwd/main.cpp:129]   --->   Operation 989 'trunc' 'trunc_ln129_4' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln129_5 = trunc i30 %add_ln129_3" [conv_bckwd/main.cpp:129]   --->   Operation 990 'trunc' 'trunc_ln129_5' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 991 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln129_5, i2 0" [conv_bckwd/main.cpp:129]   --->   Operation 991 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp13571)> <Delay = 0.00>
ST_155 : Operation 992 [1/1] (1.54ns)   --->   "%add_ln129_4 = add i12 %p_shl5_cast, i12 %trunc_ln129_4" [conv_bckwd/main.cpp:129]   --->   Operation 992 'add' 'add_ln129_4' <Predicate = (cmp13571)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 46> <Delay = 7.30>
ST_156 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i30 %trunc_ln4" [conv_bckwd/main.cpp:128]   --->   Operation 993 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 994 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i32 %sext_ln128" [conv_bckwd/main.cpp:128]   --->   Operation 994 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 995 [1/1] (7.30ns)   --->   "%empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %FW_read" [conv_bckwd/main.cpp:128]   --->   Operation 995 'writereq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 996 [1/1] (1.58ns)   --->   "%br_ln128 = br void" [conv_bckwd/main.cpp:128]   --->   Operation 996 'br' 'br_ln128' <Predicate = true> <Delay = 1.58>

State 157 <SV = 47> <Delay = 4.80>
ST_157 : Operation 997 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln128, void %.split19, i31 0, void %.lr.ph54" [conv_bckwd/main.cpp:128]   --->   Operation 997 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 998 [1/1] (2.52ns)   --->   "%add_ln128 = add i31 %l_2, i31 1" [conv_bckwd/main.cpp:128]   --->   Operation 998 'add' 'add_ln128' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 999 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_bckwd/main.cpp:128]   --->   Operation 999 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1000 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1000 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1001 [1/1] (2.47ns)   --->   "%icmp_ln128 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_bckwd/main.cpp:128]   --->   Operation 1001 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1002 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1002 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.split19, void %._crit_edge55.loopexit" [conv_bckwd/main.cpp:128]   --->   Operation 1003 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln129_6 = trunc i31 %l_2" [conv_bckwd/main.cpp:129]   --->   Operation 1004 'trunc' 'trunc_ln129_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_157 : Operation 1005 [1/1] (1.54ns)   --->   "%add_ln129_5 = add i12 %add_ln129_4, i12 %trunc_ln129_6" [conv_bckwd/main.cpp:129]   --->   Operation 1005 'add' 'add_ln129_5' <Predicate = (!icmp_ln128)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln129_6 = zext i12 %add_ln129_5" [conv_bckwd/main.cpp:129]   --->   Operation 1006 'zext' 'zext_ln129_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_157 : Operation 1007 [1/1] (0.00ns)   --->   "%dwbuf_addr_1 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln129_6" [conv_bckwd/main.cpp:129]   --->   Operation 1007 'getelementptr' 'dwbuf_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_157 : Operation 1008 [2/2] (3.25ns)   --->   "%dwbuf_load = load i12 %dwbuf_addr_1" [conv_bckwd/main.cpp:129]   --->   Operation 1008 'load' 'dwbuf_load' <Predicate = (!icmp_ln128)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 158 <SV = 48> <Delay = 3.25>
ST_158 : Operation 1009 [1/2] (3.25ns)   --->   "%dwbuf_load = load i12 %dwbuf_addr_1" [conv_bckwd/main.cpp:129]   --->   Operation 1009 'load' 'dwbuf_load' <Predicate = (!icmp_ln128)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 159 <SV = 49> <Delay = 7.30>
ST_159 : Operation 1010 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_bckwd/main.cpp:128]   --->   Operation 1010 'specloopname' 'specloopname_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_159 : Operation 1011 [1/1] (0.00ns)   --->   "%bitcast_ln129 = bitcast i32 %dwbuf_load" [conv_bckwd/main.cpp:129]   --->   Operation 1011 'bitcast' 'bitcast_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_159 : Operation 1012 [1/1] (7.30ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %bitcast_ln129, i4 15" [conv_bckwd/main.cpp:129]   --->   Operation 1012 'write' 'write_ln129' <Predicate = (!icmp_ln128)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1013 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 160 <SV = 48> <Delay = 7.30>
ST_160 : Operation 1014 [5/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [conv_bckwd/main.cpp:127]   --->   Operation 1014 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 49> <Delay = 7.30>
ST_161 : Operation 1015 [4/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [conv_bckwd/main.cpp:127]   --->   Operation 1015 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 50> <Delay = 7.30>
ST_162 : Operation 1016 [3/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [conv_bckwd/main.cpp:127]   --->   Operation 1016 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 51> <Delay = 7.30>
ST_163 : Operation 1017 [2/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [conv_bckwd/main.cpp:127]   --->   Operation 1017 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 52> <Delay = 7.30>
ST_164 : Operation 1018 [1/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [conv_bckwd/main.cpp:127]   --->   Operation 1018 'writeresp' 'empty_93' <Predicate = (cmp13571)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1019 [1/1] (0.00ns)   --->   "%br_ln127 = br void %._crit_edge55" [conv_bckwd/main.cpp:127]   --->   Operation 1019 'br' 'br_ln127' <Predicate = (cmp13571)> <Delay = 0.00>
ST_164 : Operation 1020 [1/1] (2.55ns)   --->   "%add_ln127 = add i32 %select_ln126, i32 1" [conv_bckwd/main.cpp:127]   --->   Operation 1020 'add' 'add_ln127' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1021 [1/1] (3.52ns)   --->   "%add_ln126_1 = add i64 %indvar_flatten125, i64 1" [conv_bckwd/main.cpp:126]   --->   Operation 1021 'add' 'add_ln126_1' <Predicate = (!icmp_ln126)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1022 [1/1] (1.48ns)   --->   "%select_ln126_4 = select i1 %icmp_ln126, i64 1, i64 %add_ln126_1" [conv_bckwd/main.cpp:126]   --->   Operation 1022 'select' 'select_ln126_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1023 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1023 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 165 <SV = 37> <Delay = 3.52>
ST_165 : Operation 1024 [1/1] (0.00ns)   --->   "%indvar_flatten161 = phi i64 0, void %._crit_edge70, i64 %add_ln135_1, void %._crit_edge40" [conv_bckwd/main.cpp:135]   --->   Operation 1024 'phi' 'indvar_flatten161' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1025 [1/1] (0.00ns)   --->   "%i_7 = phi i32 0, void %._crit_edge70, i32 %select_ln135_1, void %._crit_edge40" [conv_bckwd/main.cpp:135]   --->   Operation 1025 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1026 [1/1] (0.00ns)   --->   "%j_6 = phi i32 0, void %._crit_edge70, i32 %add_ln136, void %._crit_edge40" [conv_bckwd/main.cpp:136]   --->   Operation 1026 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1027 [1/1] (3.52ns)   --->   "%add_ln135_1 = add i64 %indvar_flatten161, i64 1" [conv_bckwd/main.cpp:135]   --->   Operation 1027 'add' 'add_ln135_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1028 [1/1] (2.77ns)   --->   "%icmp_ln135 = icmp_eq  i64 %indvar_flatten161, i64 %bound" [conv_bckwd/main.cpp:135]   --->   Operation 1028 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1029 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %._crit_edge45.loopexit, void %._crit_edge50.loopexit" [conv_bckwd/main.cpp:135]   --->   Operation 1029 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1030 [1/1] (2.55ns)   --->   "%add_ln135 = add i32 %i_7, i32 1" [conv_bckwd/main.cpp:135]   --->   Operation 1030 'add' 'add_ln135' <Predicate = (!icmp_ln135)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1031 [1/1] (2.47ns)   --->   "%icmp_ln136 = icmp_eq  i32 %j_6, i32 %H_read" [conv_bckwd/main.cpp:136]   --->   Operation 1031 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln135)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1032 [1/1] (0.69ns)   --->   "%select_ln135 = select i1 %icmp_ln136, i32 0, i32 %j_6" [conv_bckwd/main.cpp:135]   --->   Operation 1032 'select' 'select_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1033 [1/1] (0.69ns)   --->   "%select_ln135_1 = select i1 %icmp_ln136, i32 %add_ln135, i32 %i_7" [conv_bckwd/main.cpp:135]   --->   Operation 1033 'select' 'select_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %select_ln135_1" [conv_bckwd/main.cpp:135]   --->   Operation 1034 'trunc' 'trunc_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_165 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = trunc i32 %select_ln135_1" [conv_bckwd/main.cpp:135]   --->   Operation 1035 'trunc' 'trunc_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_165 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %select_ln135" [conv_bckwd/main.cpp:136]   --->   Operation 1036 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_165 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln47, void %._crit_edge, void %.lr.ph" [conv_bckwd/main.cpp:144]   --->   Operation 1037 'br' 'br_ln144' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_165 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31" [conv_bckwd/main.cpp:144]   --->   Operation 1038 'partselect' 'trunc_ln5' <Predicate = (icmp_ln47 & icmp_ln135)> <Delay = 0.00>

State 166 <SV = 38> <Delay = 6.91>
ST_166 : Operation 1039 [2/2] (6.91ns)   --->   "%mul_ln135 = mul i30 %trunc_ln135, i30 %empty_46" [conv_bckwd/main.cpp:135]   --->   Operation 1039 'mul' 'mul_ln135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1040 [2/2] (6.91ns)   --->   "%empty_99 = mul i30 %trunc_ln136, i30 %trunc_ln37" [conv_bckwd/main.cpp:136]   --->   Operation 1040 'mul' 'empty_99' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 39> <Delay = 6.91>
ST_167 : Operation 1041 [1/2] (6.91ns)   --->   "%mul_ln135 = mul i30 %trunc_ln135, i30 %empty_46" [conv_bckwd/main.cpp:135]   --->   Operation 1041 'mul' 'mul_ln135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i4 %trunc_ln135_1" [conv_bckwd/main.cpp:138]   --->   Operation 1042 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1043 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i11 %zext_ln138, i11 100" [conv_bckwd/main.cpp:138]   --->   Operation 1043 'mul' 'mul_ln138' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1044 [1/2] (6.91ns)   --->   "%empty_99 = mul i30 %trunc_ln136, i30 %trunc_ln37" [conv_bckwd/main.cpp:136]   --->   Operation 1044 'mul' 'empty_99' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 40> <Delay = 5.04>
ST_168 : Operation 1045 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_135_29_VITIS_LOOP_136_30_str"   --->   Operation 1045 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i11 %mul_ln138" [conv_bckwd/main.cpp:136]   --->   Operation 1046 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1047 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv_bckwd/main.cpp:136]   --->   Operation 1047 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1048 [1/1] (2.49ns)   --->   "%empty_100 = add i30 %empty_99, i30 %mul_ln135" [conv_bckwd/main.cpp:136]   --->   Operation 1048 'add' 'empty_100' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_100, i2 0" [conv_bckwd/main.cpp:136]   --->   Operation 1049 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1050 [1/1] (2.55ns)   --->   "%empty_101 = add i32 %tmp_17, i32 %dx_read" [conv_bckwd/main.cpp:136]   --->   Operation 1050 'add' 'empty_101' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1051 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %cmp2176, void %._crit_edge40, void %.lr.ph39" [conv_bckwd/main.cpp:137]   --->   Operation 1051 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31" [conv_bckwd/main.cpp:137]   --->   Operation 1052 'partselect' 'trunc_ln7' <Predicate = (cmp2176)> <Delay = 0.00>
ST_168 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %select_ln135" [conv_bckwd/main.cpp:138]   --->   Operation 1053 'trunc' 'trunc_ln138' <Predicate = (cmp2176)> <Delay = 0.00>
ST_168 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i10 %trunc_ln138" [conv_bckwd/main.cpp:138]   --->   Operation 1054 'zext' 'zext_ln138_1' <Predicate = (cmp2176)> <Delay = 0.00>
ST_168 : Operation 1055 [1/1] (2.25ns) (grouped into DSP with root node mul_ln137)   --->   "%add_ln138 = add i12 %zext_ln136, i12 %zext_ln138_1" [conv_bckwd/main.cpp:138]   --->   Operation 1055 'add' 'add_ln138' <Predicate = (cmp2176)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1056 [1/1] (0.00ns) (grouped into DSP with root node mul_ln137)   --->   "%zext_ln137 = zext i12 %add_ln138" [conv_bckwd/main.cpp:137]   --->   Operation 1056 'zext' 'zext_ln137' <Predicate = (cmp2176)> <Delay = 0.00>
ST_168 : Operation 1057 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln137 = mul i17 %zext_ln137, i17 100" [conv_bckwd/main.cpp:137]   --->   Operation 1057 'mul' 'mul_ln137' <Predicate = (cmp2176)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 169 <SV = 41> <Delay = 1.05>
ST_169 : Operation 1058 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln137 = mul i17 %zext_ln137, i17 100" [conv_bckwd/main.cpp:137]   --->   Operation 1058 'mul' 'mul_ln137' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 170 <SV = 42> <Delay = 1.05>
ST_170 : Operation 1059 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln137 = mul i17 %zext_ln137, i17 100" [conv_bckwd/main.cpp:137]   --->   Operation 1059 'mul' 'mul_ln137' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 171 <SV = 43> <Delay = 7.30>
ST_171 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i30 %trunc_ln7" [conv_bckwd/main.cpp:137]   --->   Operation 1060 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1061 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i32 %sext_ln137" [conv_bckwd/main.cpp:137]   --->   Operation 1061 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1062 [1/1] (7.30ns)   --->   "%empty_96 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_8, i32 %W_read" [conv_bckwd/main.cpp:137]   --->   Operation 1062 'writereq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 1063 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln137 = mul i17 %zext_ln137, i17 100" [conv_bckwd/main.cpp:137]   --->   Operation 1063 'mul' 'mul_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1064 [1/1] (1.58ns)   --->   "%br_ln137 = br void" [conv_bckwd/main.cpp:137]   --->   Operation 1064 'br' 'br_ln137' <Predicate = true> <Delay = 1.58>

State 172 <SV = 44> <Delay = 5.36>
ST_172 : Operation 1065 [1/1] (0.00ns)   --->   "%k_6 = phi i31 %add_ln137, void %.split13, i31 0, void %.lr.ph39" [conv_bckwd/main.cpp:137]   --->   Operation 1065 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1066 [1/1] (2.52ns)   --->   "%add_ln137 = add i31 %k_6, i31 1" [conv_bckwd/main.cpp:137]   --->   Operation 1066 'add' 'add_ln137' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1067 [1/1] (0.00ns)   --->   "%k_6_cast = zext i31 %k_6" [conv_bckwd/main.cpp:137]   --->   Operation 1067 'zext' 'k_6_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1068 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1068 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1069 [1/1] (2.47ns)   --->   "%icmp_ln137 = icmp_eq  i32 %k_6_cast, i32 %W_read" [conv_bckwd/main.cpp:137]   --->   Operation 1069 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1070 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1070 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %.split13, void %._crit_edge40.loopexit" [conv_bckwd/main.cpp:137]   --->   Operation 1071 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i31 %k_6" [conv_bckwd/main.cpp:138]   --->   Operation 1072 'trunc' 'trunc_ln138_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_172 : Operation 1073 [1/1] (2.10ns)   --->   "%add_ln138_1 = add i17 %mul_ln137, i17 %trunc_ln138_1" [conv_bckwd/main.cpp:138]   --->   Operation 1073 'add' 'add_ln138_1' <Predicate = (!icmp_ln137)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i17 %add_ln138_1" [conv_bckwd/main.cpp:138]   --->   Operation 1074 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_172 : Operation 1075 [1/1] (0.00ns)   --->   "%dxbuf_addr_1 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln138_2" [conv_bckwd/main.cpp:138]   --->   Operation 1075 'getelementptr' 'dxbuf_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_172 : Operation 1076 [2/2] (3.25ns)   --->   "%dxbuf_load = load i17 %dxbuf_addr_1" [conv_bckwd/main.cpp:138]   --->   Operation 1076 'load' 'dxbuf_load' <Predicate = (!icmp_ln137)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>

State 173 <SV = 45> <Delay = 3.25>
ST_173 : Operation 1077 [1/2] (3.25ns)   --->   "%dxbuf_load = load i17 %dxbuf_addr_1" [conv_bckwd/main.cpp:138]   --->   Operation 1077 'load' 'dxbuf_load' <Predicate = (!icmp_ln137)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>

State 174 <SV = 46> <Delay = 7.30>
ST_174 : Operation 1078 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_bckwd/main.cpp:137]   --->   Operation 1078 'specloopname' 'specloopname_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_174 : Operation 1079 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast i32 %dxbuf_load" [conv_bckwd/main.cpp:138]   --->   Operation 1079 'bitcast' 'bitcast_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_174 : Operation 1080 [1/1] (7.30ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_8, i32 %bitcast_ln138, i4 15" [conv_bckwd/main.cpp:138]   --->   Operation 1080 'write' 'write_ln138' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 1081 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1081 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 175 <SV = 45> <Delay = 7.30>
ST_175 : Operation 1082 [5/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [conv_bckwd/main.cpp:136]   --->   Operation 1082 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 46> <Delay = 7.30>
ST_176 : Operation 1083 [4/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [conv_bckwd/main.cpp:136]   --->   Operation 1083 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 47> <Delay = 7.30>
ST_177 : Operation 1084 [3/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [conv_bckwd/main.cpp:136]   --->   Operation 1084 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 48> <Delay = 7.30>
ST_178 : Operation 1085 [2/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [conv_bckwd/main.cpp:136]   --->   Operation 1085 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 49> <Delay = 7.30>
ST_179 : Operation 1086 [1/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [conv_bckwd/main.cpp:136]   --->   Operation 1086 'writeresp' 'empty_98' <Predicate = (cmp2176)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 1087 [1/1] (0.00ns)   --->   "%br_ln136 = br void %._crit_edge40" [conv_bckwd/main.cpp:136]   --->   Operation 1087 'br' 'br_ln136' <Predicate = (cmp2176)> <Delay = 0.00>
ST_179 : Operation 1088 [1/1] (2.55ns)   --->   "%add_ln136 = add i32 %select_ln135, i32 1" [conv_bckwd/main.cpp:136]   --->   Operation 1088 'add' 'add_ln136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1089 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1089 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 180 <SV = 38> <Delay = 7.30>
ST_180 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %F_read" [conv_bckwd/main.cpp:144]   --->   Operation 1090 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i30 %trunc_ln5" [conv_bckwd/main.cpp:144]   --->   Operation 1091 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1092 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i32 %sext_ln144" [conv_bckwd/main.cpp:144]   --->   Operation 1092 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1093 [1/1] (7.30ns)   --->   "%empty_102 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %F_read" [conv_bckwd/main.cpp:144]   --->   Operation 1093 'writereq' 'empty_102' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 1094 [1/1] (1.58ns)   --->   "%br_ln144 = br void" [conv_bckwd/main.cpp:144]   --->   Operation 1094 'br' 'br_ln144' <Predicate = true> <Delay = 1.58>

State 181 <SV = 39> <Delay = 2.52>
ST_181 : Operation 1095 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln144, void %.split, i31 0, void %.lr.ph" [conv_bckwd/main.cpp:144]   --->   Operation 1095 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1096 [1/1] (2.52ns)   --->   "%add_ln144 = add i31 %i_8, i31 1" [conv_bckwd/main.cpp:144]   --->   Operation 1096 'add' 'add_ln144' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1097 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1097 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1098 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp_eq  i31 %i_8, i31 %trunc_ln144" [conv_bckwd/main.cpp:144]   --->   Operation 1098 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1099 [1/1] (0.00ns)   --->   "%empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1099 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split, void %._crit_edge.loopexit" [conv_bckwd/main.cpp:144]   --->   Operation 1100 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i31 %i_8" [conv_bckwd/main.cpp:145]   --->   Operation 1101 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_181 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %trunc_ln145" [conv_bckwd/main.cpp:145]   --->   Operation 1102 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_181 : Operation 1103 [1/1] (0.00ns)   --->   "%dbbuf_addr_2 = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln145" [conv_bckwd/main.cpp:145]   --->   Operation 1103 'getelementptr' 'dbbuf_addr_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_181 : Operation 1104 [2/2] (2.32ns)   --->   "%dbbuf_load_2 = load i4 %dbbuf_addr_2" [conv_bckwd/main.cpp:145]   --->   Operation 1104 'load' 'dbbuf_load_2' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 182 <SV = 40> <Delay = 2.32>
ST_182 : Operation 1105 [1/2] (2.32ns)   --->   "%dbbuf_load_2 = load i4 %dbbuf_addr_2" [conv_bckwd/main.cpp:145]   --->   Operation 1105 'load' 'dbbuf_load_2' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 183 <SV = 41> <Delay = 7.30>
ST_183 : Operation 1106 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_bckwd/main.cpp:144]   --->   Operation 1106 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_183 : Operation 1107 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %dbbuf_load_2" [conv_bckwd/main.cpp:145]   --->   Operation 1107 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_183 : Operation 1108 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %bitcast_ln145, i4 15" [conv_bckwd/main.cpp:145]   --->   Operation 1108 'write' 'write_ln145' <Predicate = (!icmp_ln144)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1109 'br' 'br_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 184 <SV = 40> <Delay = 7.30>
ST_184 : Operation 1110 [5/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [conv_bckwd/main.cpp:149]   --->   Operation 1110 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 41> <Delay = 7.30>
ST_185 : Operation 1111 [4/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [conv_bckwd/main.cpp:149]   --->   Operation 1111 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 42> <Delay = 7.30>
ST_186 : Operation 1112 [3/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [conv_bckwd/main.cpp:149]   --->   Operation 1112 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 43> <Delay = 7.30>
ST_187 : Operation 1113 [2/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [conv_bckwd/main.cpp:149]   --->   Operation 1113 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 44> <Delay = 7.30>
ST_188 : Operation 1114 [1/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [conv_bckwd/main.cpp:149]   --->   Operation 1114 'writeresp' 'empty_104' <Predicate = (icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 1115 [1/1] (0.00ns)   --->   "%br_ln149 = br void %._crit_edge" [conv_bckwd/main.cpp:149]   --->   Operation 1115 'br' 'br_ln149' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_188 : Operation 1116 [1/1] (0.00ns)   --->   "%ret_ln149 = ret" [conv_bckwd/main.cpp:149]   --->   Operation 1116 'ret' 'ret_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'FW' [53]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_46', conv_bckwd/main.cpp:37) [75]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_46', conv_bckwd/main.cpp:37) [75]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [155]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', conv_bckwd/main.cpp:37) [94]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', conv_bckwd/main.cpp:37) [94]  (6.91 ns)

 <State 7>: 5.04ns
The critical path consists of the following:
	'add' operation ('empty_50', conv_bckwd/main.cpp:38) [102]  (2.49 ns)
	'add' operation ('empty_51', conv_bckwd/main.cpp:38) [104]  (2.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_bckwd/main.cpp:39) [109]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:39) [110]  (7.3 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:39) with incoming values : ('add_ln39', conv_bckwd/main.cpp:39) [118]  (0 ns)
	'add' operation ('add_ln39', conv_bckwd/main.cpp:39) [119]  (2.52 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:40) [127]  (7.3 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln40', conv_bckwd/main.cpp:40) of variable 'bitcast_ln40', conv_bckwd/main.cpp:40 on array 'xbuf', conv_bckwd/main.cpp:33 [133]  (3.25 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln38', conv_bckwd/main.cpp:38) [138]  (2.55 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln60', conv_bckwd/main.cpp:60) [144]  (0 ns)
	'sub' operation ('sub_ln60_1', conv_bckwd/main.cpp:60) [145]  (4.37 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [155]  (6.91 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [158]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [158]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [158]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [158]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [158]  (6.98 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:48) with incoming values : ('select_ln48_3', conv_bckwd/main.cpp:48) [165]  (0 ns)
	'mul' operation ('empty_55', conv_bckwd/main.cpp:48) [169]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_55', conv_bckwd/main.cpp:48) [169]  (6.91 ns)

 <State 28>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln47', conv_bckwd/main.cpp:47) [174]  (2.52 ns)
	'select' operation ('select_ln47_1', conv_bckwd/main.cpp:47) [178]  (0.733 ns)
	'add' operation ('add_ln51', conv_bckwd/main.cpp:51) [186]  (1.87 ns)
	'add' operation ('add_ln51_1', conv_bckwd/main.cpp:51) [202]  (1.92 ns)

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_bckwd/main.cpp:47) [180]  (6.91 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_bckwd/main.cpp:47) [180]  (6.91 ns)

 <State 31>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln47_2', conv_bckwd/main.cpp:47) [188]  (0 ns)
	'select' operation ('select_ln48_1', conv_bckwd/main.cpp:48) [198]  (0.768 ns)
	'add' operation ('empty_59', conv_bckwd/main.cpp:47) [212]  (4.31 ns)

 <State 32>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_60', conv_bckwd/main.cpp:47) [214]  (2.55 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', conv_bckwd/main.cpp:50) [219]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:50) [220]  (7.3 ns)

 <State 40>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:50) with incoming values : ('add_ln50', conv_bckwd/main.cpp:50) [230]  (0 ns)
	'add' operation ('add_ln50', conv_bckwd/main.cpp:50) [231]  (2.52 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:51) [239]  (7.3 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln51', conv_bckwd/main.cpp:51) of variable 'bitcast_ln51', conv_bckwd/main.cpp:51 on array 'wbuf', conv_bckwd/main.cpp:34 [245]  (3.25 ns)

 <State 43>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln48_1', conv_bckwd/main.cpp:48) [251]  (3.52 ns)
	'select' operation ('select_ln48_4', conv_bckwd/main.cpp:48) [252]  (1.48 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln60', conv_bckwd/main.cpp:60) [266]  (6.91 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln60', conv_bckwd/main.cpp:60) [266]  (6.91 ns)

 <State 46>: 3.49ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten44', conv_bckwd/main.cpp:66) with incoming values : ('add_ln66_3', conv_bckwd/main.cpp:66) [269]  (0 ns)
	'add' operation ('add_ln66_3', conv_bckwd/main.cpp:66) [272]  (3.49 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln66', conv_bckwd/main.cpp:66) [282]  (6.91 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln66', conv_bckwd/main.cpp:66) [282]  (6.91 ns)

 <State 49>: 3.19ns
The critical path consists of the following:
	'select' operation ('select_ln66', conv_bckwd/main.cpp:66) [279]  (0.698 ns)
	'add' operation ('tmp', conv_bckwd/main.cpp:67) [289]  (2.49 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_64', conv_bckwd/main.cpp:66) [290]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_64', conv_bckwd/main.cpp:66) [290]  (6.91 ns)

 <State 52>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_65', conv_bckwd/main.cpp:66) [292]  (2.55 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_bckwd/main.cpp:68) [297]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:68) [298]  (7.3 ns)

 <State 60>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:68) with incoming values : ('add_ln68', conv_bckwd/main.cpp:68) [306]  (0 ns)
	'add' operation ('add_ln68', conv_bckwd/main.cpp:68) [307]  (2.55 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:69) [313]  (7.3 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln69', conv_bckwd/main.cpp:69) of variable 'bitcast_ln69', conv_bckwd/main.cpp:69 on array 'dybuf', conv_bckwd/main.cpp:35 [319]  (3.25 ns)

 <State 63>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln67', conv_bckwd/main.cpp:67) [324]  (2.55 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:83) with incoming values : ('select_ln83_3', conv_bckwd/main.cpp:83) [332]  (0 ns)
	'mul' operation ('empty_66', conv_bckwd/main.cpp:83) [336]  (6.91 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_66', conv_bckwd/main.cpp:83) [336]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln82', conv_bckwd/main.cpp:82) [347]  (6.91 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln82', conv_bckwd/main.cpp:82) [347]  (6.91 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid153', conv_bckwd/main.cpp:83) [364]  (6.91 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln82_2', conv_bckwd/main.cpp:82) [355]  (0 ns)
	'select' operation ('select_ln83_1', conv_bckwd/main.cpp:83) [365]  (0.768 ns)
	'add' operation ('empty_70', conv_bckwd/main.cpp:82) [379]  (4.31 ns)

 <State 70>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln86_2', conv_bckwd/main.cpp:86) [373]  (1.64 ns)
	'add' operation ('add_ln86_3', conv_bckwd/main.cpp:86) [390]  (1.55 ns)
	'add' operation ('add_ln86_4', conv_bckwd/main.cpp:86) [394]  (1.55 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', conv_bckwd/main.cpp:85) [386]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:85) [387]  (7.3 ns)

 <State 78>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:85) with incoming values : ('add_ln85', conv_bckwd/main.cpp:85) [397]  (0 ns)
	'add' operation ('add_ln85', conv_bckwd/main.cpp:85) [398]  (2.52 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:86) [406]  (7.3 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln86', conv_bckwd/main.cpp:86) of variable 'bitcast_ln86', conv_bckwd/main.cpp:86 on array 'dwbuf', conv_bckwd/main.cpp:78 [412]  (3.25 ns)

 <State 81>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln83_1', conv_bckwd/main.cpp:83) [418]  (3.52 ns)
	'select' operation ('select_ln83_4', conv_bckwd/main.cpp:83) [419]  (1.48 ns)

 <State 82>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten89', conv_bckwd/main.cpp:92) with incoming values : ('add_ln92_1', conv_bckwd/main.cpp:92) [429]  (0 ns)
	'add' operation ('add_ln92_1', conv_bckwd/main.cpp:92) [432]  (3.52 ns)

 <State 83>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln92', conv_bckwd/main.cpp:92) [442]  (6.91 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln92', conv_bckwd/main.cpp:92) [442]  (6.91 ns)

 <State 85>: 5.04ns
The critical path consists of the following:
	'add' operation ('empty_75', conv_bckwd/main.cpp:93) [450]  (2.49 ns)
	'add' operation ('empty_76', conv_bckwd/main.cpp:93) [452]  (2.55 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', conv_bckwd/main.cpp:94) [457]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:94) [458]  (7.3 ns)

 <State 93>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:94) with incoming values : ('add_ln94', conv_bckwd/main.cpp:94) [466]  (0 ns)
	'add' operation ('add_ln94', conv_bckwd/main.cpp:94) [467]  (2.52 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:95) [475]  (7.3 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln95', conv_bckwd/main.cpp:95) of variable 'bitcast_ln95', conv_bckwd/main.cpp:95 on array 'dxbuf', conv_bckwd/main.cpp:77 [481]  (3.25 ns)

 <State 96>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln93', conv_bckwd/main.cpp:93) [486]  (2.55 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_bckwd/main.cpp:101) [494]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:101) [495]  (7.3 ns)

 <State 98>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:101) with incoming values : ('add_ln101', conv_bckwd/main.cpp:101) [498]  (0 ns)
	'add' operation ('add_ln101', conv_bckwd/main.cpp:101) [499]  (2.52 ns)

 <State 99>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_load', conv_bckwd/main.cpp:102) on array 'dbbuf', conv_bckwd/main.cpp:79 [509]  (2.32 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:102) [511]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:107) [514]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:107) [514]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:107) [514]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:107) [514]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:107) [514]  (7.3 ns)

 <State 106>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln107_1', conv_bckwd/main.cpp:107) [529]  (6.98 ns)

 <State 107>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln107_1', conv_bckwd/main.cpp:107) [529]  (6.98 ns)

 <State 108>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound122', conv_bckwd/main.cpp:107) [695]  (6.91 ns)

 <State 109>: 3.3ns
The critical path consists of the following:
	'phi' operation ('h', conv_bckwd/main.cpp:108) with incoming values : ('add_ln108', conv_bckwd/main.cpp:108) [556]  (0 ns)
	'add' operation of DSP[569] ('empty_84', conv_bckwd/main.cpp:114) [567]  (2.25 ns)
	'mul' operation of DSP[569] ('mul_ln109', conv_bckwd/main.cpp:109) [569]  (1.05 ns)

 <State 110>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[569] ('mul_ln109', conv_bckwd/main.cpp:109) [569]  (1.05 ns)

 <State 111>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_load_1', conv_bckwd/main.cpp:118) on array 'dbbuf', conv_bckwd/main.cpp:79 [564]  (2.32 ns)

 <State 112>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_load_1', conv_bckwd/main.cpp:118) on array 'dbbuf', conv_bckwd/main.cpp:79 [564]  (2.32 ns)

 <State 113>: 5.36ns
The critical path consists of the following:
	'phi' operation ('w', conv_bckwd/main.cpp:109) with incoming values : ('add_ln109', conv_bckwd/main.cpp:109) [572]  (0 ns)
	'add' operation ('empty_86', conv_bckwd/main.cpp:109) [580]  (2.11 ns)
	'getelementptr' operation ('dybuf_addr_1', conv_bckwd/main.cpp:109) [582]  (0 ns)
	'load' operation ('dybuf_load', conv_bckwd/main.cpp:109) on array 'dybuf', conv_bckwd/main.cpp:35 [583]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('dybuf_load', conv_bckwd/main.cpp:109) on array 'dybuf', conv_bckwd/main.cpp:35 [583]  (3.25 ns)

 <State 115>: 4.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten97', conv_bckwd/main.cpp:111) with incoming values : ('select_ln111_4', conv_bckwd/main.cpp:111) [590]  (0 ns)
	'icmp' operation ('icmp_ln111', conv_bckwd/main.cpp:111) [602]  (2.78 ns)
	'select' operation ('select_ln110_1', conv_bckwd/main.cpp:110) [604]  (0.698 ns)
	'mul' operation of DSP[635] ('mul_ln113', conv_bckwd/main.cpp:113) [608]  (1.05 ns)

 <State 116>: 7.21ns
The critical path consists of the following:
	'phi' operation ('fh', conv_bckwd/main.cpp:111) with incoming values : ('select_ln111_3', conv_bckwd/main.cpp:111) [591]  (0 ns)
	'select' operation ('select_ln110', conv_bckwd/main.cpp:110) [603]  (0.698 ns)
	'add' operation ('add_ln111', conv_bckwd/main.cpp:111) [619]  (2.55 ns)
	'add' operation ('add_ln113_4', conv_bckwd/main.cpp:113) [631]  (1.73 ns)
	'select' operation ('select_ln111_2', conv_bckwd/main.cpp:111) [632]  (0.687 ns)
	'add' operation ('add_ln114_3', conv_bckwd/main.cpp:114) [638]  (1.55 ns)

 <State 117>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln114_4', conv_bckwd/main.cpp:114) [642]  (0 ns)
	'add' operation ('add_ln114_5', conv_bckwd/main.cpp:114) [656]  (3.79 ns)
	'getelementptr' operation ('wbuf_addr_1', conv_bckwd/main.cpp:114) [658]  (0 ns)
	'load' operation ('wbuf_load', conv_bckwd/main.cpp:114) on array 'wbuf', conv_bckwd/main.cpp:34 [665]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_load', conv_bckwd/main.cpp:114) on array 'wbuf', conv_bckwd/main.cpp:34 [665]  (3.25 ns)

 <State 119>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', conv_bckwd/main.cpp:114) [666]  (5.7 ns)

 <State 120>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', conv_bckwd/main.cpp:114) [666]  (5.7 ns)

 <State 121>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', conv_bckwd/main.cpp:114) [666]  (5.7 ns)

 <State 122>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', conv_bckwd/main.cpp:114) [666]  (5.7 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', conv_bckwd/main.cpp:114) [672]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', conv_bckwd/main.cpp:114) [672]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', conv_bckwd/main.cpp:114) [672]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', conv_bckwd/main.cpp:114) [672]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', conv_bckwd/main.cpp:113) [663]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', conv_bckwd/main.cpp:113) [663]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', conv_bckwd/main.cpp:113) [663]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', conv_bckwd/main.cpp:113) [663]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', conv_bckwd/main.cpp:113) [663]  (7.26 ns)

 <State 132>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', conv_bckwd/main.cpp:113) of variable 'add1', conv_bckwd/main.cpp:113 on array 'dwbuf', conv_bckwd/main.cpp:78 [664]  (3.25 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', conv_bckwd/main.cpp:118) [681]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', conv_bckwd/main.cpp:118) [681]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', conv_bckwd/main.cpp:118) [681]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', conv_bckwd/main.cpp:118) [681]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', conv_bckwd/main.cpp:118) [681]  (7.26 ns)

 <State 138>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound122', conv_bckwd/main.cpp:107) [695]  (6.91 ns)

 <State 139>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound130', conv_bckwd/main.cpp:101) [698]  (6.98 ns)

 <State 140>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound130', conv_bckwd/main.cpp:101) [698]  (6.98 ns)

 <State 141>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound130', conv_bckwd/main.cpp:101) [698]  (6.98 ns)

 <State 142>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound130', conv_bckwd/main.cpp:101) [698]  (6.98 ns)

 <State 143>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound130', conv_bckwd/main.cpp:101) [698]  (6.98 ns)

 <State 144>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:125) with incoming values : ('select_ln125_2', conv_bckwd/main.cpp:125) [703]  (0 ns)
	'mul' operation ('empty_90', conv_bckwd/main.cpp:125) [709]  (6.91 ns)

 <State 145>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_90', conv_bckwd/main.cpp:125) [709]  (6.91 ns)

 <State 146>: 3.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten125', conv_bckwd/main.cpp:126) with incoming values : ('select_ln126_4', conv_bckwd/main.cpp:126) [704]  (0 ns)
	'icmp' operation ('icmp_ln126', conv_bckwd/main.cpp:126) [718]  (2.78 ns)
	'select' operation ('select_ln125_5', conv_bckwd/main.cpp:125) [734]  (0.993 ns)

 <State 147>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1136', conv_bckwd/main.cpp:125) [721]  (6.91 ns)

 <State 148>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1136', conv_bckwd/main.cpp:125) [721]  (6.91 ns)

 <State 149>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln125', conv_bckwd/main.cpp:125) [719]  (0.698 ns)
	'add' operation ('add_ln126', conv_bckwd/main.cpp:126) [735]  (2.55 ns)
	'add' operation ('tmp2_mid1', conv_bckwd/main.cpp:126) [740]  (2.49 ns)
	'select' operation ('select_ln126_1', conv_bckwd/main.cpp:126) [741]  (0.768 ns)

 <State 150>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln126', conv_bckwd/main.cpp:126) [742]  (6.91 ns)

 <State 151>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln126', conv_bckwd/main.cpp:126) [742]  (6.91 ns)

 <State 152>: 3.47ns
The critical path consists of the following:
	'or' operation ('or_ln126', conv_bckwd/main.cpp:126) [737]  (0 ns)
	'select' operation ('select_ln126', conv_bckwd/main.cpp:126) [738]  (0.978 ns)
	'add' operation ('tmp4', conv_bckwd/main.cpp:127) [754]  (2.49 ns)

 <State 153>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_94', conv_bckwd/main.cpp:127) [755]  (6.91 ns)

 <State 154>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_94', conv_bckwd/main.cpp:127) [755]  (6.91 ns)

 <State 155>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln129_2', conv_bckwd/main.cpp:129) [750]  (1.64 ns)
	'add' operation ('add_ln129_3', conv_bckwd/main.cpp:129) [766]  (1.55 ns)
	'add' operation ('add_ln129_4', conv_bckwd/main.cpp:129) [770]  (1.55 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7', conv_bckwd/main.cpp:128) [762]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:128) [763]  (7.3 ns)

 <State 157>: 4.8ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:128) with incoming values : ('add_ln128', conv_bckwd/main.cpp:128) [773]  (0 ns)
	'add' operation ('add_ln129_5', conv_bckwd/main.cpp:129) [783]  (1.55 ns)
	'getelementptr' operation ('dwbuf_addr_1', conv_bckwd/main.cpp:129) [785]  (0 ns)
	'load' operation ('dwbuf_load', conv_bckwd/main.cpp:129) on array 'dwbuf', conv_bckwd/main.cpp:78 [786]  (3.25 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_load', conv_bckwd/main.cpp:129) on array 'dwbuf', conv_bckwd/main.cpp:78 [786]  (3.25 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:129) [788]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:127) [791]  (7.3 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:127) [791]  (7.3 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:127) [791]  (7.3 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:127) [791]  (7.3 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:127) [791]  (7.3 ns)

 <State 165>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten161', conv_bckwd/main.cpp:135) with incoming values : ('add_ln135_1', conv_bckwd/main.cpp:135) [803]  (0 ns)
	'add' operation ('add_ln135_1', conv_bckwd/main.cpp:135) [806]  (3.52 ns)

 <State 166>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln135', conv_bckwd/main.cpp:135) [816]  (6.91 ns)

 <State 167>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln135', conv_bckwd/main.cpp:135) [816]  (6.91 ns)

 <State 168>: 5.04ns
The critical path consists of the following:
	'add' operation ('empty_100', conv_bckwd/main.cpp:136) [824]  (2.49 ns)
	'add' operation ('empty_101', conv_bckwd/main.cpp:136) [826]  (2.55 ns)

 <State 169>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[837] ('mul_ln137', conv_bckwd/main.cpp:137) [837]  (1.05 ns)

 <State 170>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[837] ('mul_ln137', conv_bckwd/main.cpp:137) [837]  (1.05 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_8', conv_bckwd/main.cpp:137) [831]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:137) [832]  (7.3 ns)

 <State 172>: 5.36ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:137) with incoming values : ('add_ln137', conv_bckwd/main.cpp:137) [840]  (0 ns)
	'add' operation ('add_ln138_1', conv_bckwd/main.cpp:138) [850]  (2.11 ns)
	'getelementptr' operation ('dxbuf_addr_1', conv_bckwd/main.cpp:138) [852]  (0 ns)
	'load' operation ('dxbuf_load', conv_bckwd/main.cpp:138) on array 'dxbuf', conv_bckwd/main.cpp:77 [853]  (3.25 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_load', conv_bckwd/main.cpp:138) on array 'dxbuf', conv_bckwd/main.cpp:77 [853]  (3.25 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:138) [855]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:136) [858]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:136) [858]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:136) [858]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:136) [858]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:136) [858]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_6', conv_bckwd/main.cpp:144) [869]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:144) [870]  (7.3 ns)

 <State 181>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:144) with incoming values : ('add_ln144', conv_bckwd/main.cpp:144) [873]  (0 ns)
	'add' operation ('add_ln144', conv_bckwd/main.cpp:144) [874]  (2.52 ns)

 <State 182>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_load_2', conv_bckwd/main.cpp:145) on array 'dbbuf', conv_bckwd/main.cpp:79 [884]  (2.32 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:145) [886]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:149) [889]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:149) [889]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:149) [889]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:149) [889]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:149) [889]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
