// Seed: 3670655599
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  tri0  id_6,
    output uwire module_0
);
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7 = 1;
  supply1 id_12 = id_4 + 1;
  wire id_13;
  wire id_14;
  tri  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  wire id_38, id_39;
  wire id_40, id_41, id_42, id_43;
  assign id_37 = 1'h0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wor id_2
    , id_14, id_15,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output uwire id_9
    , id_16,
    output wor id_10,
    input uwire id_11,
    output wor id_12
);
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_5, id_1, id_5, id_8, id_12
  );
endmodule
