INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Studies/Subjects/Semester 6/System on Programmable Chip Practice/Project Final/UART_Controller.srcs/sim_1/new/Quiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Quiz
