From d6b1437e18a02f83eea9a095a6eadd11ff2ef823 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Wed, 22 Oct 2014 11:52:51 -0700
Subject: [PATCH 001/184] MIPS: OCTEON: Define cpu_has_local_ebase to 0

Source: Cavium Networks, Inc.
MR: 00000
Type: Integration
Disposition: Merged from Octeon Tree
ChangeID: 3e506f42d5eb68703f60f81d0638f94f55357e79
Description:

In OCTEON we run with all CPUs using the same ebase, so we don't need
to regenerate the TLBRefill handler per CPU.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
[Original patch taken from octeon-linux-kernel-patches-SDK-3.1.2-release]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h b/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
index 2eea7e3..201fa3d 100644
--- a/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
+++ b/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
@@ -84,4 +84,6 @@
  */
 #define MAX_DMA32_PFN (((1ULL << 32) - (1ULL << 28)) >> PAGE_SHIFT)
 
+#define cpu_has_local_ebase	0
+
 #endif
-- 
1.9.1

