0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v,1766662690,verilog,,C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v,,uart_data,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v,1766077991,verilog,,C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_1/project_1.srcs/sources_1/new/uart_data_tb.v,,udp_envelope,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_1/project_1.srcs/sources_1/new/uart_data_tb.v,1766663136,verilog,,,,udp_envelope_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
