Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Fri Dec 08 05:35:42 2017
| Host              : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file mySystem_wrapper_timing_summary_routed.rpt -rpx mySystem_wrapper_timing_summary_routed.rpx
| Design            : mySystem_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.20 04-04-2016
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 69 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.793        0.000                      0                12595        0.004        0.000                      0                12595        0.464        0.000                       0                  8619  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                  ------------           ----------      --------------
CLK_IN1_D_clk_p                                                        {0.000 1.666}          3.332           300.120         
  clk_out1_mySystem_clk_wiz_0_0                                        {0.000 4.998}          9.996           100.040         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}         30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}         60.000          16.667          
refclk                                                                 {0.000 2.604}          5.209           191.975         
  common0_qpll0_clk_out                                                {0.000 0.065}          0.130           7679.017        
    txoutclk_out[0]                                                    {0.000 2.604}          5.209           191.975         
  common0_qpll0_refclk_out                                             {0.000 2.604}          5.209           191.975         
  common1_qpll0_clk_out                                                {0.000 0.065}          0.130           7679.017        
  common1_qpll0_refclk_out                                             {0.000 2.604}          5.209           191.975         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_clk_p                                                                                                                                                                                                          0.666        0.000                       0                     1  
  clk_out1_mySystem_clk_wiz_0_0                                              7.796        0.000                      0                  321        0.040        0.000                      0                  321        3.198        0.000                       0                   269  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.973        0.000                      0                  571        0.050        0.000                      0                  571       14.332        0.000                       0                   278  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.707        0.000                      0                    1        0.073        0.000                      0                    1       29.725        0.000                       0                     2  
    txoutclk_out[0]                                                          0.793        0.000                      0                11392        0.004        0.000                      0                11392        0.464        0.000                       0                  8069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.965        0.000                      0                   18        0.033        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out1_mySystem_clk_wiz_0_0                                      clk_out1_mySystem_clk_wiz_0_0                                            8.457        0.000                      0                   35        0.165        0.000                      0                   35  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.747        0.000                      0                  102        0.092        0.000                      0                  102  
**async_default**                                                  txoutclk_out[0]                                                    txoutclk_out[0]                                                          3.887        0.000                      0                  155        0.079        0.000                      0                  155  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_clk_p
  To Clock:  CLK_IN1_D_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_IN1_D_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         3.332       2.261      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mySystem_clk_wiz_0_0
  To Clock:  clk_out1_mySystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.118ns (16.785%)  route 0.585ns (83.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.701 - 9.996 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.002ns, distribution 1.165ns)
  Clock Net Delay (Destination): 0.406ns (routing 0.136ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505     1.915    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.998 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf_en/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.167     3.165    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk
    SLICE_X0Y89          FDRE                                         r  mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.283 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.585     3.868    mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y35         BUFGCE                                       r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
    X0Y1 (CLOCK_ROOT)    net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE                                       r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism              0.129    11.830    
                         clock uncertainty           -0.065    11.765    
    BUFGCE_X0Y35         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.101    11.664    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.531ns (31.588%)  route 1.150ns (68.412%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 14.468 - 9.996 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.973ns (routing 1.689ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.553ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.973     4.938    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.053 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=3, routed)           0.309     5.362    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[8]
    SLICE_X96Y230        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.550 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.285     5.835    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.875 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.529     6.404    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X98Y233        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     6.592 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.027     6.619    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1_n_0
    SLICE_X98Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.692    14.468    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
                         clock pessimism              0.364    14.832    
                         clock uncertainty           -0.065    14.767    
    SLICE_X98Y233        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.826    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.485ns (30.522%)  route 1.104ns (69.478%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.466 - 9.996 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.016ns (routing 1.689ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.690ns (routing 1.553ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.016     4.981    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.094 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/Q
                         net (fo=8, routed)           0.315     5.409    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_sat
    SLICE_X99Y236        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.541 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.334     5.875    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y235        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     6.048 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.048    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y235        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.115 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.455     6.570    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.690    14.466    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.426    14.892    
                         clock uncertainty           -0.065    14.828    
    SLICE_X98Y235        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    14.778    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.485ns (30.619%)  route 1.099ns (69.381%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.466 - 9.996 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.016ns (routing 1.689ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.690ns (routing 1.553ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.016     4.981    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.094 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/Q
                         net (fo=8, routed)           0.315     5.409    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_sat
    SLICE_X99Y236        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.541 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.334     5.875    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y235        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     6.048 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.048    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y235        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.115 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.450     6.565    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.690    14.466    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.426    14.892    
                         clock uncertainty           -0.065    14.828    
    SLICE_X98Y235        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.781    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.485ns (30.696%)  route 1.095ns (69.304%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 14.468 - 9.996 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.016ns (routing 1.689ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.553ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.016     4.981    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.094 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/Q
                         net (fo=8, routed)           0.315     5.409    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_sat
    SLICE_X99Y236        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.541 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.334     5.875    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y235        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     6.048 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.048    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y235        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.115 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.446     6.561    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.692    14.468    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.445    14.913    
                         clock uncertainty           -0.065    14.848    
    SLICE_X98Y236        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.801    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.302ns (20.685%)  route 1.158ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.448 - 9.996 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.689ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.972     4.937    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.051 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.611     5.662    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[3]
    SLICE_X95Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.850 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.547     6.397    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.672    14.448    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism              0.428    14.876    
                         clock uncertainty           -0.065    14.811    
    SLICE_X96Y230        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.763    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.302ns (20.685%)  route 1.158ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.448 - 9.996 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.689ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.972     4.937    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.051 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.611     5.662    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[3]
    SLICE_X95Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.850 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.547     6.397    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.672    14.448    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.428    14.876    
                         clock uncertainty           -0.065    14.811    
    SLICE_X96Y230        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048    14.763    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.302ns (20.742%)  route 1.154ns (79.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.448 - 9.996 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.689ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.972     4.937    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.051 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.611     5.662    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[3]
    SLICE_X95Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.850 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.543     6.393    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.672    14.448    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/C
                         clock pessimism              0.428    14.876    
                         clock uncertainty           -0.065    14.811    
    SLICE_X96Y230        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.764    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.302ns (20.742%)  route 1.154ns (79.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.448 - 9.996 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.689ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.972     4.937    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.051 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.611     5.662    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[3]
    SLICE_X95Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.850 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.543     6.393    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.672    14.448    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y230        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism              0.428    14.876    
                         clock uncertainty           -0.065    14.811    
    SLICE_X96Y230        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    14.764    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.377ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.615ns (40.810%)  route 0.892ns (59.190%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.472 - 9.996 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 1.689ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.553ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.984     4.949    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y234        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y234        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.063 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/Q
                         net (fo=2, routed)           0.334     5.397    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]
    SLICE_X97Y235        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.569 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_8/O
                         net (fo=1, routed)           0.286     5.855    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_8_n_0
    SLICE_X98Y233        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     6.040 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.227     6.267    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y235        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     6.411 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.045     6.456    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X99Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.696    14.472    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y235        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.364    14.836    
                         clock uncertainty           -0.065    14.771    
    SLICE_X99Y235        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    14.833    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  8.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.961ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y234        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y234        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.255 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_sat_reg/Q
                         net (fo=5, routed)           0.075     2.330    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_sat
    SLICE_X93Y233        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.345 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/__15/O
                         net (fo=1, routed)           0.016     2.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/__15_n_0
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.634     2.511    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.246     2.265    
    SLICE_X93Y233        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.321    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.416ns (routing 0.866ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.961ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.416     2.217    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y236        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.265 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.071     2.336    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_ctr[1]
    SLICE_X99Y236        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.351 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_i_1/O
                         net (fo=1, routed)           0.015     2.366    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_i_1_n_0
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.640     2.517    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y236        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg/C
                         clock pessimism             -0.258     2.259    
    SLICE_X99Y236        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.315    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.414ns (routing 0.866ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.414     2.215    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.263 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=9, routed)           0.076     2.339    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all[0]
    SLICE_X93Y233        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     2.354 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_i_1/O
                         net (fo=1, routed)           0.012     2.366    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_i_1_n_0
    SLICE_X93Y233        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/C
                         clock pessimism             -0.257     2.257    
    SLICE_X93Y233        FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.313    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      1.402ns (routing 0.866ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.961ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.402     2.203    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.252 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.039     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[2]
    SLICE_X96Y228        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     2.306 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     2.318    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/p_0_in__0__0[5]
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.610     2.487    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X96Y228        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.279     2.208    
    SLICE_X96Y228        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.264    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      1.416ns (routing 0.866ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.416     2.217    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.266 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     2.301    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/rst_in_out_reg_0
    SLICE_X93Y233        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     2.316 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_i_1/O
                         net (fo=1, routed)           0.016     2.332    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_i_1_n_0
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                         clock pessimism             -0.292     2.222    
    SLICE_X93Y233        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.278    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.417ns (routing 0.866ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.417     2.218    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.267 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.035     2.302    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat
    SLICE_X98Y233        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     2.317 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.333    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1_n_0
    SLICE_X98Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
                         clock pessimism             -0.291     2.223    
    SLICE_X98Y233        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.279    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      1.415ns (routing 0.866ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.961ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.415     2.216    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.265 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.035     2.300    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all
    SLICE_X92Y233        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.315 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_i_1/O
                         net (fo=1, routed)           0.016     2.331    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_i_1_n_0
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.634     2.511    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                         clock pessimism             -0.290     2.221    
    SLICE_X92Y233        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.277    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.101ns (66.013%)  route 0.052ns (33.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.416ns (routing 0.866ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.961ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.416     2.217    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y233        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.265 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=12, routed)          0.040     2.305    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_tx_inst/out[1]
    SLICE_X99Y233        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.053     2.358 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1/O
                         net (fo=1, routed)           0.012     2.370    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_tx_inst_n_2
    SLICE_X99Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.640     2.517    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_done_int_reg/C
                         clock pessimism             -0.258     2.259    
    SLICE_X99Y233        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.315    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.063ns (41.176%)  route 0.090ns (58.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.414ns (routing 0.866ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.414     2.215    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.263 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=9, routed)           0.075     2.338    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all[0]
    SLICE_X93Y233        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.353 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.015     2.368    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X93Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.257     2.257    
    SLICE_X93Y233        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.313    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.417ns (routing 0.866ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.417     2.218    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y235        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y235        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.267 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.037     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X98Y235        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.319 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.015     2.334    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_0
    SLICE_X98Y235        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y235        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.291     2.223    
    SLICE_X98Y235        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.279    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mySystem_clk_wiz_0_0
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y15  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         9.996       8.617      BUFGCE_X0Y35         mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I              n/a            1.379         9.996       8.617      BUFGCE_X0Y40         mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf_en/I
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    

Slack (MET) :             26.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.450ns (17.964%)  route 2.055ns (82.036%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     5.337 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.391     5.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X87Y239        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.798 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.872     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X94Y238        RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 26.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      1.058ns (routing 0.495ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.548ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.058     1.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y238        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.961 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.144     2.105    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.234     2.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y238        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.406     1.993    
    SLICE_X94Y238        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.062     2.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.029ns (routing 0.495ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.548ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.029     1.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X82Y234        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.933 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.110     2.043    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_8
    SLICE_X82Y236        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.209     2.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X82Y236        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.437     1.937    
    SLICE_X82Y236        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.022ns (routing 0.495ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.548ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.022     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/CLK
    SLICE_X82Y239        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y239        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.925 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.034     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X82Y239        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     1.974 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.014     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2_n_0
    SLICE_X82Y239        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.192     2.357    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/CLK
    SLICE_X82Y239        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.476     1.881    
    SLICE_X82Y239        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.937    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.012ns (routing 0.495ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.548ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.012     1.867    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y238        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.916 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.035     1.951    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y238        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.966 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.016     1.982    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.183     2.348    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.476     1.872    
    SLICE_X80Y238        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      1.021ns (routing 0.495ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.548ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.021     1.876    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.925 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/Q
                         net (fo=5, routed)           0.040     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[2]
    SLICE_X79Y237        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     1.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.012     1.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.198     2.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism             -0.482     1.881    
    SLICE_X79Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.094ns (63.513%)  route 0.054ns (36.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.049ns (routing 0.495ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.548ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.049     1.904    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/CLK
    SLICE_X82Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.952 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=4, routed)           0.038     1.990    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]_0
    SLICE_X82Y240        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046     2.036 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.016     2.052    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X82Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.229     2.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/CLK
    SLICE_X82Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.453     1.941    
    SLICE_X82Y240        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Net Delay (Source):      1.029ns (routing 0.495ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.548ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.029     1.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X83Y236        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y236        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.933 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.038     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/p_2_out
    SLICE_X83Y236        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.986 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=1, routed)           0.015     2.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X83Y236        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.208     2.373    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X83Y236        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.484     1.889    
    SLICE_X83Y236        FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Net Delay (Source):      1.023ns (routing 0.495ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.548ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.023     1.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X84Y234        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y234        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.927 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.038     1.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[3]
    SLICE_X84Y234        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.980 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[2]_i_1__0/O
                         net (fo=1, routed)           0.016     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst_n_4
    SLICE_X84Y234        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.193     2.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X84Y234        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.475     1.883    
    SLICE_X84Y234        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.102ns (65.806%)  route 0.053ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Net Delay (Source):      1.029ns (routing 0.495ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.548ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.029     1.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X82Y234        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y234        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.932 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.037     1.969    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[1]
    SLICE_X82Y234        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.054     2.023 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.016     2.039    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[0]
    SLICE_X82Y234        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.209     2.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y234        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.449     1.925    
    SLICE_X82Y234        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.065ns (42.763%)  route 0.087ns (57.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      1.021ns (routing 0.495ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.548ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.021     1.876    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.925 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.071     1.996    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[5]
    SLICE_X79Y237        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     2.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.016     2.028    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.196     2.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X79Y237        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.447     1.914    
    SLICE_X79Y237        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         30.000      28.621     BUFGCE_X1Y26   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y241  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X94Y238  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.210ns (66.038%)  route 0.108ns (33.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 63.508 - 60.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.951ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.073     4.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y236        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.426 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.035     4.461    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.395    61.395    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.470 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.038    63.508    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.632    64.140    
                         clock uncertainty           -0.035    64.105    
    SLICE_X80Y236        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    64.168    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.168    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 59.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.543ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.036     1.932    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y236        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.970 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.011     1.981    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.129     1.129    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.160 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.161     2.321    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.469     1.852    
    SLICE_X80Y236        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.908    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         60.000      58.621     BUFGCE_X1Y25   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C    n/a            0.550         60.000      59.450     SLICE_X80Y236  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X80Y236  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X80Y236  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X80Y236  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X80Y236  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.817ns (19.040%)  route 3.474ns (80.960%))
  Logic Levels:           18  (CARRY8=17 SRL16E=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 8.070 - 5.209 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.144ns, distribution 1.715ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.043ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.859     3.256    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.370 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/Q
                         net (fo=4, routed)           0.486     3.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I1
    SLICE_X94Y213        SRL16E (Prop_A5LUT_SLICEM_A1_Q)
                                                      0.155     4.011 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.494     4.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X94Y214        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.695 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.816    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.835 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.956    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.975 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.096    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.115 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.236    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.255 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.376    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.395 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.516    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.535 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.656    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.675 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.796    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.815 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.936    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.955 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.076    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.095 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.216    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.235 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.356    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y226        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.375 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.496    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y227        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.515 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.636    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.655 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.776    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y229        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.795 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X94Y230        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     6.989 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.558     7.547    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X93Y227        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.532     8.070    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/clk
    SLICE_X93Y227        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.243     8.313    
                         clock uncertainty           -0.035     8.277    
    SLICE_X93Y227        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.340    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.858ns (20.005%)  route 3.431ns (79.995%))
  Logic Levels:           18  (CARRY8=17 SRL16E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 8.057 - 5.209 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.144ns, distribution 1.695ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.043ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.839     3.236    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X95Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.350 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/Q
                         net (fo=5, routed)           0.454     3.804    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X94Y212        SRL16E (Prop_B5LUT_SLICEM_A0_Q)
                                                      0.204     4.008 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.757     4.765    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_3
    SLICE_X100Y195       CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.182     4.947 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.068    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y196       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.087 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.208    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y197       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.227 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.348    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y198       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.367 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.488    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y199       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.507 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y200       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.647 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.768    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y201       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.787 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.908    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y202       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.927 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.048    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y203       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.067 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.188    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.207 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.328    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.347 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.468    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y206       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.487 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.608    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y207       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.627 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.748    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y208       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.767 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.888    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y209       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.907 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.134     7.041    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y210       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.060 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     7.181    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X100Y211       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     7.254 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.271     7.525    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X98Y211        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.519     8.057    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/clk
    SLICE_X98Y211        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.243     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X98Y211        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     8.326    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.615ns (17.769%)  route 2.846ns (82.231%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 8.042 - 5.209 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.789ns (routing 1.144ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.043ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.789     3.186    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.300 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=23, routed)          0.531     3.831    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[7]
    SLICE_X83Y229        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     4.005 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[15]_i_3/O
                         net (fo=7, routed)           0.433     4.438    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[6]
    SLICE_X87Y227        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     4.553 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=15, routed)          0.525     5.078    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X88Y226        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.210 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_2/O
                         net (fo=6, routed)           0.229     5.439    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X89Y224        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.479 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=3, routed)           0.468     5.947    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    SLICE_X91Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.987 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.660     6.647    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X9Y41         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.504     8.042    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X9Y41         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.244     8.286    
                         clock uncertainty           -0.035     8.250    
    RAMB36_X9Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416     7.834    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.645ns (19.225%)  route 2.710ns (80.775%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 8.053 - 5.209 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.789ns (routing 1.144ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.043ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.789     3.186    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.300 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=23, routed)          0.531     3.831    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[7]
    SLICE_X83Y229        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     4.005 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[15]_i_3/O
                         net (fo=7, routed)           0.433     4.438    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[6]
    SLICE_X87Y227        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     4.553 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=15, routed)          0.525     5.078    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X88Y226        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.210 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_2/O
                         net (fo=6, routed)           0.229     5.439    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X89Y224        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.479 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=3, routed)           0.461     5.940    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X91Y216        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     6.010 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.531     6.541    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X9Y42         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.515     8.053    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X9Y42         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.244     8.297    
                         clock uncertainty           -0.035     8.261    
    RAMB36_X9Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416     7.845    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.644ns (19.328%)  route 2.688ns (80.672%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 8.035 - 5.209 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.789ns (routing 1.144ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.043ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.789     3.186    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.300 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=23, routed)          0.531     3.831    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[7]
    SLICE_X83Y229        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     4.005 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[15]_i_3/O
                         net (fo=7, routed)           0.433     4.438    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[6]
    SLICE_X87Y227        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     4.553 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=15, routed)          0.525     5.078    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X88Y226        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.210 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_2/O
                         net (fo=6, routed)           0.229     5.439    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X89Y224        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.479 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=3, routed)           0.578     6.057    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X87Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.126 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.392     6.518    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X8Y43         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.497     8.035    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X8Y43         RAMB36E2                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.244     8.279    
                         clock uncertainty           -0.035     8.244    
    RAMB36_X8Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416     7.828    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_tx/inst/tx_sysref_r_reg/C
                            (falling edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/pulse_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.605ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] fall@2.605ns)
  Data Path Delay:        0.805ns  (logic 0.114ns (14.161%)  route 0.691ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 8.052 - 5.209 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 5.829 - 2.605 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.144ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.043ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] fall edge)
                                                      2.605     2.605 f  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     2.605 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     2.687    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.002 f  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.827     5.829    mySystem_i/JesdSubSys/jesd204_tx/inst/tx_core_clk
    SLICE_X86Y191        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_tx/inst/tx_sysref_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y191        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.943 r  mySystem_i/JesdSubSys/jesd204_tx/inst/tx_sysref_r_reg/Q
                         net (fo=1, routed)           0.691     6.634    mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/sysref_in
    SLICE_X89Y195        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/pulse_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.514     8.052    mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/clk
    SLICE_X89Y195        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/pulse_shift_reg_reg[0]/C
                         clock pessimism              0.243     8.295    
                         clock uncertainty           -0.035     8.260    
    SLICE_X89Y195        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.320    mySystem_i/JesdSubSys/jesd204_tx/inst/i_mySystem_jesd204_rx_0/i_tx/i_tx_counters_32/pulse_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.427ns (13.167%)  route 2.816ns (86.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 8.059 - 5.209 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.144ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.043ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.807     3.204    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y235        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.321 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=161, routed)         1.408     4.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[2]
    SLICE_X84Y222        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.867 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/xsdb_reg[15]_i_2__2/O
                         net (fo=5, routed)           0.452     5.319    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X86Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     5.491 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5/O
                         net (fo=16, routed)          0.956     6.447    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0
    SLICE_X88Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.521     8.059    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.243     8.302    
                         clock uncertainty           -0.035     8.267    
    SLICE_X88Y236        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.219    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.427ns (13.167%)  route 2.816ns (86.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 8.059 - 5.209 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.144ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.043ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.807     3.204    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y235        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.321 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=161, routed)         1.408     4.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[2]
    SLICE_X84Y222        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.867 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/xsdb_reg[15]_i_2__2/O
                         net (fo=5, routed)           0.452     5.319    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X86Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     5.491 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5/O
                         net (fo=16, routed)          0.956     6.447    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0
    SLICE_X88Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.521     8.059    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.243     8.302    
                         clock uncertainty           -0.035     8.267    
    SLICE_X88Y236        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048     8.219    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.427ns (13.118%)  route 2.828ns (86.882%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 8.071 - 5.209 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.144ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.533ns (routing 1.043ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.807     3.204    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y235        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.321 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=161, routed)         1.408     4.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[2]
    SLICE_X84Y222        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.867 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/xsdb_reg[15]_i_2__2/O
                         net (fo=5, routed)           0.452     5.319    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X86Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     5.491 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5/O
                         net (fo=16, routed)          0.968     6.459    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0
    SLICE_X90Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.533     8.071    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.243     8.314    
                         clock uncertainty           -0.035     8.279    
    SLICE_X90Y236        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.232    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.427ns (13.118%)  route 2.828ns (86.882%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 8.071 - 5.209 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.144ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.533ns (routing 1.043ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.807     3.204    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y235        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y235        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.321 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=161, routed)         1.408     4.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[2]
    SLICE_X84Y222        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.867 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/xsdb_reg[15]_i_2__2/O
                         net (fo=5, routed)           0.452     5.319    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X86Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     5.491 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5/O
                         net (fo=16, routed)          0.968     6.459    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0
    SLICE_X90Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.533     8.071    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y236        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism              0.243     8.314    
                         clock uncertainty           -0.035     8.279    
    SLICE_X90Y236        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.232    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      2.457ns (routing 1.043ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.144ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.457     2.786    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X81Y208        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y208        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.041 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.041    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X81Y208        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.757     3.154    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X81Y208        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.361     2.793    
    SLICE_X81Y208        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.037    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      2.456ns (routing 1.043ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.144ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.456     2.785    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X81Y209        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.040 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.040    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X81Y209        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.755     3.152    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X81Y209        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.360     2.792    
    SLICE_X81Y209        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.036    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      2.460ns (routing 1.043ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.144ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.460     2.789    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X81Y210        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.044 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.044    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X81Y210        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.767     3.164    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X81Y210        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.368     2.796    
    SLICE_X81Y210        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.040    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      2.530ns (routing 1.043ns, distribution 1.487ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.144ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.530     2.859    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y201       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y201       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.114 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.114    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y201       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.848     3.245    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y201       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.379     2.866    
    SLICE_X100Y201       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.110    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      2.541ns (routing 1.043ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.144ns, distribution 1.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.541     2.870    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y202       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y202       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.125 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y202       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.873     3.270    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y202       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.393     2.877    
    SLICE_X100Y202       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.121    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      2.528ns (routing 1.043ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.144ns, distribution 1.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.528     2.857    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y203       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.112 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.112    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y203       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.846     3.243    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y203       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.379     2.864    
    SLICE_X100Y203       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.108    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      2.520ns (routing 1.043ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.144ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.520     2.849    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y204       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y204       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.104 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.104    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y204       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.831     3.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y204       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.372     2.856    
    SLICE_X100Y204       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.100    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.513ns (routing 1.043ns, distribution 1.470ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.144ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     2.842    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y205       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y205       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.097 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.097    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y205       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.817     3.214    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y205       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.365     2.849    
    SLICE_X100Y205       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.093    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      2.522ns (routing 1.043ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.144ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.522     2.851    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y196       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y196       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.106 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.106    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y196       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.827     3.224    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y196       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.366     2.858    
    SLICE_X100Y196       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.102    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.529ns (routing 1.043ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.144ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.529     2.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y206       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y206       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.113 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.113    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y206       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.854     3.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y206       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.386     2.865    
    SLICE_X100Y206       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.109    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 2.605 }
Period(ns):         5.209
Sources:            { mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         5.209       2.766      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.604       1.504      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.052       0.464      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y15  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y15  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.186ns (13.964%)  route 1.146ns (86.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 33.523 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.960ns, distribution 1.108ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.768     5.475    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.068    63.523    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.523    
                         clock uncertainty           -0.035    63.488    
    SLICE_X82Y237        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048    63.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         63.440    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                 57.965    

Slack (MET) :             57.969ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.995%)  route 1.143ns (86.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 33.523 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.960ns, distribution 1.108ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.765     5.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.068    63.523    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.523    
                         clock uncertainty           -0.035    63.488    
    SLICE_X82Y237        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    63.441    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.441    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 57.969    

Slack (MET) :             58.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.186ns (14.976%)  route 1.056ns (85.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.678     5.385    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    63.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.437    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 58.052    

Slack (MET) :             58.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.186ns (14.976%)  route 1.056ns (85.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.678     5.385    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050    63.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         63.437    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 58.052    

Slack (MET) :             58.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.186ns (14.976%)  route 1.056ns (85.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.678     5.385    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    63.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         63.437    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 58.052    

Slack (MET) :             58.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.186ns (14.976%)  route 1.056ns (85.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.678     5.385    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    63.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         63.437    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 58.052    

Slack (MET) :             58.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.000%)  route 1.054ns (85.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.676     5.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    63.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.440    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 58.057    

Slack (MET) :             58.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.000%)  route 1.054ns (85.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.676     5.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047    63.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         63.440    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 58.057    

Slack (MET) :             58.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.000%)  route 1.054ns (85.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.676     5.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047    63.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         63.440    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 58.057    

Slack (MET) :             58.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.000%)  route 1.054ns (85.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 33.522 - 30.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.037ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.960ns, distribution 1.107ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.284     4.143    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.260 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.378     4.638    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     4.707 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.676     5.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.067    63.522    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.522    
                         clock uncertainty           -0.035    63.487    
    SLICE_X81Y237        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    63.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.440    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 58.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.049ns (9.142%)  route 0.487ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.487     2.383    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.180     2.345    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     2.345    
    SLICE_X80Y238        FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     2.350    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.049ns (9.041%)  route 0.493ns (90.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.548ns, distribution 0.635ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.493     2.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.183     2.348    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     2.348    
    SLICE_X80Y238        FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005     2.353    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.079ns (13.233%)  route 0.518ns (86.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.548ns, distribution 0.639ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.191     2.087    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     2.117 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.327     2.444    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.187     2.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.352    
    SLICE_X81Y237        FDCE (Hold_EFF_SLICEM_C_CE)
                                                      0.000     2.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.079ns (13.233%)  route 0.518ns (86.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.490ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.548ns, distribution 0.639ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.996     1.847    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.896 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.191     2.087    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y237        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     2.117 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.327     2.444    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.187     2.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.352    
    SLICE_X81Y237        FDCE (Hold_FFF_SLICEM_C_CE)
                                                      0.000     2.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mySystem_clk_wiz_0_0
  To Clock:  clk_out1_mySystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.299ns (24.055%)  route 0.944ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.459 - 9.996 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.689ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.553ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.011     4.976    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.271     5.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rx_rst_all
    SLICE_X96Y233        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.546 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.673     6.219    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X97Y237        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.683    14.459    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X97Y237        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/C
                         clock pessimism              0.364    14.823    
                         clock uncertainty           -0.065    14.758    
    SLICE_X97Y237        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.676    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.299ns (24.055%)  route 0.944ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.459 - 9.996 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.689ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.553ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.011     4.976    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.271     5.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rx_rst_all
    SLICE_X96Y233        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.546 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.673     6.219    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X97Y237        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.683    14.459    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X97Y237        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism              0.364    14.823    
                         clock uncertainty           -0.065    14.758    
    SLICE_X97Y237        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.676    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.299ns (24.055%)  route 0.944ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.459 - 9.996 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.689ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.553ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.011     4.976    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.271     5.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rx_rst_all
    SLICE_X96Y233        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.546 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.673     6.219    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X97Y237        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.683    14.459    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X97Y237        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism              0.364    14.823    
                         clock uncertainty           -0.065    14.758    
    SLICE_X97Y237        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.676    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.299ns (24.055%)  route 0.944ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.459 - 9.996 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.689ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.553ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.011     4.976    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.271     5.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rx_rst_all
    SLICE_X96Y233        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.546 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.673     6.219    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X97Y237        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.683    14.459    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X97Y237        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism              0.364    14.823    
                         clock uncertainty           -0.065    14.758    
    SLICE_X97Y237        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.676    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.299ns (24.250%)  route 0.934ns (75.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.457 - 9.996 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.689ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.553ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         3.011     4.976    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X92Y233        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_all_reg/Q
                         net (fo=3, routed)           0.271     5.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rx_rst_all
    SLICE_X96Y233        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.546 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.663     6.209    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X97Y237        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.681    14.457    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X97Y237        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                         clock pessimism              0.364    14.821    
                         clock uncertainty           -0.065    14.756    
    SLICE_X97Y237        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.674    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.306ns (25.564%)  route 0.891ns (74.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.467 - 9.996 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.689ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.553ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.981     4.946    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.060 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.416     5.476    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y231        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.668 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.475     6.143    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y232        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.691    14.467    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y232        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/C
                         clock pessimism              0.364    14.831    
                         clock uncertainty           -0.065    14.766    
    SLICE_X98Y232        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.684    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.306ns (25.564%)  route 0.891ns (74.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.467 - 9.996 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.689ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.553ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.981     4.946    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.060 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.416     5.476    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y231        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.668 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.475     6.143    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y232        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.691    14.467    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y232        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism              0.364    14.831    
                         clock uncertainty           -0.065    14.766    
    SLICE_X98Y232        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.684    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.306ns (25.564%)  route 0.891ns (74.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.467 - 9.996 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.689ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.553ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.981     4.946    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.060 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.416     5.476    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y231        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.668 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.475     6.143    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y232        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.691    14.467    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y232        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism              0.364    14.831    
                         clock uncertainty           -0.065    14.766    
    SLICE_X98Y232        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.684    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.306ns (25.564%)  route 0.891ns (74.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.467 - 9.996 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.689ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.553ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.981     4.946    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.060 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.416     5.476    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y231        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.668 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.475     6.143    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y232        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.691    14.467    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y232        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism              0.364    14.831    
                         clock uncertainty           -0.065    14.766    
    SLICE_X98Y232        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.684    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.306ns (25.779%)  route 0.881ns (74.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.465 - 9.996 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.981ns (routing 1.689ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.689ns (routing 1.553ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.981     4.946    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.060 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.416     5.476    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y231        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.668 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.465     6.133    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y232        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         2.689    14.465    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y232        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                         clock pessimism              0.364    14.829    
                         clock uncertainty           -0.065    14.764    
    SLICE_X98Y232        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.682    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  8.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.961ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X100Y230       FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y230       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.256 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/Q
                         net (fo=6, routed)           0.213     2.469    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/in0
    SLICE_X99Y231        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.636     2.513    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/drpclk
    SLICE_X99Y231        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C
                         clock pessimism             -0.214     2.299    
    SLICE_X99Y231        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X100Y230       FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y230       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.256 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/Q
                         net (fo=6, routed)           0.219     2.475    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/in0
    SLICE_X99Y231        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/drpclk
    SLICE_X99Y231        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C
                         clock pessimism             -0.214     2.302    
    SLICE_X99Y231        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.307    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X100Y230       FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y230       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.256 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/Q
                         net (fo=6, routed)           0.219     2.475    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/in0
    SLICE_X99Y231        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/drpclk
    SLICE_X99Y231        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.214     2.302    
    SLICE_X99Y231        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.307    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X100Y230       FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y230       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.256 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/Q
                         net (fo=6, routed)           0.219     2.475    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/in0
    SLICE_X99Y231        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/drpclk
    SLICE_X99Y231        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.214     2.302    
    SLICE_X99Y231        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     2.307    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.406ns (routing 0.866ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.406     2.207    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X100Y230       FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y230       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.256 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock_reg/Q
                         net (fo=6, routed)           0.219     2.475    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/in0
    SLICE_X99Y231        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/drpclk
    SLICE_X99Y231        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.214     2.302    
    SLICE_X99Y231        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     2.307    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.407ns (routing 0.866ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.961ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.407     2.208    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.257 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/Q
                         net (fo=3, routed)           0.034     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/tx_rst_all
    SLICE_X96Y231        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     2.321 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.248     2.569    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0
    SLICE_X98Y230        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.634     2.511    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/drpclk
    SLICE_X98Y230        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                         clock pessimism             -0.214     2.297    
    SLICE_X98Y230        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.302    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.079ns (21.585%)  route 0.287ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.407ns (routing 0.866ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.961ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.407     2.208    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.257 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/Q
                         net (fo=3, routed)           0.034     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/tx_rst_all
    SLICE_X96Y231        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     2.321 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.253     2.574    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0
    SLICE_X98Y230        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.636     2.513    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/drpclk
    SLICE_X98Y230        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C
                         clock pessimism             -0.214     2.299    
    SLICE_X98Y230        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.079ns (21.585%)  route 0.287ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.407ns (routing 0.866ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.961ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.407     2.208    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.257 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/Q
                         net (fo=3, routed)           0.034     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/tx_rst_all
    SLICE_X96Y231        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     2.321 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.253     2.574    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0
    SLICE_X98Y230        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.636     2.513    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/drpclk
    SLICE_X98Y230        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.214     2.299    
    SLICE_X98Y230        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.079ns (21.585%)  route 0.287ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.407ns (routing 0.866ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.961ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.407     2.208    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.257 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/Q
                         net (fo=3, routed)           0.034     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/tx_rst_all
    SLICE_X96Y231        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     2.321 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.253     2.574    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0
    SLICE_X98Y230        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.636     2.513    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/drpclk
    SLICE_X98Y230        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.214     2.299    
    SLICE_X98Y230        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.079ns (21.585%)  route 0.287ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.407ns (routing 0.866ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.961ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.407     2.208    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y231        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.257 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_all_reg/Q
                         net (fo=3, routed)           0.034     2.291    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/tx_rst_all
    SLICE_X96Y231        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     2.321 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.253     2.574    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0
    SLICE_X98Y230        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=258, routed)         1.636     2.513    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/drpclk
    SLICE_X98Y230        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.214     2.299    
    SLICE_X98Y230        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.586ns (19.182%)  route 2.469ns (80.818%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 33.570 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.960ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     7.220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.115    33.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.515    34.085    
                         clock uncertainty           -0.035    34.049    
    SLICE_X91Y238        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    33.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 26.747    

Slack (MET) :             26.755ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.586ns (19.245%)  route 2.459ns (80.755%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.908     7.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X91Y238        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    33.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.965    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 26.755    

Slack (MET) :             26.755ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.586ns (19.245%)  route 2.459ns (80.755%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.908     7.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X91Y238        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    33.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.965    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 26.755    

Slack (MET) :             26.755ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.586ns (19.245%)  route 2.459ns (80.755%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 33.568 - 30.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.047ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.960ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.325     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.279 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.489     4.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X81Y237        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.888 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.068     4.956    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X81Y237        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.031 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.235     5.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X83Y237        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.092     5.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.759     6.117    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.302 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.908     7.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X91Y238        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.113    33.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X91Y238        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.515    34.083    
                         clock uncertainty           -0.035    34.047    
    SLICE_X91Y238        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    33.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.965    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 26.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      1.033ns (routing 0.495ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.548ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.033     1.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X87Y238        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y238        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.937 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.197     2.134    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y240        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.235     2.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.363     2.037    
    SLICE_X87Y240        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.042    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.018ns (routing 0.495ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.548ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.018     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y237        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.921 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.143     2.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X80Y237        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.199     2.364    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y237        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.407     1.957    
    SLICE_X80Y237        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.548ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.132     2.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.243     2.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X89Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.453     1.955    
    SLICE_X89Y239        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.548ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.132     2.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.243     2.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X89Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.453     1.955    
    SLICE_X89Y239        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.548ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.132     2.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.243     2.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X89Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.453     1.955    
    SLICE_X89Y239        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.548ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.132     2.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.243     2.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X89Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.453     1.955    
    SLICE_X89Y239        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.548ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.166     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.217     2.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X88Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.406     1.976    
    SLICE_X88Y239        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.548ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.166     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.217     2.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X88Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.406     1.976    
    SLICE_X88Y239        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.548ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.166     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.217     2.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X88Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.406     1.976    
    SLICE_X88Y239        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      1.061ns (routing 0.495ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.548ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.061     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X90Y239        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.965 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.166     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y239        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.217     2.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X88Y239        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.406     1.976    
    SLICE_X88Y239        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.656%)  route 0.811ns (81.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 8.017 - 5.209 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.144ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.479ns (routing 1.043ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.788     3.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.302 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.234     3.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.605 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.577     4.182    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X81Y235        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.479     8.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y235        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.169     8.186    
                         clock uncertainty           -0.035     8.151    
    SLICE_X81Y235        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.082     8.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.656%)  route 0.811ns (81.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 8.017 - 5.209 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.144ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.479ns (routing 1.043ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.788     3.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.302 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.234     3.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X83Y238        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.605 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.577     4.182    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X81Y235        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.479     8.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y235        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.169     8.186    
                         clock uncertainty           -0.035     8.151    
    SLICE_X81Y235        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     8.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[242]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[242]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[242]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[242]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[243]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[243]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[243]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[243]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[246]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[246]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[246]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[246]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[247]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[247]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[247]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[247]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[252]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[252]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[252]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[252]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[253]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[253]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[253]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[253]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[254]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[254]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[254]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[254]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[255]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.209ns  (txoutclk_out[0] rise@5.209ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.116ns (11.934%)  route 0.856ns (88.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 8.051 - 5.209 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.043ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.805     3.202    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.856     4.174    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y216        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[255]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      5.209     5.209 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     5.209 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     5.255    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.538 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        2.513     8.051    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y216        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[255]/C
                         clock pessimism              0.244     8.295    
                         clock uncertainty           -0.035     8.259    
    SLICE_X89Y216        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     8.177    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[255]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.048ns (18.972%)  route 0.205ns (81.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.334ns (routing 0.602ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.678ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.334     1.452    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X86Y238        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y238        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.205     1.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X86Y241        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.579     1.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X86Y241        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.123     1.621    
    SLICE_X86Y241        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.309ns (routing 0.602ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.678ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.309     1.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y235        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y235        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.475 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.166     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X79Y235        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.540     1.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y235        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.191     1.514    
    SLICE_X79Y235        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.333ns (routing 0.602ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.678ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.333     1.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.218     1.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y237        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.547     1.712    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.123     1.589    
    SLICE_X83Y237        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.333ns (routing 0.602ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.678ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.333     1.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.218     1.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y237        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.547     1.712    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.123     1.589    
    SLICE_X83Y237        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.333ns (routing 0.602ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.678ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.333     1.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.224     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y237        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.550     1.715    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.123     1.592    
    SLICE_X83Y237        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.333ns (routing 0.602ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.678ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.333     1.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.224     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y237        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.550     1.715    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.123     1.592    
    SLICE_X83Y237        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.333ns (routing 0.602ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.678ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.333     1.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X84Y240        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.500 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.224     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y237        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.550     1.715    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y237        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.123     1.592    
    SLICE_X83Y237        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[200]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.327ns (routing 0.602ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.678ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.327     1.445    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.493 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.132     1.625    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y207        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[200]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.547     1.712    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[200]/C
                         clock pessimism             -0.237     1.475    
    SLICE_X89Y207        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.480    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[201]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.327ns (routing 0.602ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.678ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.327     1.445    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.493 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.132     1.625    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y207        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[201]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.547     1.712    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[201]/C
                         clock pessimism             -0.237     1.475    
    SLICE_X89Y207        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.480    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Destination:            mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[202]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.605ns period=5.209ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.327ns (routing 0.602ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.678ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.327     1.445    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.493 r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/synced_async_rst_r_reg[1]/Q
                         net (fo=64, routed)          0.132     1.625    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk_rstn
    SLICE_X89Y207        FDCE                                         f  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[202]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=8068, routed)        1.547     1.712    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_link_clk
    SLICE_X89Y207        FDCE                                         r  mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[202]/C
                         clock pessimism             -0.237     1.475    
    SLICE_X89Y207        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.480    mySystem_i/JesdSubSys/Transport_layer_DAC38Rf82_84111_0/inst/tx_dataout_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.145    





