CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/cad_64/xilinx/ise13.2/ISE_DS/ISE/coregen/' [reloaded]
WARNING:sim - The IP Fifo Generator 8.4 does not exist within the repository,
   and cannot be recustomized or regenerated. It is not available in CoreGen
   13.2, and may have been removed or replaced. To generate Fifo Generator 8.4
   please use a previous version of ISE in which this IP is available, or add
   the user repository which contains this IP.
INFO:sim - Generating component instance 'async_fifo' of
   'xilinx.com:ip:fifo_generator:8.4' from
   '/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/'.
Applying current project options...
Finished applying current project options.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'async_fifo'.
