// Seed: 2686373261
module module_0 (
    output wor id_0
    , id_2
);
  wire id_3, id_4;
  assign module_2.id_5 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output logic id_2
);
  assign id_0 = -1;
  if (-1) begin : LABEL_0
    assign id_2 = id_1;
  end
  always @(1) begin : LABEL_1
    id_2 <= "";
  end
  module_0 modCall_1 (id_0);
endmodule
module module_0 (
    input wor module_2,
    output tri1 id_1,
    output wire id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input wire id_8,
    input tri0 id_9,
    input tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wand id_14,
    output wire id_15,
    input tri id_16
);
  always_ff @(id_13 or -1'b0 != 1'b0) begin : LABEL_0
    if (1) begin : LABEL_1
      if (1'b0) id_3 <= -1'b0;
      else id_3 <= 1;
    end
  end
  module_0 modCall_1 (id_6);
endmodule
