
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003557                       # Number of seconds simulated
sim_ticks                                  3557249775                       # Number of ticks simulated
final_tick                               533166768711                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174929                       # Simulator instruction rate (inst/s)
host_op_rate                                   221538                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307287                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893032                       # Number of bytes of host memory used
host_seconds                                 11576.32                       # Real time elapsed on the host
sim_insts                                  2025027605                       # Number of instructions simulated
sim_ops                                    2564589398                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       161664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       192768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               365312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       148992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            148992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1506                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2854                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1164                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1164                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1583246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45446345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1475297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54190178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102695066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1583246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1475297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3058543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41884042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41884042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41884042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1583246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45446345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1475297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54190178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              144579108                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8530576                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086399                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533093                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206656                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1280128                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195266                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300555                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8935                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3324205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16791223                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086399                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495821                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037984                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        683395                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635470                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8429542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4835594     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354390      4.20%     61.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335222      3.98%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315184      3.74%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261353      3.10%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187669      2.23%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137241      1.63%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210218      2.49%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792671     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8429542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361804                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.968357                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3480226                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       649836                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434565                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40872                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824036                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496869                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3962                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19945882                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10877                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824036                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661513                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         291888                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78161                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287287                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19355608                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153199                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26827518                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90160123                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90160123                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788552                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10038934                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3713                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1990                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           700785                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1021041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23488                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443369                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616109                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22733                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5706471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17406884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          306                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8429542                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.733915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2946155     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1706136     20.24%     55.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1364790     16.19%     71.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819605      9.72%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       831110      9.86%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380002      4.51%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244850      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67124      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69770      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8429542                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63668     58.07%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21361     19.48%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24605     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012148     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200129      1.37%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1552222     10.62%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850019      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616109                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713379                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109634                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007501                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37794126                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23748999                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725743                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46424                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664237                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237339                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824036                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         203684                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14018                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18042278                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899439                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1021041                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1975                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1470                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238910                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14372930                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1472770                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243178                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309222                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020341                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836452                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684872                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251982                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241063                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199476                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24870622                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.669414                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369893                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803129                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205876                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7605506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609367                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3016760     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048113     26.93%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849523     11.17%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431028      5.67%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449026      5.90%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227882      3.00%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155650      2.05%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89795      1.18%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337729      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7605506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018901                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235199                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337729                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25310635                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910988                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 101034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853058                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853058                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172254                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172254                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64977666                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477203                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18735994                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8530576                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3147261                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2554268                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213806                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1302758                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1234404                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333816                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9203                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3287216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17327240                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3147261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1568220                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3655069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125657                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        566390                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1617668                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8415485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4760416     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227605      2.70%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260354      3.09%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473622      5.63%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          216381      2.57%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327266      3.89%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180965      2.15%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151211      1.80%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1817665     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8415485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368939                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031192                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3469505                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       518098                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3487727                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904686                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533777                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3437                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20614393                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4838                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904686                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3659691                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137366                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       120615                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3328581                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264542                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19800319                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3728                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142453                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          816                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27723006                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92220731                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92220731                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17044938                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10678001                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4244                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2590                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           681235                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1849286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       319597                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18600946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4270                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14966844                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29345                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6281956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18840822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8415485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921922                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2935051     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1783089     21.19%     56.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1225802     14.57%     70.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       847084     10.07%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       704053      8.37%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382856      4.55%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376863      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86267      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74420      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8415485                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108055     76.47%     76.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15494     10.97%     87.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17745     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12474860     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211760      1.41%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1494349      9.98%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784228      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14966844                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754494                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141297                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009441                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38519814                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24887345                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14533557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15108141                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30245                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721693                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238575                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904686                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56722                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9445                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18605219                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1849286                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945059                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2564                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122869                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249412                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14684689                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1394455                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282154                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2149089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2080924                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754634                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.721418                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14544987                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14533557                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9511421                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26677786                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356530                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9994731                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12276250                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6328977                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3446                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216611                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7510799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163498                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2954487     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050106     27.30%     66.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       840726     11.19%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419247      5.58%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       428289      5.70%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168397      2.24%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184970      2.46%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94626      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369951      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7510799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9994731                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12276250                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1834074                       # Number of memory references committed
system.switch_cpus1.commit.loads              1127590                       # Number of loads committed
system.switch_cpus1.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1765555                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11058964                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249619                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369951                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25745737                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38115991                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 115091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9994731                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12276250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9994731                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171636                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171636                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66016749                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20084539                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19084933                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3440                       # number of misc regfile writes
system.l2.replacements                           2852                       # number of replacements
system.l2.tagsinuse                      32762.909314                       # Cycle average of tags in use
system.l2.total_refs                          1623504                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35615                       # Sample count of references to valid blocks.
system.l2.avg_refs                          45.584838                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2819.455231                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.817454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    646.303354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.228617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    787.943757                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15659.466415                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12770.694485                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.086043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.019724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024046                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.477889                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.389731                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999845                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         9468                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6230                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15703                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5324                       # number of Writeback hits
system.l2.Writeback_hits::total                  5324                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   209                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6339                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15912                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9568                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6339                       # number of overall hits
system.l2.overall_hits::total                   15912                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1506                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2854                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1506                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2854                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1263                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1506                       # number of overall misses
system.l2.overall_misses::total                  2854                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1963809                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     59282687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2042770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     67516560                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       130805826                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1963809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     59282687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2042770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67516560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        130805826                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1963809                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     59282687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2042770                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67516560                       # number of overall miss cycles
system.l2.overall_miss_latency::total       130805826                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18557                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5324                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5324                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               209                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7845                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18766                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7845                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18766                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.117696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.194674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.153796                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.191969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152084                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.191969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152084                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44632.022727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46937.994458                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49823.658537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44831.713147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45832.454800                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44632.022727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46937.994458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49823.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44831.713147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45832.454800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44632.022727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46937.994458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49823.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44831.713147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45832.454800                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1164                       # number of writebacks
system.l2.writebacks::total                      1164                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2854                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2854                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1711667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     52000462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1803523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     58811392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    114327044                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1711667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     52000462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1803523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     58811392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    114327044                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1711667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     52000462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1803523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     58811392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    114327044                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.117696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.194674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.153796                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.191969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.152084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.191969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152084                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38901.522727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41172.178939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43988.365854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39051.389110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40058.529783                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38901.522727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41172.178939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43988.365854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39051.389110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40058.529783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38901.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41172.178939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43988.365854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39051.389110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40058.529783                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               580.807027                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645090                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709291.962457                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.515270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.291757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068133                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862647                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930780                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3030573                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3030573                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3030573                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3030573                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3030573                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3030573                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635470                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635470                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635470                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635470                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53167.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53167.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53167.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53167.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53167.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53167.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2293864                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2293864                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2293864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2293864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2293864                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2293864                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50974.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50974.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50974.755556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50974.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50974.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50974.755556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10831                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174238265                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11087                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15715.546586                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.750178                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.249822                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905274                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094726                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1135960                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1135960                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1795                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1795                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1915881                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1915881                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1915881                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1915881                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36887                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37216                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37216                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37216                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37216                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1019369620                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1019369620                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9269636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9269636                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1028639256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1028639256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1028639256                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1028639256                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1172847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1172847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1953097                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1953097                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1953097                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1953097                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031451                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27634.928837                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27634.928837                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28175.185410                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28175.185410                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27639.704858                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27639.704858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27639.704858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27639.704858                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2884                       # number of writebacks
system.cpu0.dcache.writebacks::total             2884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26156                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26385                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26385                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10731                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10731                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10831                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    164824380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    164824380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1909092                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1909092                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    166733472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166733472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    166733472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166733472                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005546                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005546                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005546                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005546                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15359.647750                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15359.647750                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19090.920000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19090.920000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15394.097683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15394.097683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15394.097683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15394.097683                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.226294                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660313                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947118.593810                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.226294                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067670                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824081                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1617606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1617606                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1617606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1617606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1617606                       # number of overall hits
system.cpu1.icache.overall_hits::total        1617606                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3159218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3159218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3159218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3159218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3159218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3159218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1617668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1617668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1617668                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1617668                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1617668                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1617668                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50955.129032                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50955.129032                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50955.129032                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50955.129032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50955.129032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50955.129032                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2487926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2487926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2487926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2487926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2487926                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2487926                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55287.244444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55287.244444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55287.244444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55287.244444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55287.244444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55287.244444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7845                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165202687                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8101                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20392.875818                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.130460                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.869540                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086588                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       702497                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        702497                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2463                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1720                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1789085                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1789085                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1789085                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1789085                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15012                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15012                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          412                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15424                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15424                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15424                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15424                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    421548392                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    421548392                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16577666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16577666                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    438126058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    438126058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    438126058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    438126058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       702909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       702909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1804509                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1804509                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1804509                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1804509                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013627                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000586                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008547                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008547                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008547                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008547                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28080.761524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28080.761524                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40237.053398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40237.053398                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28405.475752                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28405.475752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28405.475752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28405.475752                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu1.dcache.writebacks::total             2440                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7276                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7276                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          303                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7579                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7579                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7736                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7736                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          109                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7845                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    132299197                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    132299197                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3000643                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3000643                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    135299840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    135299840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    135299840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    135299840                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004347                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004347                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004347                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004347                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17101.757627                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17101.757627                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27528.834862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27528.834862                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17246.633525                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17246.633525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17246.633525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17246.633525                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
