# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do AND_GATE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Tenacious_Akshat/Documents/AND_GATE {C:/Users/Tenacious_Akshat/Documents/AND_GATE/And_Gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:31 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Tenacious_Akshat/Documents/AND_GATE" C:/Users/Tenacious_Akshat/Documents/AND_GATE/And_Gate.v 
# -- Compiling module And_Gate
# 
# Top level modules:
# 	And_Gate
# End time: 15:03:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Tenacious_Akshat/Documents/AND_GATE {C:/Users/Tenacious_Akshat/Documents/AND_GATE/And_Gate_Test_Bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:31 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Tenacious_Akshat/Documents/AND_GATE" C:/Users/Tenacious_Akshat/Documents/AND_GATE/And_Gate_Test_Bench.v 
# -- Compiling module And_Gate_Test_Bench
# 
# Top level modules:
# 	And_Gate_Test_Bench
# End time: 15:03:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 15:03:31 on Oct 14,2020
# ** Error: (vsim-3170) Could not find 'TestBench'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Tenacious_Akshat/Documents/AND_GATE/simulation/modelsim/rtl_work
#             C:/Users/Tenacious_Akshat/Documents/AND_GATE/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./AND_GATE_run_msim_rtl_verilog.do PAUSED at line 12
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.And_Gate_Test_Bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.And_Gate_Test_Bench 
# Start time: 15:03:31 on Oct 14,2020
# Loading work.And_Gate_Test_Bench
# Loading work.And_Gate
add wave  \
sim:/And_Gate_Test_Bench/a \
sim:/And_Gate_Test_Bench/b \
sim:/And_Gate_Test_Bench/out
run -all
# End time: 22:09:41 on Oct 14,2020, Elapsed time: 7:06:10
# Errors: 1, Warnings: 0
