#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 14:11:17 2020
# Process ID: 17924
# Current directory: C:/Users/Bei-zhi/Desktop/car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14256 C:\Users\Bei-zhi\Desktop\car\car.xpr
# Log file: C:/Users/Bei-zhi/Desktop/car/vivado.log
# Journal file: C:/Users/Bei-zhi/Desktop/car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bei-zhi/Desktop/car/car.xpr
INFO: [Project 1-313] Project file moved from 'D:/cp/project/car' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/fpga/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 722.863 ; gain = 100.457
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 14:18:01 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 767.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 800.664 ; gain = 36.133
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 808.711 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 812.672 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/TB/u/IN1}} {{/TB/u/IN2}} {{/TB/u/IN3}} {{/TB/u/IN4}} {{/TB/u/ENA}} {{/TB/u/ENB}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.672 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:21 . Memory (MB): peak = 812.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 813.582 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB/u/test/IN1}} {{/TB/u/test/IN2}} {{/TB/u/test/IN3}} {{/TB/u/test/IN4}} {{/TB/u/test/ENA}} {{/TB/u/test/ENB}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB/u/test/sbuf}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.004 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 818.453 ; gain = 0.449
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB/u/u_uart_top/uart_rx_path_u/bps_start}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 823.105 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 823.105 ; gain = 0.000
close [ open C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v w ]
add_files C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.car_2' - Instance 'test2' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:65] -->> '.xil_defaultlib.car_2' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:23]
WARNING: [filemgmt 20-736] The current top specification, "car", does not uniquely identify a single design element. Using "car" (Library: xil_defaultlib, File: C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v).
[Fri Jul 31 16:01:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 16:15:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 837.988 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TB/u/test2/State_Next}} {{/TB/u/test2/State_Current}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TB/u/test2/NUM}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TB/u/test2/LED1}} {{/TB/u/test2/LED2}} {{/TB/u/test2/Key2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 837.988 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TB/u/u_uart_top/Key1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 837.988 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:02:52 . Memory (MB): peak = 837.988 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TB/u/test1/sbuf[7]}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Jul 31 16:25:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:163]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:163]
ERROR: [VRFC 10-2865] module 'TB' ignored due to previous errors [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 12
[Fri Jul 31 16:29:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 16:35:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:163]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:163]
ERROR: [VRFC 10-2865] module 'TB' ignored due to previous errors [C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 16:37:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test1/sbuf[7]}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test1/Key2}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/NUM}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/State_Next}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/State_Current}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/LED1}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/LED2}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test2/Key1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TB/u/test1/sbuf[0]}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test1/Key2}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test1/sbuf[0]}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/State_Next}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/State_Current}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/Key2}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/Key1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/NUM}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/LED1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB/u/test2/LED2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:40 . Memory (MB): peak = 981.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 981.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/Key1}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/Key2}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/NUM}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/test2/State_Next}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/test2/State_Current}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TB/u/test1/sbuf[0]}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:37 . Memory (MB): peak = 981.461 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 981.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 981.461 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 981.461 ; gain = 0.000
launch_runs synth_1 -jobs 12
[Fri Jul 31 17:16:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/TB/u/test2}} 
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:21 . Memory (MB): peak = 981.461 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 17:19:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/TB/u/test2}} 
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:34 . Memory (MB): peak = 981.461 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/TB/u/test2}} 
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 981.461 ; gain = 0.000
launch_runs synth_1 -jobs 12
[Fri Jul 31 17:36:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 17:37:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/fpga/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bei-zhi/Desktop/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bei-zhi/Desktop/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance TB.u.inst.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.461 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/TB/u/test1}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/TB/u/test2}} 
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 981.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:40 ; elapsed = 00:03:26 . Memory (MB): peak = 981.461 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: car
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.516 ; gain = 42.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Bei-zhi/Desktop/car/.Xil/Vivado-17924-DESKTOP-8BCPA7I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Bei-zhi/Desktop/car/.Xil/Vivado-17924-DESKTOP-8BCPA7I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_path' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b1010001011000 
	Parameter BAUD_DIV_CAP bound to: 13'b0101000101100 
INFO: [Synth 8-226] default block is never used [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:77]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_path' (2#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:23]
WARNING: [Synth 8-350] instance 'uart_rx_path_u' of module 'uart_rx_path' requires 6 connections, but only 5 given [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_path' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b1010001011000 
	Parameter BAUD_DIV_CAP bound to: 13'b0101000101100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_path' (3#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'drive' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'drive' (5#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'coded' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0100 
	Parameter s4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'coded' (6#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:23]
WARNING: [Synth 8-350] instance 'test2' of module 'coded' requires 6 connections, but only 4 given [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:66]
INFO: [Synth 8-6155] done synthesizing module 'car' (7#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:23]
WARNING: [Synth 8-3331] design uart_top has unconnected port rst_n_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.746 ; gain = 85.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.746 ; gain = 85.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.746 ; gain = 85.285
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/car_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/car_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.207 ; gain = 0.000
Parsing XDC File [C:/Users/Bei-zhi/Desktop/car/car.srcs/constrs_1/new/sys.xdc]
Finished Parsing XDC File [C:/Users/Bei-zhi/Desktop/car/car.srcs/constrs_1/new/sys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1373.281 ; gain = 391.820
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1373.281 ; gain = 391.820
set_property IOSTANDARD LVTTL [get_ports [list IN4]]
set_property IOSTANDARD LVTTL [get_ports [list IN4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list IN4]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.281 ; gain = 0.000
save_wave_config {C:/Users/Bei-zhi/Desktop/car/TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Bei-zhi/Desktop/car/TB_behav.wcfg
set_property xsim.view C:/Users/Bei-zhi/Desktop/car/TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 18:06:59 2020...
