INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:25:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.122ns (20.318%)  route 4.400ns (79.682%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1490, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y154        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[0]/Q
                         net (fo=7, routed)           0.810     1.534    lsq1/handshake_lsq_lsq1_core/stq_addr_5_q[0]
    SLICE_X16Y155        LUT6 (Prop_lut6_I1_O)        0.043     1.577 f  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_55/O
                         net (fo=1, routed)           0.301     1.877    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_55_n_0
    SLICE_X17Y154        LUT4 (Prop_lut4_I2_O)        0.043     1.920 r  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_26/O
                         net (fo=4, routed)           0.346     2.266    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_26_n_0
    SLICE_X12Y152        LUT4 (Prop_lut4_I1_O)        0.043     2.309 r  lsq1/handshake_lsq_lsq1_core/a_loadEn_INST_0_i_29/O
                         net (fo=6, routed)           0.315     2.624    lsq1/handshake_lsq_lsq1_core/ld_st_conflict_4_5
    SLICE_X14Y151        LUT4 (Prop_lut4_I0_O)        0.043     2.667 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_21/O
                         net (fo=1, routed)           0.000     2.667    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_21_n_0
    SLICE_X14Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.905 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.905    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_8_n_0
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.955 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.955    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_6_n_0
    SLICE_X14Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     3.057 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.302     3.359    lsq1/handshake_lsq_lsq1_core/TEMP_44_double_out1[8]
    SLICE_X15Y151        LUT3 (Prop_lut3_I0_O)        0.119     3.478 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4/O
                         net (fo=33, routed)          0.380     3.858    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4_n_0
    SLICE_X20Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.901 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_12/O
                         net (fo=1, routed)           0.238     4.139    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_12_n_0
    SLICE_X20Y150        LUT6 (Prop_lut6_I5_O)        0.043     4.182 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_7/O
                         net (fo=1, routed)           0.163     4.345    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_7_n_0
    SLICE_X21Y150        LUT6 (Prop_lut6_I0_O)        0.043     4.388 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_3/O
                         net (fo=1, routed)           0.089     4.477    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_3_n_0
    SLICE_X21Y150        LUT6 (Prop_lut6_I0_O)        0.043     4.520 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_2/O
                         net (fo=3, routed)           0.508     5.028    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_2_n_0
    SLICE_X21Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.081 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_1/O
                         net (fo=32, routed)          0.949     6.030    lsq1/handshake_lsq_lsq1_core/p_17_in
    SLICE_X3Y132         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1490, unset)         0.483     8.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X3Y132         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[11]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.282     8.365    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[11]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  2.335    




