# ğŸ§  ARM Single-Cycle Processor (Verilog Implementation)

This project is a Verilog implementation of an **ARM single-cycle processor**, based on the architecture described in *Harris & Harris's* _Digital Design and Computer Architecture_. It was developed as part of the **EE446: Computer Organization Laboratory** course at **Middle East Technical University (METU)**.

---

## ğŸ› ï¸ Features

This processor implements a single-cycle ARM datapath and supports the following instruction set:

### âœ… Instruction Set (ISA)

- **Arithmetic & Logic:**
  - `ADD`, `SUB`, `AND`, `ORR`, `CMP`
- **Data Movement:**
  - `MOV` (register), `MOV` (immediate)
- **Memory Access:**
  - `STR`, `LDR`
- **Control Flow:**
  - `B`, `BL`, `BX`

### ğŸ”§ Extended Instructions
Additional instructions beyond the base design:
- `CMP` (compare without storing result)
- `BX` (branch and exchange)
- `BL` (branch with link â€” used for subroutines)

---
![image](https://github.com/user-attachments/assets/bbeb01ac-da63-4a9d-a8eb-9e80613ef37d)


## ğŸ§± Module Overview

Key modules implemented in Verilog include:

- `datapath.v` â€“ Main datapath with ALU, register file, and memory interface
- `alu.v` â€“ Arithmetic Logic Unit
- `control_unit.v` â€“ Generates control signals based on opcode
- `register_file.v` â€“ 16-register bank with read/write support
- `memory.v` â€“ Simple synchronous memory
- `mux*.v` â€“ Multiplexers (2-to-1, 4-to-1, etc.)
- `shifter.v` â€“ Logical shift left/right unit
- `top.v` â€“ Top-level integration module

---

## ğŸ§ª Testing and Simulation

The processor was tested using **Cocotb** testbenches and synthesized for functionality on **FPGA** (Nexys A7 board).

- Functional simulation with **ModelSim / Icarus Verilog**
- Inputs: switches and buttons
- Outputs: seven-segment displays for observing results

---

