# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/nuvoton,wpcm450-clk.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Nuvoton WPCM450 clock controller

maintainers:
  - Jonathan Neusch√§fer <j.neuschaefer@gmx.net>

description:
  The clock controller of the Nuvoton WPCM450 SoC supplies clocks and resets to
  the rest of the chip.

properties:
  compatible:
    const: nuvoton,wpcm450-clk

  reg:
    maxItems: 1

  clocks:
    items:
      - description: Reference clock oscillator (should be 48 MHz)

  clock-names:
    items:
      - const: ref

  '#clock-cells':
    const: 1

  '#reset-cells':
    const: 1

additionalProperties: false

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - '#clock-cells'

examples:
  - |
    #include <dt-bindings/clock/nuvoton,wpcm450-clk.h>
    #include <dt-bindings/interrupt-controller/irq.h>

    refclk: clock-48mhz {
      /* 48 MHz reference oscillator */
      compatible = "fixed-clock";
      clock-frequency = <48000000>;
      #clock-cells = <0>;
    };

    clk: clock-controller@b0000200 {
      reg = <0xb0000200 0x100>;
      compatible = "nuvoton,wpcm450-clk";
      clocks = <&refclk>;
      clock-names = "ref";
      #clock-cells = <1>;
      #reset-cells = <1>;
    };
