#!/bin/sh
# \
if command -v vivado >/dev/null 2>&1; then \
  exec vivado -mode batch -source "$0" -notrace -tclargs "$@"; \
else \
  exec tclsh "$0" "$@"; \
fi

# ==============================================================================
# vivadoSynth.tcl
# Automated Vivado Synthesis, Implementation, Bitstream, and Programming flow
#
# Target Part Specification:
#   Product category: All
#   Family:           Artix-7
#   Package:          csg324
#   Speed:            -1
#   Part:             xc7a100tcsg324-1 (Digilent Nexys 4 DDR)
#
# Usage:
#   vivado -mode batch -source vivadoSynth.tcl [-tclargs --output_dir <path>]
#   ./vivadoSynth.tcl [--output_dir <path>]
# ==============================================================================

if {[info script] ne ""} {
    set script_path [file normalize [info script]]
    set repo_dir [file dirname $script_path]
} else {
    set repo_dir [pwd]
}

# ------------------------------------------------------------------------------
# 1. Parse Command Line Arguments
# ------------------------------------------------------------------------------
set target_dir ""
for {set i 0} {$i < $argc} {incr i} {
    set opt [lindex $argv $i]
    if {$opt eq "--output_dir" || $opt eq "-output_dir"} {
        incr i
        if {$i < $argc} {
            set target_dir [lindex $argv $i]
        }
    }
}

if {$target_dir ne "" && [file pathtype $target_dir] eq "relative"} {
    set target_dir [file normalize [file join $repo_dir $target_dir]]
}

# ------------------------------------------------------------------------------
# 2. If no directory specified, find the most recent output run directory
# ------------------------------------------------------------------------------
proc compare_mtime {a b} {
    set ma [file mtime $a]
    set mb [file mtime $b]
    if {$ma < $mb} { return -1 }
    if {$ma > $mb} { return 1 }
    return [string compare $a $b]
}

if {$target_dir eq ""} {
    set verilog_base [file join $repo_dir "output" "verilog"]
    set candidate_dirs [glob -nocomplain -types d [file join $verilog_base "*"]]
    set valid_dirs {}
    foreach d $candidate_dirs {
        set top_files [glob -nocomplain [file join $d "top*.v"]]
        if {[llength $top_files] > 0} {
            lappend valid_dirs $d
        }
    }
    if {[llength $valid_dirs] == 0} {
        puts "ERROR: No Verilog output run directory containing top*.v found in $verilog_base"
        exit 1
    }
    set sorted_dirs [lsort -decreasing -command compare_mtime $valid_dirs]
    set target_dir [lindex $sorted_dirs 0]
    puts "INFO: No output directory specified. Using most recent directory: $target_dir"
} else {
    puts "INFO: Using specified output directory: $target_dir"
}

if {![file isdirectory $target_dir]} {
    puts "ERROR: Directory does not exist: $target_dir"
    exit 1
}

# ------------------------------------------------------------------------------
# 3. Locate Top Structural Verilog Source File
# ------------------------------------------------------------------------------
set top_files [glob -nocomplain [file join $target_dir "top*.v"]]
set valid_top {}
foreach f $top_files {
    if {![string match "tb_*" [file tail $f]]} {
        lappend valid_top $f
    }
}
if {[llength $valid_top] == 0} {
    puts "ERROR: No structural Verilog top file found in $target_dir"
    exit 1
}
set top_file [lindex $valid_top 0]
puts "INFO: Found top Verilog file: $top_file"

# ------------------------------------------------------------------------------
# 4. Parse Input and Output Ports from Verilog
# ------------------------------------------------------------------------------
set inputs {}
set outputs {}
set fp [open $top_file r]
set v_content [read $fp]
close $fp

foreach line [split $v_content "\n"] {
    set clean [string trim $line]
    if {[regexp {input\s+(?:wire\s+)?([a-zA-Z0-9_]+)} $clean -> p]} {
        if {[lsearch -exact $inputs $p] == -1} {
            lappend inputs $p
        }
    }
    if {[regexp {output\s+(?:wire\s+)?([a-zA-Z0-9_]+)} $clean -> p]} {
        if {[lsearch -exact $outputs $p] == -1} {
            lappend outputs $p
        }
    }
}

puts "INFO: Detected input ports:  $inputs"
puts "INFO: Detected output ports: $outputs"

# ------------------------------------------------------------------------------
# 5. FPGA Board Pin Mapping (Digilent Nexys 4 DDR - xc7a100tcsg324-1)
# ------------------------------------------------------------------------------
# Switches 0-15
set switch_pins {
    {"J15" "LVCMOS33" "SW[0]"}
    {"L16" "LVCMOS33" "SW[1]"}
    {"M13" "LVCMOS33" "SW[2]"}
    {"R15" "LVCMOS33" "SW[3]"}
    {"R17" "LVCMOS33" "SW[4]"}
    {"T18" "LVCMOS33" "SW[5]"}
    {"U18" "LVCMOS33" "SW[6]"}
    {"R13" "LVCMOS33" "SW[7]"}
    {"T8"  "LVCMOS18" "SW[8]"}
    {"U8"  "LVCMOS18" "SW[9]"}
    {"R16" "LVCMOS33" "SW[10]"}
    {"T13" "LVCMOS33" "SW[11]"}
    {"H6"  "LVCMOS33" "SW[12]"}
    {"U12" "LVCMOS33" "SW[13]"}
    {"U11" "LVCMOS33" "SW[14]"}
    {"V10" "LVCMOS33" "SW[15]"}
}

# LEDs 0-15
set led_pins {
    {"H17" "LVCMOS33" "LED[0]"}
    {"K15" "LVCMOS33" "LED[1]"}
    {"J13" "LVCMOS33" "LED[2]"}
    {"N14" "LVCMOS33" "LED[3]"}
    {"R18" "LVCMOS33" "LED[4]"}
    {"V17" "LVCMOS33" "LED[5]"}
    {"U17" "LVCMOS33" "LED[6]"}
    {"U16" "LVCMOS33" "LED[7]"}
    {"V16" "LVCMOS33" "LED[8]"}
    {"T15" "LVCMOS33" "LED[9]"}
    {"U14" "LVCMOS33" "LED[10]"}
    {"T16" "LVCMOS33" "LED[11]"}
    {"V15" "LVCMOS33" "LED[12]"}
    {"V14" "LVCMOS33" "LED[13]"}
    {"V12" "LVCMOS33" "LED[14]"}
    {"V11" "LVCMOS33" "LED[15]"}
}

# ------------------------------------------------------------------------------
# 6. Generate XDC Constraints File (auto_pins.xdc)
# ------------------------------------------------------------------------------
set generated_xdc [file join $target_dir "auto_pins.xdc"]
set xdc_fp [open $generated_xdc w]
puts $xdc_fp "## =============================================================================="
puts $xdc_fp "## Auto-generated constraints for [file tail $top_file]"
puts $xdc_fp "## Target: Nexys 4 DDR (xc7a100tcsg324-1)"
puts $xdc_fp "## =============================================================================="
puts $xdc_fp ""
puts $xdc_fp "## Input mappings -> Switches"

set mapping_table {}
for {set i 0} {$i < [llength $inputs]} {incr i} {
    set port [lindex $inputs $i]
    if {$i < [llength $switch_pins]} {
        set sw [lindex $switch_pins $i]
        set pin [lindex $sw 0]
        set iostd [lindex $sw 1]
        set comp [lindex $sw 2]
        puts $xdc_fp "set_property -dict { PACKAGE_PIN $pin IOSTANDARD $iostd } \[get_ports { $port }\]; # $comp"
        lappend mapping_table [list "INPUT" $port $comp $pin $iostd]
    } else {
        puts "WARNING: Input '$port' exceeds available 16 switches."
    }
}

puts $xdc_fp ""
puts $xdc_fp "## Output mappings -> LEDs"
for {set j 0} {$j < [llength $outputs]} {incr j} {
    set port [lindex $outputs $j]
    if {$j < [llength $led_pins]} {
        set led [lindex $led_pins $j]
        set pin [lindex $led 0]
        set iostd [lindex $led 1]
        set comp [lindex $led 2]
        puts $xdc_fp "set_property -dict { PACKAGE_PIN $pin IOSTANDARD $iostd } \[get_ports { $port }\]; # $comp"
        lappend mapping_table [list "OUTPUT" $port $comp $pin $iostd]
    } else {
        puts "WARNING: Output '$port' exceeds available 16 LEDs."
    }
}
close $xdc_fp
puts "INFO: Auto-generated constraints written to: $generated_xdc"

# ------------------------------------------------------------------------------
# 7. Setup Output Report Directory & File
# ------------------------------------------------------------------------------
set ts [clock format [clock seconds] -format "%Y%m%d_%H%M%S"]
set fpga_dir [file join $repo_dir "output" "fpga"]
file mkdir $fpga_dir
set report_file [file join $fpga_dir "report_${ts}.log"]

# ------------------------------------------------------------------------------
# 8. Run Synthesis, Implementation, Bitstream & Programming
# ------------------------------------------------------------------------------
set in_vivado [expr {[llength [info commands synth_design]] > 0}]
set synth_status "NOT_RUN"
set impl_status "NOT_RUN"
set bit_status "NOT_RUN"
set hw_status "NOT_RUN"
set overall_status "SUCCESS"
set debug_log {}
set bitstream_file [file join $target_dir "top.bit"]

if {$in_vivado} {
    puts "================================================================================"
    puts "RUNNING VIVADO SYNTHESIS FLOW (xc7a100tcsg324-1)"
    puts "================================================================================"

    # Step 8.1: Synthesis
    if {[catch {
        set_part "xc7a100tcsg324-1"
        read_verilog $top_file
        read_xdc $generated_xdc
        synth_design -top top -part "xc7a100tcsg324-1"
        set synth_status "SUCCESS"
        lappend debug_log "synth_design completed successfully."
    } err]} {
        set synth_status "FAILED"
        set overall_status "FAILED"
        lappend debug_log "synth_design error: $err"
    }

    # Step 8.2: Implementation
    if {$synth_status eq "SUCCESS"} {
        if {[catch {
            opt_design
            place_design
            route_design
            set impl_status "SUCCESS"
            lappend debug_log "Implementation (opt, place, route) completed successfully."
        } err]} {
            set impl_status "FAILED"
            set overall_status "FAILED"
            lappend debug_log "Implementation error: $err"
        }
    } else {
        set impl_status "SKIPPED"
    }

    # Step 8.3: Write Bitstream
    if {$impl_status eq "SUCCESS"} {
        if {[catch {
            write_bitstream -force $bitstream_file
            set bit_status "SUCCESS"
            lappend debug_log "Bitstream generated: $bitstream_file"
        } err]} {
            set bit_status "FAILED"
            set overall_status "FAILED"
            lappend debug_log "write_bitstream error: $err"
        }
    } else {
        set bit_status "SKIPPED"
    }

    # Step 8.4: Hardware Manager & FPGA Programming
    if {$bit_status eq "SUCCESS"} {
        puts "================================================================================"
        puts "PROGRAMMING TARGET FPGA (xc7a100tcsg324-1)"
        puts "================================================================================"
        if {[catch {
            open_hw_manager
            connect_hw_server -allow_non_jtag
            open_hw_target
            set hw_devices [get_hw_devices]
            if {[llength $hw_devices] == 0} {
                error "No hardware devices detected on JTAG chain."
            }
            set target_device [lindex $hw_devices 0]
            foreach dev $hw_devices {
                set dev_part [get_property PART $dev]
                if {[string match "*7a100t*" $dev_part] || [string match "*xc7a100t*" $dev_part]} {
                    set target_device $dev
                    break
                }
            }
            current_hw_device $target_device
            refresh_hw_device -update_hw_probes false $target_device
            set_property PROGRAM.FILE $bitstream_file $target_device
            program_hw_devices $target_device
            refresh_hw_device $target_device
            set hw_status "SUCCESS"
            lappend debug_log "Device successfully programmed: [get_property PART $target_device]"
        } err]} {
            set hw_status "NOT_CONNECTED / SKIPPED"
            lappend debug_log "Hardware Manager note: $err"
        }
    } else {
        set hw_status "SKIPPED"
    }
} else {
    # Plain Tclsh environment (pre-synthesis / verification mode)
    set synth_status "NOT_RUN (Tclsh mode)"
    set impl_status "NOT_RUN (Tclsh mode)"
    set bit_status "NOT_RUN (Tclsh mode)"
    set hw_status "NOT_RUN (Tclsh mode)"
    set overall_status "CONSTRAINTS GENERATED (READY FOR VIVADO)"
    lappend debug_log "Script executed in Tclsh mode. Pin constraints generated successfully."
    lappend debug_log "To execute full synthesis, implementation, and bitstream generation in Vivado, run:"
    lappend debug_log "    vivado -mode batch -source vivadoSynth.tcl -tclargs --output_dir $target_dir"
}

# ------------------------------------------------------------------------------
# 9. Format and Write Execution & I/O Report
# ------------------------------------------------------------------------------
set rpt [open $report_file w]
puts $rpt "================================================================================"
puts $rpt "                     VIVADO FPGA SYNTHESIS & I/O REPORT                         "
puts $rpt "================================================================================"
puts $rpt "Timestamp:       [clock format [clock seconds] -format "%Y-%m-%d %H:%M:%S"]"
puts $rpt "Overall Status:  $overall_status"
puts $rpt ""
puts $rpt "--- TARGET DEVICE SPECIFICATION ---"
puts $rpt "Product Category: All"
puts $rpt "Family:           Artix-7"
puts $rpt "Package:          csg324"
puts $rpt "Speed Grade:      -1"
puts $rpt "Target Part:      xc7a100tcsg324-1"
puts $rpt "Board:            Digilent Nexys 4 DDR Rev. C"
puts $rpt ""
puts $rpt "--- DESIGN SOURCES & ARTIFACTS ---"
puts $rpt "Source Directory: $target_dir"
puts $rpt "Verilog File:     $top_file"
puts $rpt "Generated XDC:    $generated_xdc"
if {$bit_status eq "SUCCESS"} {
    puts $rpt "Bitstream File:   $bitstream_file"
}
puts $rpt ""
puts $rpt "================================================================================"
puts $rpt "                          REAL FPGA I/O PIN MAPPING                             "
puts $rpt "================================================================================"
puts $rpt [format "%-8s | %-12s | %-18s | %-12s | %-10s" "TYPE" "PORT NAME" "BOARD COMPONENT" "PACKAGE PIN" "IOSTANDARD"]
puts $rpt "---------+--------------+--------------------+--------------+-----------"
foreach m $mapping_table {
    set t [lindex $m 0]
    set p [lindex $m 1]
    set c [lindex $m 2]
    set pin [lindex $m 3]
    set std [lindex $m 4]
    puts $rpt [format "%-8s | %-12s | %-18s | %-12s | %-10s" $t $p $c $pin $std]
}
puts $rpt "================================================================================"
puts $rpt ""
puts $rpt "--- FLOW EXECUTION SUMMARY ---"
puts $rpt "Synthesis:       $synth_status"
puts $rpt "Implementation:  $impl_status"
puts $rpt "Bitstream:       $bit_status"
puts $rpt "FPGA Program:    $hw_status"
puts $rpt ""
puts $rpt "--- DEBUG & EXECUTION LOG ---"
if {[llength $debug_log] > 0} {
    foreach d $debug_log {
        puts $rpt "  $d"
    }
} else {
    puts $rpt "  No errors or warnings recorded."
}
puts $rpt "================================================================================"
close $rpt

# Also print report to stdout
set rpt_view [open $report_file r]
puts [read $rpt_view]
close $rpt_view

puts "Report written to: $report_file"
