$date
	Sun Jul 27 19:24:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_2x1_tb $end
$var wire 16 ! output_mux [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ en $end
$var reg 1 % sel $end
$scope module uut $end
$var wire 1 & enable $end
$var wire 16 ' in1 [15:0] $end
$var wire 16 ( in2 [15:0] $end
$var wire 1 ) sel $end
$var reg 16 * out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
b0 (
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#5
b1111111111110000 *
b1111111111110000 !
1$
1&
b101010101010 #
b101010101010 (
b1111111111110000 "
b1111111111110000 '
#15
b101010101010 *
b101010101010 !
1%
1)
#25
b0 *
b0 !
0$
0&
#35
