
RTC_F411re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003548  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080036e8  080036e8  000136e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003768  08003768  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003768  08003768  00013768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003770  08003770  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003770  08003770  00013770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000068  080037e0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080037e0  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000095ca  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a4b  00000000  00000000  000296a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002b0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000637  00000000  00000000  0002b920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016e82  00000000  00000000  0002bf57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a79c  00000000  00000000  00042dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ced9  00000000  00000000  0004d575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027d8  00000000  00000000  000da450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000dcc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080036d0 	.word	0x080036d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080036d0 	.word	0x080036d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000584:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000588:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800058c:	f003 0301 	and.w	r3, r3, #1
 8000590:	2b00      	cmp	r3, #0
 8000592:	d013      	beq.n	80005bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800059c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d00b      	beq.n	80005bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005a4:	e000      	b.n	80005a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d0f9      	beq.n	80005a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr

080005ca <_write>:
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
int _write(int file,char *ptr,int len)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b086      	sub	sp, #24
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	60f8      	str	r0, [r7, #12]
 80005d2:	60b9      	str	r1, [r7, #8]
 80005d4:	607a      	str	r2, [r7, #4]
    int i=0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
for(i=0;i<len;i++)
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	e009      	b.n	80005f4 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	60ba      	str	r2, [r7, #8]
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff ffc7 	bl	800057c <ITM_SendChar>
for(i=0;i<len;i++)
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	3301      	adds	r3, #1
 80005f2:	617b      	str	r3, [r7, #20]
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	dbf1      	blt.n	80005e0 <_write+0x16>
return len;
 80005fc:	687b      	ldr	r3, [r7, #4]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3718      	adds	r7, #24
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060a:	b085      	sub	sp, #20
 800060c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 faf3 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f83b 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f929 	bl	800086c <MX_GPIO_Init>
  MX_RTC_Init();
 800061a:	f000 f8a3 	bl	8000764 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800061e:	f000 f8fb 	bl	8000818 <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000622:	2200      	movs	r2, #0
 8000624:	4915      	ldr	r1, [pc, #84]	; (800067c <main+0x74>)
 8000626:	4816      	ldr	r0, [pc, #88]	; (8000680 <main+0x78>)
 8000628:	f001 fc7e 	bl	8001f28 <HAL_RTC_GetTime>

	  	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800062c:	2200      	movs	r2, #0
 800062e:	4915      	ldr	r1, [pc, #84]	; (8000684 <main+0x7c>)
 8000630:	4813      	ldr	r0, [pc, #76]	; (8000680 <main+0x78>)
 8000632:	f001 fd5b 	bl	80020ec <HAL_RTC_GetDate>

	  	  printf("\nTime : %2d:%2d:%2d\nDate : %2d/%2d/%2d\nDay : %2d\n", sTime.Hours, sTime.Minutes, sTime.Seconds, sDate.Date, sDate.Month, sDate.Year, sDate.WeekDay);
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <main+0x74>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	461c      	mov	r4, r3
 800063c:	4b0f      	ldr	r3, [pc, #60]	; (800067c <main+0x74>)
 800063e:	785b      	ldrb	r3, [r3, #1]
 8000640:	461d      	mov	r5, r3
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <main+0x74>)
 8000644:	789b      	ldrb	r3, [r3, #2]
 8000646:	461e      	mov	r6, r3
 8000648:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <main+0x7c>)
 800064a:	789b      	ldrb	r3, [r3, #2]
 800064c:	461a      	mov	r2, r3
 800064e:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <main+0x7c>)
 8000650:	785b      	ldrb	r3, [r3, #1]
 8000652:	4619      	mov	r1, r3
 8000654:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <main+0x7c>)
 8000656:	78db      	ldrb	r3, [r3, #3]
 8000658:	4618      	mov	r0, r3
 800065a:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <main+0x7c>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	9303      	str	r3, [sp, #12]
 8000660:	9002      	str	r0, [sp, #8]
 8000662:	9101      	str	r1, [sp, #4]
 8000664:	9200      	str	r2, [sp, #0]
 8000666:	4633      	mov	r3, r6
 8000668:	462a      	mov	r2, r5
 800066a:	4621      	mov	r1, r4
 800066c:	4806      	ldr	r0, [pc, #24]	; (8000688 <main+0x80>)
 800066e:	f002 f9bb 	bl	80029e8 <iprintf>

	  	  HAL_Delay(1000);
 8000672:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000676:	f000 fb31 	bl	8000cdc <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800067a:	e7d2      	b.n	8000622 <main+0x1a>
 800067c:	200000e8 	.word	0x200000e8
 8000680:	20000084 	.word	0x20000084
 8000684:	200000fc 	.word	0x200000fc
 8000688:	080036e8 	.word	0x080036e8

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	; 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2230      	movs	r2, #48	; 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f002 f9f9 	bl	8002a92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	4b29      	ldr	r3, [pc, #164]	; (800075c <SystemClock_Config+0xd0>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	4a28      	ldr	r2, [pc, #160]	; (800075c <SystemClock_Config+0xd0>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	; 0x40
 80006c0:	4b26      	ldr	r3, [pc, #152]	; (800075c <SystemClock_Config+0xd0>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b23      	ldr	r3, [pc, #140]	; (8000760 <SystemClock_Config+0xd4>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a22      	ldr	r2, [pc, #136]	; (8000760 <SystemClock_Config+0xd4>)
 80006d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b20      	ldr	r3, [pc, #128]	; (8000760 <SystemClock_Config+0xd4>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006e8:	230a      	movs	r3, #10
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ec:	2301      	movs	r3, #1
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f0:	2310      	movs	r3, #16
 80006f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f8:	2302      	movs	r3, #2
 80006fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006fc:	2300      	movs	r3, #0
 80006fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000700:	2310      	movs	r3, #16
 8000702:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000704:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000708:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800070a:	2304      	movs	r3, #4
 800070c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800070e:	2304      	movs	r3, #4
 8000710:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	4618      	mov	r0, r3
 8000718:	f000 fd6e 	bl	80011f8 <HAL_RCC_OscConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000722:	f000 f8d9 	bl	80008d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000726:	230f      	movs	r3, #15
 8000728:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072a:	2302      	movs	r3, #2
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000736:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2102      	movs	r1, #2
 8000742:	4618      	mov	r0, r3
 8000744:	f000 ffd0 	bl	80016e8 <HAL_RCC_ClockConfig>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800074e:	f000 f8c3 	bl	80008d8 <Error_Handler>
  }
}
 8000752:	bf00      	nop
 8000754:	3750      	adds	r7, #80	; 0x50
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800
 8000760:	40007000 	.word	0x40007000

08000764 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000778:	2300      	movs	r3, #0
 800077a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800077c:	4b24      	ldr	r3, [pc, #144]	; (8000810 <MX_RTC_Init+0xac>)
 800077e:	4a25      	ldr	r2, [pc, #148]	; (8000814 <MX_RTC_Init+0xb0>)
 8000780:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <MX_RTC_Init+0xac>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <MX_RTC_Init+0xac>)
 800078a:	227f      	movs	r2, #127	; 0x7f
 800078c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800078e:	4b20      	ldr	r3, [pc, #128]	; (8000810 <MX_RTC_Init+0xac>)
 8000790:	22ff      	movs	r2, #255	; 0xff
 8000792:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000794:	4b1e      	ldr	r3, [pc, #120]	; (8000810 <MX_RTC_Init+0xac>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800079a:	4b1d      	ldr	r3, [pc, #116]	; (8000810 <MX_RTC_Init+0xac>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <MX_RTC_Init+0xac>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007a6:	481a      	ldr	r0, [pc, #104]	; (8000810 <MX_RTC_Init+0xac>)
 80007a8:	f001 faae 	bl	8001d08 <HAL_RTC_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80007b2:	f000 f891 	bl	80008d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 80007b6:	2310      	movs	r3, #16
 80007b8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x24;
 80007ba:	2324      	movs	r3, #36	; 0x24
 80007bc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80007be:	2300      	movs	r3, #0
 80007c0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007c2:	2300      	movs	r3, #0
 80007c4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	2201      	movs	r2, #1
 80007ce:	4619      	mov	r1, r3
 80007d0:	480f      	ldr	r0, [pc, #60]	; (8000810 <MX_RTC_Init+0xac>)
 80007d2:	f001 fb0f 	bl	8001df4 <HAL_RTC_SetTime>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80007dc:	f000 f87c 	bl	80008d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80007e0:	2304      	movs	r3, #4
 80007e2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 80007e4:	2312      	movs	r3, #18
 80007e6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x28;
 80007e8:	2328      	movs	r3, #40	; 0x28
 80007ea:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 80007ec:	2323      	movs	r3, #35	; 0x23
 80007ee:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	2201      	movs	r2, #1
 80007f4:	4619      	mov	r1, r3
 80007f6:	4806      	ldr	r0, [pc, #24]	; (8000810 <MX_RTC_Init+0xac>)
 80007f8:	f001 fbf4 	bl	8001fe4 <HAL_RTC_SetDate>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000802:	f000 f869 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000084 	.word	0x20000084
 8000814:	40002800 	.word	0x40002800

08000818 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 800081e:	4a12      	ldr	r2, [pc, #72]	; (8000868 <MX_USART1_UART_Init+0x50>)
 8000820:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 8000824:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000828:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800082a:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000836:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800083c:	4b09      	ldr	r3, [pc, #36]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 800083e:	220c      	movs	r2, #12
 8000840:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000842:	4b08      	ldr	r3, [pc, #32]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <MX_USART1_UART_Init+0x4c>)
 8000850:	f001 fd58 	bl	8002304 <HAL_UART_Init>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800085a:	f000 f83d 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	200000a4 	.word	0x200000a4
 8000868:	40011000 	.word	0x40011000

0800086c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b17      	ldr	r3, [pc, #92]	; (80008d4 <MX_GPIO_Init+0x68>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a16      	ldr	r2, [pc, #88]	; (80008d4 <MX_GPIO_Init+0x68>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_GPIO_Init+0x68>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <MX_GPIO_Init+0x68>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a0f      	ldr	r2, [pc, #60]	; (80008d4 <MX_GPIO_Init+0x68>)
 8000898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b0d      	ldr	r3, [pc, #52]	; (80008d4 <MX_GPIO_Init+0x68>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_GPIO_Init+0x68>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a08      	ldr	r2, [pc, #32]	; (80008d4 <MX_GPIO_Init+0x68>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_GPIO_Init+0x68>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <Error_Handler+0x8>
	...

080008e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <HAL_MspInit+0x4c>)
 80008f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f2:	4a0f      	ldr	r2, [pc, #60]	; (8000930 <HAL_MspInit+0x4c>)
 80008f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f8:	6453      	str	r3, [r2, #68]	; 0x44
 80008fa:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <HAL_MspInit+0x4c>)
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	603b      	str	r3, [r7, #0]
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <HAL_MspInit+0x4c>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	4a08      	ldr	r2, [pc, #32]	; (8000930 <HAL_MspInit+0x4c>)
 8000910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000914:	6413      	str	r3, [r2, #64]	; 0x40
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <HAL_MspInit+0x4c>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800091e:	603b      	str	r3, [r7, #0]
 8000920:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000922:	2007      	movs	r0, #7
 8000924:	f000 fab0 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40023800 	.word	0x40023800

08000934 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
 800094c:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a0c      	ldr	r2, [pc, #48]	; (8000984 <HAL_RTC_MspInit+0x50>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d111      	bne.n	800097c <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000958:	2302      	movs	r3, #2
 800095a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800095c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000960:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	4618      	mov	r0, r3
 8000968:	f001 f8de 	bl	8001b28 <HAL_RCCEx_PeriphCLKConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000972:	f7ff ffb1 	bl	80008d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <HAL_RTC_MspInit+0x54>)
 8000978:	2201      	movs	r2, #1
 800097a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800097c:	bf00      	nop
 800097e:	3720      	adds	r7, #32
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40002800 	.word	0x40002800
 8000988:	42470e3c 	.word	0x42470e3c

0800098c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08a      	sub	sp, #40	; 0x28
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <HAL_UART_MspInit+0x84>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d12c      	bne.n	8000a08 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009b8:	f043 0310 	orr.w	r3, r3, #16
 80009bc:	6453      	str	r3, [r2, #68]	; 0x44
 80009be:	4b15      	ldr	r3, [pc, #84]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c2:	f003 0310 	and.w	r3, r3, #16
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <HAL_UART_MspInit+0x88>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009f8:	2307      	movs	r3, #7
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <HAL_UART_MspInit+0x8c>)
 8000a04:	f000 fa74 	bl	8000ef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a08:	bf00      	nop
 8000a0a:	3728      	adds	r7, #40	; 0x28
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40011000 	.word	0x40011000
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020000 	.word	0x40020000

08000a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <NMI_Handler+0x4>

08000a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a26:	e7fe      	b.n	8000a26 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <MemManage_Handler+0x4>

08000a2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <BusFault_Handler+0x4>

08000a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <UsageFault_Handler+0x4>

08000a3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a68:	f000 f918 	bl	8000c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	e00a      	b.n	8000a98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a82:	f3af 8000 	nop.w
 8000a86:	4601      	mov	r1, r0
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	60ba      	str	r2, [r7, #8]
 8000a8e:	b2ca      	uxtb	r2, r1
 8000a90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	3301      	adds	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	697a      	ldr	r2, [r7, #20]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	dbf0      	blt.n	8000a82 <_read+0x12>
  }

  return len;
 8000aa0:	687b      	ldr	r3, [r7, #4]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <_close>:
  }
  return len;
}

int _close(int file)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
 8000aca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ad2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <_isatty>:

int _isatty(int file)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	b083      	sub	sp, #12
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aea:	2301      	movs	r3, #1
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3714      	adds	r7, #20
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
	...

08000b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b1c:	4a14      	ldr	r2, [pc, #80]	; (8000b70 <_sbrk+0x5c>)
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <_sbrk+0x60>)
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <_sbrk+0x64>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d102      	bne.n	8000b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b30:	4b11      	ldr	r3, [pc, #68]	; (8000b78 <_sbrk+0x64>)
 8000b32:	4a12      	ldr	r2, [pc, #72]	; (8000b7c <_sbrk+0x68>)
 8000b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b36:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <_sbrk+0x64>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d207      	bcs.n	8000b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b44:	f001 fff4 	bl	8002b30 <__errno>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b52:	e009      	b.n	8000b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <_sbrk+0x64>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b5a:	4b07      	ldr	r3, [pc, #28]	; (8000b78 <_sbrk+0x64>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	4a05      	ldr	r2, [pc, #20]	; (8000b78 <_sbrk+0x64>)
 8000b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b66:	68fb      	ldr	r3, [r7, #12]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	20020000 	.word	0x20020000
 8000b74:	00000400 	.word	0x00000400
 8000b78:	20000100 	.word	0x20000100
 8000b7c:	20000258 	.word	0x20000258

08000b80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <SystemInit+0x20>)
 8000b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8a:	4a05      	ldr	r2, [pc, #20]	; (8000ba0 <SystemInit+0x20>)
 8000b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ba8:	480d      	ldr	r0, [pc, #52]	; (8000be0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000baa:	490e      	ldr	r1, [pc, #56]	; (8000be4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bac:	4a0e      	ldr	r2, [pc, #56]	; (8000be8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb0:	e002      	b.n	8000bb8 <LoopCopyDataInit>

08000bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb6:	3304      	adds	r3, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bbc:	d3f9      	bcc.n	8000bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bbe:	4a0b      	ldr	r2, [pc, #44]	; (8000bec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bc0:	4c0b      	ldr	r4, [pc, #44]	; (8000bf0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc4:	e001      	b.n	8000bca <LoopFillZerobss>

08000bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc8:	3204      	adds	r2, #4

08000bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bcc:	d3fb      	bcc.n	8000bc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bce:	f7ff ffd7 	bl	8000b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bd2:	f001 ffb3 	bl	8002b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bd6:	f7ff fd17 	bl	8000608 <main>
  bx  lr    
 8000bda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000be8:	08003778 	.word	0x08003778
  ldr r2, =_sbss
 8000bec:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bf0:	20000254 	.word	0x20000254

08000bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bfc:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0d      	ldr	r2, [pc, #52]	; (8000c38 <HAL_Init+0x40>)
 8000c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_Init+0x40>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <HAL_Init+0x40>)
 8000c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_Init+0x40>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a07      	ldr	r2, [pc, #28]	; (8000c38 <HAL_Init+0x40>)
 8000c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c20:	2003      	movs	r0, #3
 8000c22:	f000 f931 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c26:	2000      	movs	r0, #0
 8000c28:	f000 f808 	bl	8000c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c2c:	f7ff fe5a 	bl	80008e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40023c00 	.word	0x40023c00

08000c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c44:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <HAL_InitTick+0x54>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <HAL_InitTick+0x58>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 f93b 	bl	8000ed6 <HAL_SYSTICK_Config>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e00e      	b.n	8000c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b0f      	cmp	r3, #15
 8000c6e:	d80a      	bhi.n	8000c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c70:	2200      	movs	r2, #0
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295
 8000c78:	f000 f911 	bl	8000e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c7c:	4a06      	ldr	r2, [pc, #24]	; (8000c98 <HAL_InitTick+0x5c>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
 8000c84:	e000      	b.n	8000c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20000004 	.word	0x20000004

08000c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_IncTick+0x20>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x24>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	4a04      	ldr	r2, [pc, #16]	; (8000cc0 <HAL_IncTick+0x24>)
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	20000104 	.word	0x20000104

08000cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc8:	4b03      	ldr	r3, [pc, #12]	; (8000cd8 <HAL_GetTick+0x14>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000104 	.word	0x20000104

08000cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce4:	f7ff ffee 	bl	8000cc4 <HAL_GetTick>
 8000ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf4:	d005      	beq.n	8000d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <HAL_Delay+0x44>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4413      	add	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d02:	bf00      	nop
 8000d04:	f7ff ffde 	bl	8000cc4 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d8f7      	bhi.n	8000d04 <HAL_Delay+0x28>
  {
  }
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008

08000d24 <__NVIC_SetPriorityGrouping>:
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_SetPriority>:
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	db0a      	blt.n	8000db2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <__NVIC_SetPriority+0x4c>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000db0:	e00a      	b.n	8000dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4908      	ldr	r1, [pc, #32]	; (8000dd8 <__NVIC_SetPriority+0x50>)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	f003 030f 	and.w	r3, r3, #15
 8000dbe:	3b04      	subs	r3, #4
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	761a      	strb	r2, [r3, #24]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <NVIC_EncodePriority>:
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	; 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f1c3 0307 	rsb	r3, r3, #7
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	bf28      	it	cs
 8000dfa:	2304      	movcs	r3, #4
 8000dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3304      	adds	r3, #4
 8000e02:	2b06      	cmp	r3, #6
 8000e04:	d902      	bls.n	8000e0c <NVIC_EncodePriority+0x30>
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3b03      	subs	r3, #3
 8000e0a:	e000      	b.n	8000e0e <NVIC_EncodePriority+0x32>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	43d9      	mvns	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	4313      	orrs	r3, r2
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3724      	adds	r7, #36	; 0x24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <SysTick_Config>:
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e54:	d301      	bcc.n	8000e5a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00f      	b.n	8000e7a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <SysTick_Config+0x40>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e62:	210f      	movs	r1, #15
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f7ff ff8e 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <SysTick_Config+0x40>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <SysTick_Config+0x40>)
 8000e74:	2207      	movs	r2, #7
 8000e76:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	e000e010 	.word	0xe000e010

08000e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff ff47 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb0:	f7ff ff5c 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	68b9      	ldr	r1, [r7, #8]
 8000eba:	6978      	ldr	r0, [r7, #20]
 8000ebc:	f7ff ff8e 	bl	8000ddc <NVIC_EncodePriority>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff ffb0 	bl	8000e44 <SysTick_Config>
 8000ee4:	4603      	mov	r3, r0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	; 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
 8000f0a:	e159      	b.n	80011c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	f040 8148 	bne.w	80011ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d005      	beq.n	8000f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d130      	bne.n	8000fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	f003 0201 	and.w	r2, r3, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d017      	beq.n	8000fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d123      	bne.n	8001034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	08da      	lsrs	r2, r3, #3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	220f      	movs	r2, #15
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	08da      	lsrs	r2, r3, #3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3208      	adds	r2, #8
 800102e:	69b9      	ldr	r1, [r7, #24]
 8001030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	2203      	movs	r2, #3
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0203 	and.w	r2, r3, #3
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 80a2 	beq.w	80011ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b57      	ldr	r3, [pc, #348]	; (80011d8 <HAL_GPIO_Init+0x2e8>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a56      	ldr	r2, [pc, #344]	; (80011d8 <HAL_GPIO_Init+0x2e8>)
 8001080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
 8001086:	4b54      	ldr	r3, [pc, #336]	; (80011d8 <HAL_GPIO_Init+0x2e8>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001092:	4a52      	ldr	r2, [pc, #328]	; (80011dc <HAL_GPIO_Init+0x2ec>)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3302      	adds	r3, #2
 800109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a49      	ldr	r2, [pc, #292]	; (80011e0 <HAL_GPIO_Init+0x2f0>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d019      	beq.n	80010f2 <HAL_GPIO_Init+0x202>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a48      	ldr	r2, [pc, #288]	; (80011e4 <HAL_GPIO_Init+0x2f4>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d013      	beq.n	80010ee <HAL_GPIO_Init+0x1fe>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a47      	ldr	r2, [pc, #284]	; (80011e8 <HAL_GPIO_Init+0x2f8>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d00d      	beq.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a46      	ldr	r2, [pc, #280]	; (80011ec <HAL_GPIO_Init+0x2fc>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d007      	beq.n	80010e6 <HAL_GPIO_Init+0x1f6>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a45      	ldr	r2, [pc, #276]	; (80011f0 <HAL_GPIO_Init+0x300>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d101      	bne.n	80010e2 <HAL_GPIO_Init+0x1f2>
 80010de:	2304      	movs	r3, #4
 80010e0:	e008      	b.n	80010f4 <HAL_GPIO_Init+0x204>
 80010e2:	2307      	movs	r3, #7
 80010e4:	e006      	b.n	80010f4 <HAL_GPIO_Init+0x204>
 80010e6:	2303      	movs	r3, #3
 80010e8:	e004      	b.n	80010f4 <HAL_GPIO_Init+0x204>
 80010ea:	2302      	movs	r3, #2
 80010ec:	e002      	b.n	80010f4 <HAL_GPIO_Init+0x204>
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <HAL_GPIO_Init+0x204>
 80010f2:	2300      	movs	r3, #0
 80010f4:	69fa      	ldr	r2, [r7, #28]
 80010f6:	f002 0203 	and.w	r2, r2, #3
 80010fa:	0092      	lsls	r2, r2, #2
 80010fc:	4093      	lsls	r3, r2
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001104:	4935      	ldr	r1, [pc, #212]	; (80011dc <HAL_GPIO_Init+0x2ec>)
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	089b      	lsrs	r3, r3, #2
 800110a:	3302      	adds	r3, #2
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001112:	4b38      	ldr	r3, [pc, #224]	; (80011f4 <HAL_GPIO_Init+0x304>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	43db      	mvns	r3, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4013      	ands	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001136:	4a2f      	ldr	r2, [pc, #188]	; (80011f4 <HAL_GPIO_Init+0x304>)
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800113c:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <HAL_GPIO_Init+0x304>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001160:	4a24      	ldr	r2, [pc, #144]	; (80011f4 <HAL_GPIO_Init+0x304>)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001166:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <HAL_GPIO_Init+0x304>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	43db      	mvns	r3, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4013      	ands	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800118a:	4a1a      	ldr	r2, [pc, #104]	; (80011f4 <HAL_GPIO_Init+0x304>)
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <HAL_GPIO_Init+0x304>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011b4:	4a0f      	ldr	r2, [pc, #60]	; (80011f4 <HAL_GPIO_Init+0x304>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3301      	adds	r3, #1
 80011be:	61fb      	str	r3, [r7, #28]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	2b0f      	cmp	r3, #15
 80011c4:	f67f aea2 	bls.w	8000f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3724      	adds	r7, #36	; 0x24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40023800 	.word	0x40023800
 80011dc:	40013800 	.word	0x40013800
 80011e0:	40020000 	.word	0x40020000
 80011e4:	40020400 	.word	0x40020400
 80011e8:	40020800 	.word	0x40020800
 80011ec:	40020c00 	.word	0x40020c00
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40013c00 	.word	0x40013c00

080011f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e267      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b00      	cmp	r3, #0
 8001214:	d075      	beq.n	8001302 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001216:	4b88      	ldr	r3, [pc, #544]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 030c 	and.w	r3, r3, #12
 800121e:	2b04      	cmp	r3, #4
 8001220:	d00c      	beq.n	800123c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001222:	4b85      	ldr	r3, [pc, #532]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800122a:	2b08      	cmp	r3, #8
 800122c:	d112      	bne.n	8001254 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800122e:	4b82      	ldr	r3, [pc, #520]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001236:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800123a:	d10b      	bne.n	8001254 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123c:	4b7e      	ldr	r3, [pc, #504]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d05b      	beq.n	8001300 <HAL_RCC_OscConfig+0x108>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d157      	bne.n	8001300 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e242      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800125c:	d106      	bne.n	800126c <HAL_RCC_OscConfig+0x74>
 800125e:	4b76      	ldr	r3, [pc, #472]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a75      	ldr	r2, [pc, #468]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e01d      	b.n	80012a8 <HAL_RCC_OscConfig+0xb0>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001274:	d10c      	bne.n	8001290 <HAL_RCC_OscConfig+0x98>
 8001276:	4b70      	ldr	r3, [pc, #448]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a6f      	ldr	r2, [pc, #444]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800127c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	4b6d      	ldr	r3, [pc, #436]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a6c      	ldr	r2, [pc, #432]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128c:	6013      	str	r3, [r2, #0]
 800128e:	e00b      	b.n	80012a8 <HAL_RCC_OscConfig+0xb0>
 8001290:	4b69      	ldr	r3, [pc, #420]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a68      	ldr	r2, [pc, #416]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b66      	ldr	r3, [pc, #408]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a65      	ldr	r2, [pc, #404]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 80012a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d013      	beq.n	80012d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b0:	f7ff fd08 	bl	8000cc4 <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012b8:	f7ff fd04 	bl	8000cc4 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	; 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e207      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ca:	4b5b      	ldr	r3, [pc, #364]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0xc0>
 80012d6:	e014      	b.n	8001302 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff fcf4 	bl	8000cc4 <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e0:	f7ff fcf0 	bl	8000cc4 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b64      	cmp	r3, #100	; 0x64
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e1f3      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f2:	4b51      	ldr	r3, [pc, #324]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f0      	bne.n	80012e0 <HAL_RCC_OscConfig+0xe8>
 80012fe:	e000      	b.n	8001302 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d063      	beq.n	80013d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800130e:	4b4a      	ldr	r3, [pc, #296]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00b      	beq.n	8001332 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800131a:	4b47      	ldr	r3, [pc, #284]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001322:	2b08      	cmp	r3, #8
 8001324:	d11c      	bne.n	8001360 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001326:	4b44      	ldr	r3, [pc, #272]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d116      	bne.n	8001360 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001332:	4b41      	ldr	r3, [pc, #260]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d005      	beq.n	800134a <HAL_RCC_OscConfig+0x152>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d001      	beq.n	800134a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e1c7      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134a:	4b3b      	ldr	r3, [pc, #236]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	4937      	ldr	r1, [pc, #220]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800135e:	e03a      	b.n	80013d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d020      	beq.n	80013aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001368:	4b34      	ldr	r3, [pc, #208]	; (800143c <HAL_RCC_OscConfig+0x244>)
 800136a:	2201      	movs	r2, #1
 800136c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136e:	f7ff fca9 	bl	8000cc4 <HAL_GetTick>
 8001372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001374:	e008      	b.n	8001388 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001376:	f7ff fca5 	bl	8000cc4 <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b02      	cmp	r3, #2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e1a8      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001388:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0f0      	beq.n	8001376 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	4b28      	ldr	r3, [pc, #160]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	4925      	ldr	r1, [pc, #148]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	600b      	str	r3, [r1, #0]
 80013a8:	e015      	b.n	80013d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013aa:	4b24      	ldr	r3, [pc, #144]	; (800143c <HAL_RCC_OscConfig+0x244>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b0:	f7ff fc88 	bl	8000cc4 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013b8:	f7ff fc84 	bl	8000cc4 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e187      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ca:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1f0      	bne.n	80013b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0308 	and.w	r3, r3, #8
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d036      	beq.n	8001450 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d016      	beq.n	8001418 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_RCC_OscConfig+0x248>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f0:	f7ff fc68 	bl	8000cc4 <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013f8:	f7ff fc64 	bl	8000cc4 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e167      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_RCC_OscConfig+0x240>)
 800140c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0x200>
 8001416:	e01b      	b.n	8001450 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <HAL_RCC_OscConfig+0x248>)
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800141e:	f7ff fc51 	bl	8000cc4 <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001424:	e00e      	b.n	8001444 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001426:	f7ff fc4d 	bl	8000cc4 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d907      	bls.n	8001444 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e150      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
 8001438:	40023800 	.word	0x40023800
 800143c:	42470000 	.word	0x42470000
 8001440:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001444:	4b88      	ldr	r3, [pc, #544]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1ea      	bne.n	8001426 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	f000 8097 	beq.w	800158c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800145e:	2300      	movs	r3, #0
 8001460:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001462:	4b81      	ldr	r3, [pc, #516]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d10f      	bne.n	800148e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	4b7d      	ldr	r3, [pc, #500]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	4a7c      	ldr	r2, [pc, #496]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147c:	6413      	str	r3, [r2, #64]	; 0x40
 800147e:	4b7a      	ldr	r3, [pc, #488]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800148a:	2301      	movs	r3, #1
 800148c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148e:	4b77      	ldr	r3, [pc, #476]	; (800166c <HAL_RCC_OscConfig+0x474>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001496:	2b00      	cmp	r3, #0
 8001498:	d118      	bne.n	80014cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800149a:	4b74      	ldr	r3, [pc, #464]	; (800166c <HAL_RCC_OscConfig+0x474>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a73      	ldr	r2, [pc, #460]	; (800166c <HAL_RCC_OscConfig+0x474>)
 80014a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014a6:	f7ff fc0d 	bl	8000cc4 <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ac:	e008      	b.n	80014c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ae:	f7ff fc09 	bl	8000cc4 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e10c      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c0:	4b6a      	ldr	r3, [pc, #424]	; (800166c <HAL_RCC_OscConfig+0x474>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0f0      	beq.n	80014ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d106      	bne.n	80014e2 <HAL_RCC_OscConfig+0x2ea>
 80014d4:	4b64      	ldr	r3, [pc, #400]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d8:	4a63      	ldr	r2, [pc, #396]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	6713      	str	r3, [r2, #112]	; 0x70
 80014e0:	e01c      	b.n	800151c <HAL_RCC_OscConfig+0x324>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2b05      	cmp	r3, #5
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0x30c>
 80014ea:	4b5f      	ldr	r3, [pc, #380]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ee:	4a5e      	ldr	r2, [pc, #376]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014f0:	f043 0304 	orr.w	r3, r3, #4
 80014f4:	6713      	str	r3, [r2, #112]	; 0x70
 80014f6:	4b5c      	ldr	r3, [pc, #368]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fa:	4a5b      	ldr	r2, [pc, #364]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6713      	str	r3, [r2, #112]	; 0x70
 8001502:	e00b      	b.n	800151c <HAL_RCC_OscConfig+0x324>
 8001504:	4b58      	ldr	r3, [pc, #352]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001508:	4a57      	ldr	r2, [pc, #348]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 800150a:	f023 0301 	bic.w	r3, r3, #1
 800150e:	6713      	str	r3, [r2, #112]	; 0x70
 8001510:	4b55      	ldr	r3, [pc, #340]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001514:	4a54      	ldr	r2, [pc, #336]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001516:	f023 0304 	bic.w	r3, r3, #4
 800151a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d015      	beq.n	8001550 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001524:	f7ff fbce 	bl	8000cc4 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152a:	e00a      	b.n	8001542 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800152c:	f7ff fbca 	bl	8000cc4 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	f241 3288 	movw	r2, #5000	; 0x1388
 800153a:	4293      	cmp	r3, r2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e0cb      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001542:	4b49      	ldr	r3, [pc, #292]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0ee      	beq.n	800152c <HAL_RCC_OscConfig+0x334>
 800154e:	e014      	b.n	800157a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001550:	f7ff fbb8 	bl	8000cc4 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001556:	e00a      	b.n	800156e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001558:	f7ff fbb4 	bl	8000cc4 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f241 3288 	movw	r2, #5000	; 0x1388
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e0b5      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156e:	4b3e      	ldr	r3, [pc, #248]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1ee      	bne.n	8001558 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800157a:	7dfb      	ldrb	r3, [r7, #23]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d105      	bne.n	800158c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001580:	4b39      	ldr	r3, [pc, #228]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001584:	4a38      	ldr	r2, [pc, #224]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800158a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	2b00      	cmp	r3, #0
 8001592:	f000 80a1 	beq.w	80016d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001596:	4b34      	ldr	r3, [pc, #208]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b08      	cmp	r3, #8
 80015a0:	d05c      	beq.n	800165c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d141      	bne.n	800162e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015aa:	4b31      	ldr	r3, [pc, #196]	; (8001670 <HAL_RCC_OscConfig+0x478>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b0:	f7ff fb88 	bl	8000cc4 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b8:	f7ff fb84 	bl	8000cc4 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e087      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ca:	4b27      	ldr	r3, [pc, #156]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1f0      	bne.n	80015b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69da      	ldr	r2, [r3, #28]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a1b      	ldr	r3, [r3, #32]
 80015de:	431a      	orrs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e4:	019b      	lsls	r3, r3, #6
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	085b      	lsrs	r3, r3, #1
 80015ee:	3b01      	subs	r3, #1
 80015f0:	041b      	lsls	r3, r3, #16
 80015f2:	431a      	orrs	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f8:	061b      	lsls	r3, r3, #24
 80015fa:	491b      	ldr	r1, [pc, #108]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 80015fc:	4313      	orrs	r3, r2
 80015fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <HAL_RCC_OscConfig+0x478>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001606:	f7ff fb5d 	bl	8000cc4 <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800160e:	f7ff fb59 	bl	8000cc4 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e05c      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d0f0      	beq.n	800160e <HAL_RCC_OscConfig+0x416>
 800162c:	e054      	b.n	80016d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <HAL_RCC_OscConfig+0x478>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fb46 	bl	8000cc4 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff fb42 	bl	8000cc4 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e045      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <HAL_RCC_OscConfig+0x470>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f0      	bne.n	800163c <HAL_RCC_OscConfig+0x444>
 800165a:	e03d      	b.n	80016d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d107      	bne.n	8001674 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e038      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
 8001668:	40023800 	.word	0x40023800
 800166c:	40007000 	.word	0x40007000
 8001670:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <HAL_RCC_OscConfig+0x4ec>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d028      	beq.n	80016d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800168c:	429a      	cmp	r2, r3
 800168e:	d121      	bne.n	80016d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800169a:	429a      	cmp	r2, r3
 800169c:	d11a      	bne.n	80016d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016a4:	4013      	ands	r3, r2
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d111      	bne.n	80016d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ba:	085b      	lsrs	r3, r3, #1
 80016bc:	3b01      	subs	r3, #1
 80016be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d107      	bne.n	80016d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d001      	beq.n	80016d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e000      	b.n	80016da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e0cc      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016fc:	4b68      	ldr	r3, [pc, #416]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d90c      	bls.n	8001724 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800170a:	4b65      	ldr	r3, [pc, #404]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001712:	4b63      	ldr	r3, [pc, #396]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	429a      	cmp	r2, r3
 800171e:	d001      	beq.n	8001724 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e0b8      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d020      	beq.n	8001772 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	2b00      	cmp	r3, #0
 800173a:	d005      	beq.n	8001748 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800173c:	4b59      	ldr	r3, [pc, #356]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	4a58      	ldr	r2, [pc, #352]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001746:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0308 	and.w	r3, r3, #8
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001754:	4b53      	ldr	r3, [pc, #332]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a52      	ldr	r2, [pc, #328]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800175e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001760:	4b50      	ldr	r3, [pc, #320]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	494d      	ldr	r1, [pc, #308]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	4313      	orrs	r3, r2
 8001770:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b00      	cmp	r3, #0
 800177c:	d044      	beq.n	8001808 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d107      	bne.n	8001796 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	4b47      	ldr	r3, [pc, #284]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d119      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e07f      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b02      	cmp	r3, #2
 800179c:	d003      	beq.n	80017a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d107      	bne.n	80017b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a6:	4b3f      	ldr	r3, [pc, #252]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d109      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e06f      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017b6:	4b3b      	ldr	r3, [pc, #236]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e067      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017c6:	4b37      	ldr	r3, [pc, #220]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f023 0203 	bic.w	r2, r3, #3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4934      	ldr	r1, [pc, #208]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017d8:	f7ff fa74 	bl	8000cc4 <HAL_GetTick>
 80017dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017de:	e00a      	b.n	80017f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e0:	f7ff fa70 	bl	8000cc4 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e04f      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	4b2b      	ldr	r3, [pc, #172]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 020c 	and.w	r2, r3, #12
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	429a      	cmp	r2, r3
 8001806:	d1eb      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001808:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d20c      	bcs.n	8001830 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b22      	ldr	r3, [pc, #136]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b20      	ldr	r3, [pc, #128]	; (80018a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e032      	b.n	8001896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d008      	beq.n	800184e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800183c:	4b19      	ldr	r3, [pc, #100]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	4916      	ldr	r1, [pc, #88]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d009      	beq.n	800186e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	490e      	ldr	r1, [pc, #56]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	4313      	orrs	r3, r2
 800186c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800186e:	f000 f821 	bl	80018b4 <HAL_RCC_GetSysClockFreq>
 8001872:	4602      	mov	r2, r0
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	490a      	ldr	r1, [pc, #40]	; (80018a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001880:	5ccb      	ldrb	r3, [r1, r3]
 8001882:	fa22 f303 	lsr.w	r3, r2, r3
 8001886:	4a09      	ldr	r2, [pc, #36]	; (80018ac <HAL_RCC_ClockConfig+0x1c4>)
 8001888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800188a:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <HAL_RCC_ClockConfig+0x1c8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff f9d4 	bl	8000c3c <HAL_InitTick>

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40023c00 	.word	0x40023c00
 80018a4:	40023800 	.word	0x40023800
 80018a8:	0800371c 	.word	0x0800371c
 80018ac:	20000000 	.word	0x20000000
 80018b0:	20000004 	.word	0x20000004

080018b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018b8:	b094      	sub	sp, #80	; 0x50
 80018ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018bc:	2300      	movs	r3, #0
 80018be:	647b      	str	r3, [r7, #68]	; 0x44
 80018c0:	2300      	movs	r3, #0
 80018c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018c4:	2300      	movs	r3, #0
 80018c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018cc:	4b79      	ldr	r3, [pc, #484]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 030c 	and.w	r3, r3, #12
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d00d      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0x40>
 80018d8:	2b08      	cmp	r3, #8
 80018da:	f200 80e1 	bhi.w	8001aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <HAL_RCC_GetSysClockFreq+0x34>
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d003      	beq.n	80018ee <HAL_RCC_GetSysClockFreq+0x3a>
 80018e6:	e0db      	b.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018e8:	4b73      	ldr	r3, [pc, #460]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 80018ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80018ec:	e0db      	b.n	8001aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ee:	4b73      	ldr	r3, [pc, #460]	; (8001abc <HAL_RCC_GetSysClockFreq+0x208>)
 80018f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018f2:	e0d8      	b.n	8001aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018f4:	4b6f      	ldr	r3, [pc, #444]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018fe:	4b6d      	ldr	r3, [pc, #436]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d063      	beq.n	80019d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800190a:	4b6a      	ldr	r3, [pc, #424]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	2200      	movs	r2, #0
 8001912:	63bb      	str	r3, [r7, #56]	; 0x38
 8001914:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800191c:	633b      	str	r3, [r7, #48]	; 0x30
 800191e:	2300      	movs	r3, #0
 8001920:	637b      	str	r3, [r7, #52]	; 0x34
 8001922:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001926:	4622      	mov	r2, r4
 8001928:	462b      	mov	r3, r5
 800192a:	f04f 0000 	mov.w	r0, #0
 800192e:	f04f 0100 	mov.w	r1, #0
 8001932:	0159      	lsls	r1, r3, #5
 8001934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001938:	0150      	lsls	r0, r2, #5
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4621      	mov	r1, r4
 8001940:	1a51      	subs	r1, r2, r1
 8001942:	6139      	str	r1, [r7, #16]
 8001944:	4629      	mov	r1, r5
 8001946:	eb63 0301 	sbc.w	r3, r3, r1
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	f04f 0300 	mov.w	r3, #0
 8001954:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001958:	4659      	mov	r1, fp
 800195a:	018b      	lsls	r3, r1, #6
 800195c:	4651      	mov	r1, sl
 800195e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001962:	4651      	mov	r1, sl
 8001964:	018a      	lsls	r2, r1, #6
 8001966:	4651      	mov	r1, sl
 8001968:	ebb2 0801 	subs.w	r8, r2, r1
 800196c:	4659      	mov	r1, fp
 800196e:	eb63 0901 	sbc.w	r9, r3, r1
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800197e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001982:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001986:	4690      	mov	r8, r2
 8001988:	4699      	mov	r9, r3
 800198a:	4623      	mov	r3, r4
 800198c:	eb18 0303 	adds.w	r3, r8, r3
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	462b      	mov	r3, r5
 8001994:	eb49 0303 	adc.w	r3, r9, r3
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019a6:	4629      	mov	r1, r5
 80019a8:	024b      	lsls	r3, r1, #9
 80019aa:	4621      	mov	r1, r4
 80019ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019b0:	4621      	mov	r1, r4
 80019b2:	024a      	lsls	r2, r1, #9
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019ba:	2200      	movs	r2, #0
 80019bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80019be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019c4:	f7fe fc5c 	bl	8000280 <__aeabi_uldivmod>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4613      	mov	r3, r2
 80019ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019d0:	e058      	b.n	8001a84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019d2:	4b38      	ldr	r3, [pc, #224]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	099b      	lsrs	r3, r3, #6
 80019d8:	2200      	movs	r2, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	4611      	mov	r1, r2
 80019de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019e2:	623b      	str	r3, [r7, #32]
 80019e4:	2300      	movs	r3, #0
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
 80019e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019ec:	4642      	mov	r2, r8
 80019ee:	464b      	mov	r3, r9
 80019f0:	f04f 0000 	mov.w	r0, #0
 80019f4:	f04f 0100 	mov.w	r1, #0
 80019f8:	0159      	lsls	r1, r3, #5
 80019fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019fe:	0150      	lsls	r0, r2, #5
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4641      	mov	r1, r8
 8001a06:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a0a:	4649      	mov	r1, r9
 8001a0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a24:	ebb2 040a 	subs.w	r4, r2, sl
 8001a28:	eb63 050b 	sbc.w	r5, r3, fp
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	00eb      	lsls	r3, r5, #3
 8001a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a3a:	00e2      	lsls	r2, r4, #3
 8001a3c:	4614      	mov	r4, r2
 8001a3e:	461d      	mov	r5, r3
 8001a40:	4643      	mov	r3, r8
 8001a42:	18e3      	adds	r3, r4, r3
 8001a44:	603b      	str	r3, [r7, #0]
 8001a46:	464b      	mov	r3, r9
 8001a48:	eb45 0303 	adc.w	r3, r5, r3
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	028b      	lsls	r3, r1, #10
 8001a5e:	4621      	mov	r1, r4
 8001a60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a64:	4621      	mov	r1, r4
 8001a66:	028a      	lsls	r2, r1, #10
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61bb      	str	r3, [r7, #24]
 8001a72:	61fa      	str	r2, [r7, #28]
 8001a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a78:	f7fe fc02 	bl	8000280 <__aeabi_uldivmod>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4613      	mov	r3, r2
 8001a82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	0c1b      	lsrs	r3, r3, #16
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001a94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a9e:	e002      	b.n	8001aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001aa0:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001aa2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3750      	adds	r7, #80	; 0x50
 8001aac:	46bd      	mov	sp, r7
 8001aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	00f42400 	.word	0x00f42400
 8001abc:	007a1200 	.word	0x007a1200

08001ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ac4:	4b03      	ldr	r3, [pc, #12]	; (8001ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	20000000 	.word	0x20000000

08001ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001adc:	f7ff fff0 	bl	8001ac0 <HAL_RCC_GetHCLKFreq>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	0a9b      	lsrs	r3, r3, #10
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	4903      	ldr	r1, [pc, #12]	; (8001afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aee:	5ccb      	ldrb	r3, [r1, r3]
 8001af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40023800 	.word	0x40023800
 8001afc:	0800372c 	.word	0x0800372c

08001b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b04:	f7ff ffdc 	bl	8001ac0 <HAL_RCC_GetHCLKFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	0b5b      	lsrs	r3, r3, #13
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	4903      	ldr	r1, [pc, #12]	; (8001b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	0800372c 	.word	0x0800372c

08001b28 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d105      	bne.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d038      	beq.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001b50:	4b68      	ldr	r3, [pc, #416]	; (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b56:	f7ff f8b5 	bl	8000cc4 <HAL_GetTick>
 8001b5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b5c:	e008      	b.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b5e:	f7ff f8b1 	bl	8000cc4 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e0bd      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b70:	4b61      	ldr	r3, [pc, #388]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1f0      	bne.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	019b      	lsls	r3, r3, #6
 8001b86:	431a      	orrs	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	071b      	lsls	r3, r3, #28
 8001b8e:	495a      	ldr	r1, [pc, #360]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b96:	4b57      	ldr	r3, [pc, #348]	; (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b9c:	f7ff f892 	bl	8000cc4 <HAL_GetTick>
 8001ba0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001ba4:	f7ff f88e 	bl	8000cc4 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e09a      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001bb6:	4b50      	ldr	r3, [pc, #320]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 8083 	beq.w	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	4b48      	ldr	r3, [pc, #288]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	4a47      	ldr	r2, [pc, #284]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bde:	6413      	str	r3, [r2, #64]	; 0x40
 8001be0:	4b45      	ldr	r3, [pc, #276]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001bec:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a42      	ldr	r2, [pc, #264]	; (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f864 	bl	8000cc4 <HAL_GetTick>
 8001bfc:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c00:	f7ff f860 	bl	8000cc4 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e06c      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c12:	4b3a      	ldr	r3, [pc, #232]	; (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0f0      	beq.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c1e:	4b36      	ldr	r3, [pc, #216]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c26:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d02f      	beq.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d028      	beq.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c3c:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c44:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c46:	4b2e      	ldr	r3, [pc, #184]	; (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001c52:	4a29      	ldr	r2, [pc, #164]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c58:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d114      	bne.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001c64:	f7ff f82e 	bl	8000cc4 <HAL_GetTick>
 8001c68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6a:	e00a      	b.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6c:	f7ff f82a 	bl	8000cc4 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e034      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0ee      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c9a:	d10d      	bne.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001cac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cb0:	4911      	ldr	r1, [pc, #68]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
 8001cb6:	e005      	b.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cbe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001cc2:	6093      	str	r3, [r2, #8]
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cc6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cd0:	4909      	ldr	r1, [pc, #36]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	7d1a      	ldrb	r2, [r3, #20]
 8001ce6:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001ce8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	42470068 	.word	0x42470068
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40007000 	.word	0x40007000
 8001d00:	42470e40 	.word	0x42470e40
 8001d04:	424711e0 	.word	0x424711e0

08001d08 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e066      	b.n	8001dec <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	7f5b      	ldrb	r3, [r3, #29]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d105      	bne.n	8001d34 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7fe fe00 	bl	8000934 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2202      	movs	r2, #2
 8001d38:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	22ca      	movs	r2, #202	; 0xca
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2253      	movs	r2, #83	; 0x53
 8001d48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 fa45 	bl	80021da <RTC_EnterInitMode>
 8001d50:	4603      	mov	r3, r0
 8001d52:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d12c      	bne.n	8001db4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001d68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d6c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6899      	ldr	r1, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	68d2      	ldr	r2, [r2, #12]
 8001d94:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6919      	ldr	r1, [r3, #16]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	041a      	lsls	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 fa4c 	bl	8002248 <RTC_ExitInitMode>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d113      	bne.n	8001de2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	22ff      	movs	r2, #255	; 0xff
 8001de8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001df4:	b590      	push	{r4, r7, lr}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	7f1b      	ldrb	r3, [r3, #28]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_RTC_SetTime+0x1c>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e087      	b.n	8001f20 <HAL_RTC_SetTime+0x12c>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2201      	movs	r2, #1
 8001e14:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d126      	bne.n	8001e70 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d102      	bne.n	8001e36 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2200      	movs	r2, #0
 8001e34:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 fa29 	bl	8002292 <RTC_ByteToBcd2>
 8001e40:	4603      	mov	r3, r0
 8001e42:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	785b      	ldrb	r3, [r3, #1]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f000 fa22 	bl	8002292 <RTC_ByteToBcd2>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e52:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	789b      	ldrb	r3, [r3, #2]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 fa1a 	bl	8002292 <RTC_ByteToBcd2>
 8001e5e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e60:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	78db      	ldrb	r3, [r3, #3]
 8001e68:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	e018      	b.n	8001ea2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d102      	bne.n	8001e84 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	2200      	movs	r2, #0
 8001e82:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	785b      	ldrb	r3, [r3, #1]
 8001e8e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e90:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e96:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	78db      	ldrb	r3, [r3, #3]
 8001e9c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	22ca      	movs	r2, #202	; 0xca
 8001ea8:	625a      	str	r2, [r3, #36]	; 0x24
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2253      	movs	r2, #83	; 0x53
 8001eb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 f991 	bl	80021da <RTC_EnterInitMode>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001ebc:	7cfb      	ldrb	r3, [r7, #19]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d120      	bne.n	8001f04 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001ecc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001ed0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ee0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	6899      	ldr	r1, [r3, #8]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	68da      	ldr	r2, [r3, #12]
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 f9a4 	bl	8002248 <RTC_ExitInitMode>
 8001f00:	4603      	mov	r3, r0
 8001f02:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001f04:	7cfb      	ldrb	r3, [r7, #19]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d102      	bne.n	8001f10 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	22ff      	movs	r2, #255	; 0xff
 8001f16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	771a      	strb	r2, [r3, #28]

  return status;
 8001f1e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	371c      	adds	r7, #28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd90      	pop	{r4, r7, pc}

08001f28 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001f5a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001f5e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	0c1b      	lsrs	r3, r3, #16
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	0a1b      	lsrs	r3, r3, #8
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	0d9b      	lsrs	r3, r3, #22
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d11a      	bne.n	8001fda <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 f98f 	bl	80022cc <RTC_Bcd2ToByte>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	785b      	ldrb	r3, [r3, #1]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 f986 	bl	80022cc <RTC_Bcd2ToByte>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	789b      	ldrb	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 f97d 	bl	80022cc <RTC_Bcd2ToByte>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	7f1b      	ldrb	r3, [r3, #28]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_RTC_SetDate+0x1c>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e071      	b.n	80020e4 <HAL_RTC_SetDate+0x100>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2201      	movs	r2, #1
 8002004:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2202      	movs	r2, #2
 800200a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10e      	bne.n	8002030 <HAL_RTC_SetDate+0x4c>
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	785b      	ldrb	r3, [r3, #1]
 8002016:	f003 0310 	and.w	r3, r3, #16
 800201a:	2b00      	cmp	r3, #0
 800201c:	d008      	beq.n	8002030 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	785b      	ldrb	r3, [r3, #1]
 8002022:	f023 0310 	bic.w	r3, r3, #16
 8002026:	b2db      	uxtb	r3, r3
 8002028:	330a      	adds	r3, #10
 800202a:	b2da      	uxtb	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d11c      	bne.n	8002070 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	78db      	ldrb	r3, [r3, #3]
 800203a:	4618      	mov	r0, r3
 800203c:	f000 f929 	bl	8002292 <RTC_ByteToBcd2>
 8002040:	4603      	mov	r3, r0
 8002042:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	785b      	ldrb	r3, [r3, #1]
 8002048:	4618      	mov	r0, r3
 800204a:	f000 f922 	bl	8002292 <RTC_ByteToBcd2>
 800204e:	4603      	mov	r3, r0
 8002050:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002052:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	789b      	ldrb	r3, [r3, #2]
 8002058:	4618      	mov	r0, r3
 800205a:	f000 f91a 	bl	8002292 <RTC_ByteToBcd2>
 800205e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002060:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800206a:	4313      	orrs	r3, r2
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	e00e      	b.n	800208e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	78db      	ldrb	r3, [r3, #3]
 8002074:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	785b      	ldrb	r3, [r3, #1]
 800207a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800207c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002082:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800208a:	4313      	orrs	r3, r2
 800208c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	22ca      	movs	r2, #202	; 0xca
 8002094:	625a      	str	r2, [r3, #36]	; 0x24
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2253      	movs	r2, #83	; 0x53
 800209c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f89b 	bl	80021da <RTC_EnterInitMode>
 80020a4:	4603      	mov	r3, r0
 80020a6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80020a8:	7cfb      	ldrb	r3, [r7, #19]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10c      	bne.n	80020c8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020b8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80020bc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f8c2 	bl	8002248 <RTC_ExitInitMode>
 80020c4:	4603      	mov	r3, r0
 80020c6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80020c8:	7cfb      	ldrb	r3, [r7, #19]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d102      	bne.n	80020d4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	22ff      	movs	r2, #255	; 0xff
 80020da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	771a      	strb	r2, [r3, #28]

  return status;
 80020e2:	7cfb      	ldrb	r3, [r7, #19]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	371c      	adds	r7, #28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd90      	pop	{r4, r7, pc}

080020ec <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002106:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800210a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	0c1b      	lsrs	r3, r3, #16
 8002110:	b2da      	uxtb	r2, r3
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	0a1b      	lsrs	r3, r3, #8
 800211a:	b2db      	uxtb	r3, r3
 800211c:	f003 031f 	and.w	r3, r3, #31
 8002120:	b2da      	uxtb	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800212e:	b2da      	uxtb	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	0b5b      	lsrs	r3, r3, #13
 8002138:	b2db      	uxtb	r3, r3
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	b2da      	uxtb	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d11a      	bne.n	8002180 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	78db      	ldrb	r3, [r3, #3]
 800214e:	4618      	mov	r0, r3
 8002150:	f000 f8bc 	bl	80022cc <RTC_Bcd2ToByte>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	785b      	ldrb	r3, [r3, #1]
 8002160:	4618      	mov	r0, r3
 8002162:	f000 f8b3 	bl	80022cc <RTC_Bcd2ToByte>
 8002166:	4603      	mov	r3, r0
 8002168:	461a      	mov	r2, r3
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	789b      	ldrb	r3, [r3, #2]
 8002172:	4618      	mov	r0, r3
 8002174:	f000 f8aa 	bl	80022cc <RTC_Bcd2ToByte>
 8002178:	4603      	mov	r3, r0
 800217a:	461a      	mov	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80021a4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021a6:	f7fe fd8d 	bl	8000cc4 <HAL_GetTick>
 80021aa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80021ac:	e009      	b.n	80021c2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021ae:	f7fe fd89 	bl	8000cc4 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021bc:	d901      	bls.n	80021c2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e007      	b.n	80021d2 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0ee      	beq.n	80021ae <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b084      	sub	sp, #16
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80021e6:	2300      	movs	r3, #0
 80021e8:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d122      	bne.n	800223e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002206:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002208:	f7fe fd5c 	bl	8000cc4 <HAL_GetTick>
 800220c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800220e:	e00c      	b.n	800222a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002210:	f7fe fd58 	bl	8000cc4 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800221e:	d904      	bls.n	800222a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2204      	movs	r2, #4
 8002224:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002234:	2b00      	cmp	r3, #0
 8002236:	d102      	bne.n	800223e <RTC_EnterInitMode+0x64>
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d1e8      	bne.n	8002210 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800223e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68da      	ldr	r2, [r3, #12]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002262:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 0320 	and.w	r3, r3, #32
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10a      	bne.n	8002288 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ff89 	bl	800218a <HAL_RTC_WaitForSynchro>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d004      	beq.n	8002288 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2204      	movs	r2, #4
 8002282:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002288:	7bfb      	ldrb	r3, [r7, #15]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002292:	b480      	push	{r7}
 8002294:	b085      	sub	sp, #20
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80022a0:	e005      	b.n	80022ae <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
 80022a4:	3301      	adds	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	3b0a      	subs	r3, #10
 80022ac:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b09      	cmp	r3, #9
 80022b2:	d8f6      	bhi.n	80022a2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	4313      	orrs	r3, r2
 80022be:	b2db      	uxtb	r3, r3
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	091b      	lsrs	r3, r3, #4
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	0092      	lsls	r2, r2, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f003 030f 	and.w	r3, r3, #15
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	4413      	add	r3, r2
 80022f6:	b2db      	uxtb	r3, r3
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e03f      	b.n	8002396 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe fb2e 	bl	800098c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2224      	movs	r2, #36	; 0x24
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002346:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f829 	bl	80023a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800235c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	695a      	ldr	r2, [r3, #20]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800236c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800237c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2220      	movs	r2, #32
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2220      	movs	r2, #32
 8002390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023a4:	b0c0      	sub	sp, #256	; 0x100
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023bc:	68d9      	ldr	r1, [r3, #12]
 80023be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	ea40 0301 	orr.w	r3, r0, r1
 80023c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	431a      	orrs	r2, r3
 80023d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	431a      	orrs	r2, r3
 80023e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80023f8:	f021 010c 	bic.w	r1, r1, #12
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002406:	430b      	orrs	r3, r1
 8002408:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800240a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241a:	6999      	ldr	r1, [r3, #24]
 800241c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	ea40 0301 	orr.w	r3, r0, r1
 8002426:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4b8f      	ldr	r3, [pc, #572]	; (800266c <UART_SetConfig+0x2cc>)
 8002430:	429a      	cmp	r2, r3
 8002432:	d005      	beq.n	8002440 <UART_SetConfig+0xa0>
 8002434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4b8d      	ldr	r3, [pc, #564]	; (8002670 <UART_SetConfig+0x2d0>)
 800243c:	429a      	cmp	r2, r3
 800243e:	d104      	bne.n	800244a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002440:	f7ff fb5e 	bl	8001b00 <HAL_RCC_GetPCLK2Freq>
 8002444:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002448:	e003      	b.n	8002452 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800244a:	f7ff fb45 	bl	8001ad8 <HAL_RCC_GetPCLK1Freq>
 800244e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800245c:	f040 810c 	bne.w	8002678 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002464:	2200      	movs	r2, #0
 8002466:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800246a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800246e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002472:	4622      	mov	r2, r4
 8002474:	462b      	mov	r3, r5
 8002476:	1891      	adds	r1, r2, r2
 8002478:	65b9      	str	r1, [r7, #88]	; 0x58
 800247a:	415b      	adcs	r3, r3
 800247c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800247e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002482:	4621      	mov	r1, r4
 8002484:	eb12 0801 	adds.w	r8, r2, r1
 8002488:	4629      	mov	r1, r5
 800248a:	eb43 0901 	adc.w	r9, r3, r1
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	f04f 0300 	mov.w	r3, #0
 8002496:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800249a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800249e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024a2:	4690      	mov	r8, r2
 80024a4:	4699      	mov	r9, r3
 80024a6:	4623      	mov	r3, r4
 80024a8:	eb18 0303 	adds.w	r3, r8, r3
 80024ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024b0:	462b      	mov	r3, r5
 80024b2:	eb49 0303 	adc.w	r3, r9, r3
 80024b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80024ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80024ce:	460b      	mov	r3, r1
 80024d0:	18db      	adds	r3, r3, r3
 80024d2:	653b      	str	r3, [r7, #80]	; 0x50
 80024d4:	4613      	mov	r3, r2
 80024d6:	eb42 0303 	adc.w	r3, r2, r3
 80024da:	657b      	str	r3, [r7, #84]	; 0x54
 80024dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80024e4:	f7fd fecc 	bl	8000280 <__aeabi_uldivmod>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	4b61      	ldr	r3, [pc, #388]	; (8002674 <UART_SetConfig+0x2d4>)
 80024ee:	fba3 2302 	umull	r2, r3, r3, r2
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	011c      	lsls	r4, r3, #4
 80024f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024fa:	2200      	movs	r2, #0
 80024fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002500:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002504:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002508:	4642      	mov	r2, r8
 800250a:	464b      	mov	r3, r9
 800250c:	1891      	adds	r1, r2, r2
 800250e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002510:	415b      	adcs	r3, r3
 8002512:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002514:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002518:	4641      	mov	r1, r8
 800251a:	eb12 0a01 	adds.w	sl, r2, r1
 800251e:	4649      	mov	r1, r9
 8002520:	eb43 0b01 	adc.w	fp, r3, r1
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002530:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002534:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002538:	4692      	mov	sl, r2
 800253a:	469b      	mov	fp, r3
 800253c:	4643      	mov	r3, r8
 800253e:	eb1a 0303 	adds.w	r3, sl, r3
 8002542:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002546:	464b      	mov	r3, r9
 8002548:	eb4b 0303 	adc.w	r3, fp, r3
 800254c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800255c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002560:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002564:	460b      	mov	r3, r1
 8002566:	18db      	adds	r3, r3, r3
 8002568:	643b      	str	r3, [r7, #64]	; 0x40
 800256a:	4613      	mov	r3, r2
 800256c:	eb42 0303 	adc.w	r3, r2, r3
 8002570:	647b      	str	r3, [r7, #68]	; 0x44
 8002572:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002576:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800257a:	f7fd fe81 	bl	8000280 <__aeabi_uldivmod>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4611      	mov	r1, r2
 8002584:	4b3b      	ldr	r3, [pc, #236]	; (8002674 <UART_SetConfig+0x2d4>)
 8002586:	fba3 2301 	umull	r2, r3, r3, r1
 800258a:	095b      	lsrs	r3, r3, #5
 800258c:	2264      	movs	r2, #100	; 0x64
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	1acb      	subs	r3, r1, r3
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800259a:	4b36      	ldr	r3, [pc, #216]	; (8002674 <UART_SetConfig+0x2d4>)
 800259c:	fba3 2302 	umull	r2, r3, r3, r2
 80025a0:	095b      	lsrs	r3, r3, #5
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025a8:	441c      	add	r4, r3
 80025aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025ae:	2200      	movs	r2, #0
 80025b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025bc:	4642      	mov	r2, r8
 80025be:	464b      	mov	r3, r9
 80025c0:	1891      	adds	r1, r2, r2
 80025c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80025c4:	415b      	adcs	r3, r3
 80025c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025cc:	4641      	mov	r1, r8
 80025ce:	1851      	adds	r1, r2, r1
 80025d0:	6339      	str	r1, [r7, #48]	; 0x30
 80025d2:	4649      	mov	r1, r9
 80025d4:	414b      	adcs	r3, r1
 80025d6:	637b      	str	r3, [r7, #52]	; 0x34
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80025e4:	4659      	mov	r1, fp
 80025e6:	00cb      	lsls	r3, r1, #3
 80025e8:	4651      	mov	r1, sl
 80025ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025ee:	4651      	mov	r1, sl
 80025f0:	00ca      	lsls	r2, r1, #3
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	4642      	mov	r2, r8
 80025fa:	189b      	adds	r3, r3, r2
 80025fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002600:	464b      	mov	r3, r9
 8002602:	460a      	mov	r2, r1
 8002604:	eb42 0303 	adc.w	r3, r2, r3
 8002608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800260c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002618:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800261c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002620:	460b      	mov	r3, r1
 8002622:	18db      	adds	r3, r3, r3
 8002624:	62bb      	str	r3, [r7, #40]	; 0x28
 8002626:	4613      	mov	r3, r2
 8002628:	eb42 0303 	adc.w	r3, r2, r3
 800262c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800262e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002632:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002636:	f7fd fe23 	bl	8000280 <__aeabi_uldivmod>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4b0d      	ldr	r3, [pc, #52]	; (8002674 <UART_SetConfig+0x2d4>)
 8002640:	fba3 1302 	umull	r1, r3, r3, r2
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	2164      	movs	r1, #100	; 0x64
 8002648:	fb01 f303 	mul.w	r3, r1, r3
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	3332      	adds	r3, #50	; 0x32
 8002652:	4a08      	ldr	r2, [pc, #32]	; (8002674 <UART_SetConfig+0x2d4>)
 8002654:	fba2 2303 	umull	r2, r3, r2, r3
 8002658:	095b      	lsrs	r3, r3, #5
 800265a:	f003 0207 	and.w	r2, r3, #7
 800265e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4422      	add	r2, r4
 8002666:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002668:	e106      	b.n	8002878 <UART_SetConfig+0x4d8>
 800266a:	bf00      	nop
 800266c:	40011000 	.word	0x40011000
 8002670:	40011400 	.word	0x40011400
 8002674:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800267c:	2200      	movs	r2, #0
 800267e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002682:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002686:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800268a:	4642      	mov	r2, r8
 800268c:	464b      	mov	r3, r9
 800268e:	1891      	adds	r1, r2, r2
 8002690:	6239      	str	r1, [r7, #32]
 8002692:	415b      	adcs	r3, r3
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
 8002696:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800269a:	4641      	mov	r1, r8
 800269c:	1854      	adds	r4, r2, r1
 800269e:	4649      	mov	r1, r9
 80026a0:	eb43 0501 	adc.w	r5, r3, r1
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	00eb      	lsls	r3, r5, #3
 80026ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026b2:	00e2      	lsls	r2, r4, #3
 80026b4:	4614      	mov	r4, r2
 80026b6:	461d      	mov	r5, r3
 80026b8:	4643      	mov	r3, r8
 80026ba:	18e3      	adds	r3, r4, r3
 80026bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80026c0:	464b      	mov	r3, r9
 80026c2:	eb45 0303 	adc.w	r3, r5, r3
 80026c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026da:	f04f 0200 	mov.w	r2, #0
 80026de:	f04f 0300 	mov.w	r3, #0
 80026e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80026e6:	4629      	mov	r1, r5
 80026e8:	008b      	lsls	r3, r1, #2
 80026ea:	4621      	mov	r1, r4
 80026ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026f0:	4621      	mov	r1, r4
 80026f2:	008a      	lsls	r2, r1, #2
 80026f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80026f8:	f7fd fdc2 	bl	8000280 <__aeabi_uldivmod>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4b60      	ldr	r3, [pc, #384]	; (8002884 <UART_SetConfig+0x4e4>)
 8002702:	fba3 2302 	umull	r2, r3, r3, r2
 8002706:	095b      	lsrs	r3, r3, #5
 8002708:	011c      	lsls	r4, r3, #4
 800270a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800270e:	2200      	movs	r2, #0
 8002710:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002714:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002718:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800271c:	4642      	mov	r2, r8
 800271e:	464b      	mov	r3, r9
 8002720:	1891      	adds	r1, r2, r2
 8002722:	61b9      	str	r1, [r7, #24]
 8002724:	415b      	adcs	r3, r3
 8002726:	61fb      	str	r3, [r7, #28]
 8002728:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800272c:	4641      	mov	r1, r8
 800272e:	1851      	adds	r1, r2, r1
 8002730:	6139      	str	r1, [r7, #16]
 8002732:	4649      	mov	r1, r9
 8002734:	414b      	adcs	r3, r1
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	f04f 0300 	mov.w	r3, #0
 8002740:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002744:	4659      	mov	r1, fp
 8002746:	00cb      	lsls	r3, r1, #3
 8002748:	4651      	mov	r1, sl
 800274a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800274e:	4651      	mov	r1, sl
 8002750:	00ca      	lsls	r2, r1, #3
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	4603      	mov	r3, r0
 8002758:	4642      	mov	r2, r8
 800275a:	189b      	adds	r3, r3, r2
 800275c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002760:	464b      	mov	r3, r9
 8002762:	460a      	mov	r2, r1
 8002764:	eb42 0303 	adc.w	r3, r2, r3
 8002768:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800276c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	67bb      	str	r3, [r7, #120]	; 0x78
 8002776:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	f04f 0300 	mov.w	r3, #0
 8002780:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002784:	4649      	mov	r1, r9
 8002786:	008b      	lsls	r3, r1, #2
 8002788:	4641      	mov	r1, r8
 800278a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800278e:	4641      	mov	r1, r8
 8002790:	008a      	lsls	r2, r1, #2
 8002792:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002796:	f7fd fd73 	bl	8000280 <__aeabi_uldivmod>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	4b38      	ldr	r3, [pc, #224]	; (8002884 <UART_SetConfig+0x4e4>)
 80027a2:	fba3 2301 	umull	r2, r3, r3, r1
 80027a6:	095b      	lsrs	r3, r3, #5
 80027a8:	2264      	movs	r2, #100	; 0x64
 80027aa:	fb02 f303 	mul.w	r3, r2, r3
 80027ae:	1acb      	subs	r3, r1, r3
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	3332      	adds	r3, #50	; 0x32
 80027b4:	4a33      	ldr	r2, [pc, #204]	; (8002884 <UART_SetConfig+0x4e4>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	095b      	lsrs	r3, r3, #5
 80027bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027c0:	441c      	add	r4, r3
 80027c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027c6:	2200      	movs	r2, #0
 80027c8:	673b      	str	r3, [r7, #112]	; 0x70
 80027ca:	677a      	str	r2, [r7, #116]	; 0x74
 80027cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80027d0:	4642      	mov	r2, r8
 80027d2:	464b      	mov	r3, r9
 80027d4:	1891      	adds	r1, r2, r2
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	415b      	adcs	r3, r3
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027e0:	4641      	mov	r1, r8
 80027e2:	1851      	adds	r1, r2, r1
 80027e4:	6039      	str	r1, [r7, #0]
 80027e6:	4649      	mov	r1, r9
 80027e8:	414b      	adcs	r3, r1
 80027ea:	607b      	str	r3, [r7, #4]
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80027f8:	4659      	mov	r1, fp
 80027fa:	00cb      	lsls	r3, r1, #3
 80027fc:	4651      	mov	r1, sl
 80027fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002802:	4651      	mov	r1, sl
 8002804:	00ca      	lsls	r2, r1, #3
 8002806:	4610      	mov	r0, r2
 8002808:	4619      	mov	r1, r3
 800280a:	4603      	mov	r3, r0
 800280c:	4642      	mov	r2, r8
 800280e:	189b      	adds	r3, r3, r2
 8002810:	66bb      	str	r3, [r7, #104]	; 0x68
 8002812:	464b      	mov	r3, r9
 8002814:	460a      	mov	r2, r1
 8002816:	eb42 0303 	adc.w	r3, r2, r3
 800281a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800281c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	663b      	str	r3, [r7, #96]	; 0x60
 8002826:	667a      	str	r2, [r7, #100]	; 0x64
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002834:	4649      	mov	r1, r9
 8002836:	008b      	lsls	r3, r1, #2
 8002838:	4641      	mov	r1, r8
 800283a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800283e:	4641      	mov	r1, r8
 8002840:	008a      	lsls	r2, r1, #2
 8002842:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002846:	f7fd fd1b 	bl	8000280 <__aeabi_uldivmod>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <UART_SetConfig+0x4e4>)
 8002850:	fba3 1302 	umull	r1, r3, r3, r2
 8002854:	095b      	lsrs	r3, r3, #5
 8002856:	2164      	movs	r1, #100	; 0x64
 8002858:	fb01 f303 	mul.w	r3, r1, r3
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	3332      	adds	r3, #50	; 0x32
 8002862:	4a08      	ldr	r2, [pc, #32]	; (8002884 <UART_SetConfig+0x4e4>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	095b      	lsrs	r3, r3, #5
 800286a:	f003 020f 	and.w	r2, r3, #15
 800286e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4422      	add	r2, r4
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800287e:	46bd      	mov	sp, r7
 8002880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002884:	51eb851f 	.word	0x51eb851f

08002888 <std>:
 8002888:	2300      	movs	r3, #0
 800288a:	b510      	push	{r4, lr}
 800288c:	4604      	mov	r4, r0
 800288e:	e9c0 3300 	strd	r3, r3, [r0]
 8002892:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002896:	6083      	str	r3, [r0, #8]
 8002898:	8181      	strh	r1, [r0, #12]
 800289a:	6643      	str	r3, [r0, #100]	; 0x64
 800289c:	81c2      	strh	r2, [r0, #14]
 800289e:	6183      	str	r3, [r0, #24]
 80028a0:	4619      	mov	r1, r3
 80028a2:	2208      	movs	r2, #8
 80028a4:	305c      	adds	r0, #92	; 0x5c
 80028a6:	f000 f8f4 	bl	8002a92 <memset>
 80028aa:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <std+0x38>)
 80028ac:	6263      	str	r3, [r4, #36]	; 0x24
 80028ae:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <std+0x3c>)
 80028b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <std+0x40>)
 80028b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028b6:	4b05      	ldr	r3, [pc, #20]	; (80028cc <std+0x44>)
 80028b8:	6224      	str	r4, [r4, #32]
 80028ba:	6323      	str	r3, [r4, #48]	; 0x30
 80028bc:	bd10      	pop	{r4, pc}
 80028be:	bf00      	nop
 80028c0:	08002a0d 	.word	0x08002a0d
 80028c4:	08002a2f 	.word	0x08002a2f
 80028c8:	08002a67 	.word	0x08002a67
 80028cc:	08002a8b 	.word	0x08002a8b

080028d0 <stdio_exit_handler>:
 80028d0:	4a02      	ldr	r2, [pc, #8]	; (80028dc <stdio_exit_handler+0xc>)
 80028d2:	4903      	ldr	r1, [pc, #12]	; (80028e0 <stdio_exit_handler+0x10>)
 80028d4:	4803      	ldr	r0, [pc, #12]	; (80028e4 <stdio_exit_handler+0x14>)
 80028d6:	f000 b869 	b.w	80029ac <_fwalk_sglue>
 80028da:	bf00      	nop
 80028dc:	2000000c 	.word	0x2000000c
 80028e0:	0800342d 	.word	0x0800342d
 80028e4:	20000018 	.word	0x20000018

080028e8 <cleanup_stdio>:
 80028e8:	6841      	ldr	r1, [r0, #4]
 80028ea:	4b0c      	ldr	r3, [pc, #48]	; (800291c <cleanup_stdio+0x34>)
 80028ec:	4299      	cmp	r1, r3
 80028ee:	b510      	push	{r4, lr}
 80028f0:	4604      	mov	r4, r0
 80028f2:	d001      	beq.n	80028f8 <cleanup_stdio+0x10>
 80028f4:	f000 fd9a 	bl	800342c <_fflush_r>
 80028f8:	68a1      	ldr	r1, [r4, #8]
 80028fa:	4b09      	ldr	r3, [pc, #36]	; (8002920 <cleanup_stdio+0x38>)
 80028fc:	4299      	cmp	r1, r3
 80028fe:	d002      	beq.n	8002906 <cleanup_stdio+0x1e>
 8002900:	4620      	mov	r0, r4
 8002902:	f000 fd93 	bl	800342c <_fflush_r>
 8002906:	68e1      	ldr	r1, [r4, #12]
 8002908:	4b06      	ldr	r3, [pc, #24]	; (8002924 <cleanup_stdio+0x3c>)
 800290a:	4299      	cmp	r1, r3
 800290c:	d004      	beq.n	8002918 <cleanup_stdio+0x30>
 800290e:	4620      	mov	r0, r4
 8002910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002914:	f000 bd8a 	b.w	800342c <_fflush_r>
 8002918:	bd10      	pop	{r4, pc}
 800291a:	bf00      	nop
 800291c:	20000108 	.word	0x20000108
 8002920:	20000170 	.word	0x20000170
 8002924:	200001d8 	.word	0x200001d8

08002928 <global_stdio_init.part.0>:
 8002928:	b510      	push	{r4, lr}
 800292a:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <global_stdio_init.part.0+0x30>)
 800292c:	4c0b      	ldr	r4, [pc, #44]	; (800295c <global_stdio_init.part.0+0x34>)
 800292e:	4a0c      	ldr	r2, [pc, #48]	; (8002960 <global_stdio_init.part.0+0x38>)
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	4620      	mov	r0, r4
 8002934:	2200      	movs	r2, #0
 8002936:	2104      	movs	r1, #4
 8002938:	f7ff ffa6 	bl	8002888 <std>
 800293c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002940:	2201      	movs	r2, #1
 8002942:	2109      	movs	r1, #9
 8002944:	f7ff ffa0 	bl	8002888 <std>
 8002948:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800294c:	2202      	movs	r2, #2
 800294e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002952:	2112      	movs	r1, #18
 8002954:	f7ff bf98 	b.w	8002888 <std>
 8002958:	20000240 	.word	0x20000240
 800295c:	20000108 	.word	0x20000108
 8002960:	080028d1 	.word	0x080028d1

08002964 <__sfp_lock_acquire>:
 8002964:	4801      	ldr	r0, [pc, #4]	; (800296c <__sfp_lock_acquire+0x8>)
 8002966:	f000 b90d 	b.w	8002b84 <__retarget_lock_acquire_recursive>
 800296a:	bf00      	nop
 800296c:	20000249 	.word	0x20000249

08002970 <__sfp_lock_release>:
 8002970:	4801      	ldr	r0, [pc, #4]	; (8002978 <__sfp_lock_release+0x8>)
 8002972:	f000 b908 	b.w	8002b86 <__retarget_lock_release_recursive>
 8002976:	bf00      	nop
 8002978:	20000249 	.word	0x20000249

0800297c <__sinit>:
 800297c:	b510      	push	{r4, lr}
 800297e:	4604      	mov	r4, r0
 8002980:	f7ff fff0 	bl	8002964 <__sfp_lock_acquire>
 8002984:	6a23      	ldr	r3, [r4, #32]
 8002986:	b11b      	cbz	r3, 8002990 <__sinit+0x14>
 8002988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800298c:	f7ff bff0 	b.w	8002970 <__sfp_lock_release>
 8002990:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <__sinit+0x28>)
 8002992:	6223      	str	r3, [r4, #32]
 8002994:	4b04      	ldr	r3, [pc, #16]	; (80029a8 <__sinit+0x2c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1f5      	bne.n	8002988 <__sinit+0xc>
 800299c:	f7ff ffc4 	bl	8002928 <global_stdio_init.part.0>
 80029a0:	e7f2      	b.n	8002988 <__sinit+0xc>
 80029a2:	bf00      	nop
 80029a4:	080028e9 	.word	0x080028e9
 80029a8:	20000240 	.word	0x20000240

080029ac <_fwalk_sglue>:
 80029ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029b0:	4607      	mov	r7, r0
 80029b2:	4688      	mov	r8, r1
 80029b4:	4614      	mov	r4, r2
 80029b6:	2600      	movs	r6, #0
 80029b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80029bc:	f1b9 0901 	subs.w	r9, r9, #1
 80029c0:	d505      	bpl.n	80029ce <_fwalk_sglue+0x22>
 80029c2:	6824      	ldr	r4, [r4, #0]
 80029c4:	2c00      	cmp	r4, #0
 80029c6:	d1f7      	bne.n	80029b8 <_fwalk_sglue+0xc>
 80029c8:	4630      	mov	r0, r6
 80029ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029ce:	89ab      	ldrh	r3, [r5, #12]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d907      	bls.n	80029e4 <_fwalk_sglue+0x38>
 80029d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80029d8:	3301      	adds	r3, #1
 80029da:	d003      	beq.n	80029e4 <_fwalk_sglue+0x38>
 80029dc:	4629      	mov	r1, r5
 80029de:	4638      	mov	r0, r7
 80029e0:	47c0      	blx	r8
 80029e2:	4306      	orrs	r6, r0
 80029e4:	3568      	adds	r5, #104	; 0x68
 80029e6:	e7e9      	b.n	80029bc <_fwalk_sglue+0x10>

080029e8 <iprintf>:
 80029e8:	b40f      	push	{r0, r1, r2, r3}
 80029ea:	b507      	push	{r0, r1, r2, lr}
 80029ec:	4906      	ldr	r1, [pc, #24]	; (8002a08 <iprintf+0x20>)
 80029ee:	ab04      	add	r3, sp, #16
 80029f0:	6808      	ldr	r0, [r1, #0]
 80029f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80029f6:	6881      	ldr	r1, [r0, #8]
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	f000 f9e7 	bl	8002dcc <_vfiprintf_r>
 80029fe:	b003      	add	sp, #12
 8002a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a04:	b004      	add	sp, #16
 8002a06:	4770      	bx	lr
 8002a08:	20000064 	.word	0x20000064

08002a0c <__sread>:
 8002a0c:	b510      	push	{r4, lr}
 8002a0e:	460c      	mov	r4, r1
 8002a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a14:	f000 f868 	bl	8002ae8 <_read_r>
 8002a18:	2800      	cmp	r0, #0
 8002a1a:	bfab      	itete	ge
 8002a1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a1e:	89a3      	ldrhlt	r3, [r4, #12]
 8002a20:	181b      	addge	r3, r3, r0
 8002a22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a26:	bfac      	ite	ge
 8002a28:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a2a:	81a3      	strhlt	r3, [r4, #12]
 8002a2c:	bd10      	pop	{r4, pc}

08002a2e <__swrite>:
 8002a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a32:	461f      	mov	r7, r3
 8002a34:	898b      	ldrh	r3, [r1, #12]
 8002a36:	05db      	lsls	r3, r3, #23
 8002a38:	4605      	mov	r5, r0
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	4616      	mov	r6, r2
 8002a3e:	d505      	bpl.n	8002a4c <__swrite+0x1e>
 8002a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a44:	2302      	movs	r3, #2
 8002a46:	2200      	movs	r2, #0
 8002a48:	f000 f83c 	bl	8002ac4 <_lseek_r>
 8002a4c:	89a3      	ldrh	r3, [r4, #12]
 8002a4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a56:	81a3      	strh	r3, [r4, #12]
 8002a58:	4632      	mov	r2, r6
 8002a5a:	463b      	mov	r3, r7
 8002a5c:	4628      	mov	r0, r5
 8002a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a62:	f000 b853 	b.w	8002b0c <_write_r>

08002a66 <__sseek>:
 8002a66:	b510      	push	{r4, lr}
 8002a68:	460c      	mov	r4, r1
 8002a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a6e:	f000 f829 	bl	8002ac4 <_lseek_r>
 8002a72:	1c43      	adds	r3, r0, #1
 8002a74:	89a3      	ldrh	r3, [r4, #12]
 8002a76:	bf15      	itete	ne
 8002a78:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a82:	81a3      	strheq	r3, [r4, #12]
 8002a84:	bf18      	it	ne
 8002a86:	81a3      	strhne	r3, [r4, #12]
 8002a88:	bd10      	pop	{r4, pc}

08002a8a <__sclose>:
 8002a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a8e:	f000 b809 	b.w	8002aa4 <_close_r>

08002a92 <memset>:
 8002a92:	4402      	add	r2, r0
 8002a94:	4603      	mov	r3, r0
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d100      	bne.n	8002a9c <memset+0xa>
 8002a9a:	4770      	bx	lr
 8002a9c:	f803 1b01 	strb.w	r1, [r3], #1
 8002aa0:	e7f9      	b.n	8002a96 <memset+0x4>
	...

08002aa4 <_close_r>:
 8002aa4:	b538      	push	{r3, r4, r5, lr}
 8002aa6:	4d06      	ldr	r5, [pc, #24]	; (8002ac0 <_close_r+0x1c>)
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	4604      	mov	r4, r0
 8002aac:	4608      	mov	r0, r1
 8002aae:	602b      	str	r3, [r5, #0]
 8002ab0:	f7fd fffb 	bl	8000aaa <_close>
 8002ab4:	1c43      	adds	r3, r0, #1
 8002ab6:	d102      	bne.n	8002abe <_close_r+0x1a>
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	b103      	cbz	r3, 8002abe <_close_r+0x1a>
 8002abc:	6023      	str	r3, [r4, #0]
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
 8002ac0:	20000244 	.word	0x20000244

08002ac4 <_lseek_r>:
 8002ac4:	b538      	push	{r3, r4, r5, lr}
 8002ac6:	4d07      	ldr	r5, [pc, #28]	; (8002ae4 <_lseek_r+0x20>)
 8002ac8:	4604      	mov	r4, r0
 8002aca:	4608      	mov	r0, r1
 8002acc:	4611      	mov	r1, r2
 8002ace:	2200      	movs	r2, #0
 8002ad0:	602a      	str	r2, [r5, #0]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f7fe f810 	bl	8000af8 <_lseek>
 8002ad8:	1c43      	adds	r3, r0, #1
 8002ada:	d102      	bne.n	8002ae2 <_lseek_r+0x1e>
 8002adc:	682b      	ldr	r3, [r5, #0]
 8002ade:	b103      	cbz	r3, 8002ae2 <_lseek_r+0x1e>
 8002ae0:	6023      	str	r3, [r4, #0]
 8002ae2:	bd38      	pop	{r3, r4, r5, pc}
 8002ae4:	20000244 	.word	0x20000244

08002ae8 <_read_r>:
 8002ae8:	b538      	push	{r3, r4, r5, lr}
 8002aea:	4d07      	ldr	r5, [pc, #28]	; (8002b08 <_read_r+0x20>)
 8002aec:	4604      	mov	r4, r0
 8002aee:	4608      	mov	r0, r1
 8002af0:	4611      	mov	r1, r2
 8002af2:	2200      	movs	r2, #0
 8002af4:	602a      	str	r2, [r5, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	f7fd ffba 	bl	8000a70 <_read>
 8002afc:	1c43      	adds	r3, r0, #1
 8002afe:	d102      	bne.n	8002b06 <_read_r+0x1e>
 8002b00:	682b      	ldr	r3, [r5, #0]
 8002b02:	b103      	cbz	r3, 8002b06 <_read_r+0x1e>
 8002b04:	6023      	str	r3, [r4, #0]
 8002b06:	bd38      	pop	{r3, r4, r5, pc}
 8002b08:	20000244 	.word	0x20000244

08002b0c <_write_r>:
 8002b0c:	b538      	push	{r3, r4, r5, lr}
 8002b0e:	4d07      	ldr	r5, [pc, #28]	; (8002b2c <_write_r+0x20>)
 8002b10:	4604      	mov	r4, r0
 8002b12:	4608      	mov	r0, r1
 8002b14:	4611      	mov	r1, r2
 8002b16:	2200      	movs	r2, #0
 8002b18:	602a      	str	r2, [r5, #0]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f7fd fd55 	bl	80005ca <_write>
 8002b20:	1c43      	adds	r3, r0, #1
 8002b22:	d102      	bne.n	8002b2a <_write_r+0x1e>
 8002b24:	682b      	ldr	r3, [r5, #0]
 8002b26:	b103      	cbz	r3, 8002b2a <_write_r+0x1e>
 8002b28:	6023      	str	r3, [r4, #0]
 8002b2a:	bd38      	pop	{r3, r4, r5, pc}
 8002b2c:	20000244 	.word	0x20000244

08002b30 <__errno>:
 8002b30:	4b01      	ldr	r3, [pc, #4]	; (8002b38 <__errno+0x8>)
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	20000064 	.word	0x20000064

08002b3c <__libc_init_array>:
 8002b3c:	b570      	push	{r4, r5, r6, lr}
 8002b3e:	4d0d      	ldr	r5, [pc, #52]	; (8002b74 <__libc_init_array+0x38>)
 8002b40:	4c0d      	ldr	r4, [pc, #52]	; (8002b78 <__libc_init_array+0x3c>)
 8002b42:	1b64      	subs	r4, r4, r5
 8002b44:	10a4      	asrs	r4, r4, #2
 8002b46:	2600      	movs	r6, #0
 8002b48:	42a6      	cmp	r6, r4
 8002b4a:	d109      	bne.n	8002b60 <__libc_init_array+0x24>
 8002b4c:	4d0b      	ldr	r5, [pc, #44]	; (8002b7c <__libc_init_array+0x40>)
 8002b4e:	4c0c      	ldr	r4, [pc, #48]	; (8002b80 <__libc_init_array+0x44>)
 8002b50:	f000 fdbe 	bl	80036d0 <_init>
 8002b54:	1b64      	subs	r4, r4, r5
 8002b56:	10a4      	asrs	r4, r4, #2
 8002b58:	2600      	movs	r6, #0
 8002b5a:	42a6      	cmp	r6, r4
 8002b5c:	d105      	bne.n	8002b6a <__libc_init_array+0x2e>
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
 8002b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b64:	4798      	blx	r3
 8002b66:	3601      	adds	r6, #1
 8002b68:	e7ee      	b.n	8002b48 <__libc_init_array+0xc>
 8002b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b6e:	4798      	blx	r3
 8002b70:	3601      	adds	r6, #1
 8002b72:	e7f2      	b.n	8002b5a <__libc_init_array+0x1e>
 8002b74:	08003770 	.word	0x08003770
 8002b78:	08003770 	.word	0x08003770
 8002b7c:	08003770 	.word	0x08003770
 8002b80:	08003774 	.word	0x08003774

08002b84 <__retarget_lock_acquire_recursive>:
 8002b84:	4770      	bx	lr

08002b86 <__retarget_lock_release_recursive>:
 8002b86:	4770      	bx	lr

08002b88 <_free_r>:
 8002b88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b8a:	2900      	cmp	r1, #0
 8002b8c:	d044      	beq.n	8002c18 <_free_r+0x90>
 8002b8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b92:	9001      	str	r0, [sp, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f1a1 0404 	sub.w	r4, r1, #4
 8002b9a:	bfb8      	it	lt
 8002b9c:	18e4      	addlt	r4, r4, r3
 8002b9e:	f000 f8df 	bl	8002d60 <__malloc_lock>
 8002ba2:	4a1e      	ldr	r2, [pc, #120]	; (8002c1c <_free_r+0x94>)
 8002ba4:	9801      	ldr	r0, [sp, #4]
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	b933      	cbnz	r3, 8002bb8 <_free_r+0x30>
 8002baa:	6063      	str	r3, [r4, #4]
 8002bac:	6014      	str	r4, [r2, #0]
 8002bae:	b003      	add	sp, #12
 8002bb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002bb4:	f000 b8da 	b.w	8002d6c <__malloc_unlock>
 8002bb8:	42a3      	cmp	r3, r4
 8002bba:	d908      	bls.n	8002bce <_free_r+0x46>
 8002bbc:	6825      	ldr	r5, [r4, #0]
 8002bbe:	1961      	adds	r1, r4, r5
 8002bc0:	428b      	cmp	r3, r1
 8002bc2:	bf01      	itttt	eq
 8002bc4:	6819      	ldreq	r1, [r3, #0]
 8002bc6:	685b      	ldreq	r3, [r3, #4]
 8002bc8:	1949      	addeq	r1, r1, r5
 8002bca:	6021      	streq	r1, [r4, #0]
 8002bcc:	e7ed      	b.n	8002baa <_free_r+0x22>
 8002bce:	461a      	mov	r2, r3
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	b10b      	cbz	r3, 8002bd8 <_free_r+0x50>
 8002bd4:	42a3      	cmp	r3, r4
 8002bd6:	d9fa      	bls.n	8002bce <_free_r+0x46>
 8002bd8:	6811      	ldr	r1, [r2, #0]
 8002bda:	1855      	adds	r5, r2, r1
 8002bdc:	42a5      	cmp	r5, r4
 8002bde:	d10b      	bne.n	8002bf8 <_free_r+0x70>
 8002be0:	6824      	ldr	r4, [r4, #0]
 8002be2:	4421      	add	r1, r4
 8002be4:	1854      	adds	r4, r2, r1
 8002be6:	42a3      	cmp	r3, r4
 8002be8:	6011      	str	r1, [r2, #0]
 8002bea:	d1e0      	bne.n	8002bae <_free_r+0x26>
 8002bec:	681c      	ldr	r4, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	6053      	str	r3, [r2, #4]
 8002bf2:	440c      	add	r4, r1
 8002bf4:	6014      	str	r4, [r2, #0]
 8002bf6:	e7da      	b.n	8002bae <_free_r+0x26>
 8002bf8:	d902      	bls.n	8002c00 <_free_r+0x78>
 8002bfa:	230c      	movs	r3, #12
 8002bfc:	6003      	str	r3, [r0, #0]
 8002bfe:	e7d6      	b.n	8002bae <_free_r+0x26>
 8002c00:	6825      	ldr	r5, [r4, #0]
 8002c02:	1961      	adds	r1, r4, r5
 8002c04:	428b      	cmp	r3, r1
 8002c06:	bf04      	itt	eq
 8002c08:	6819      	ldreq	r1, [r3, #0]
 8002c0a:	685b      	ldreq	r3, [r3, #4]
 8002c0c:	6063      	str	r3, [r4, #4]
 8002c0e:	bf04      	itt	eq
 8002c10:	1949      	addeq	r1, r1, r5
 8002c12:	6021      	streq	r1, [r4, #0]
 8002c14:	6054      	str	r4, [r2, #4]
 8002c16:	e7ca      	b.n	8002bae <_free_r+0x26>
 8002c18:	b003      	add	sp, #12
 8002c1a:	bd30      	pop	{r4, r5, pc}
 8002c1c:	2000024c 	.word	0x2000024c

08002c20 <sbrk_aligned>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	4e0e      	ldr	r6, [pc, #56]	; (8002c5c <sbrk_aligned+0x3c>)
 8002c24:	460c      	mov	r4, r1
 8002c26:	6831      	ldr	r1, [r6, #0]
 8002c28:	4605      	mov	r5, r0
 8002c2a:	b911      	cbnz	r1, 8002c32 <sbrk_aligned+0x12>
 8002c2c:	f000 fcbc 	bl	80035a8 <_sbrk_r>
 8002c30:	6030      	str	r0, [r6, #0]
 8002c32:	4621      	mov	r1, r4
 8002c34:	4628      	mov	r0, r5
 8002c36:	f000 fcb7 	bl	80035a8 <_sbrk_r>
 8002c3a:	1c43      	adds	r3, r0, #1
 8002c3c:	d00a      	beq.n	8002c54 <sbrk_aligned+0x34>
 8002c3e:	1cc4      	adds	r4, r0, #3
 8002c40:	f024 0403 	bic.w	r4, r4, #3
 8002c44:	42a0      	cmp	r0, r4
 8002c46:	d007      	beq.n	8002c58 <sbrk_aligned+0x38>
 8002c48:	1a21      	subs	r1, r4, r0
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	f000 fcac 	bl	80035a8 <_sbrk_r>
 8002c50:	3001      	adds	r0, #1
 8002c52:	d101      	bne.n	8002c58 <sbrk_aligned+0x38>
 8002c54:	f04f 34ff 	mov.w	r4, #4294967295
 8002c58:	4620      	mov	r0, r4
 8002c5a:	bd70      	pop	{r4, r5, r6, pc}
 8002c5c:	20000250 	.word	0x20000250

08002c60 <_malloc_r>:
 8002c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c64:	1ccd      	adds	r5, r1, #3
 8002c66:	f025 0503 	bic.w	r5, r5, #3
 8002c6a:	3508      	adds	r5, #8
 8002c6c:	2d0c      	cmp	r5, #12
 8002c6e:	bf38      	it	cc
 8002c70:	250c      	movcc	r5, #12
 8002c72:	2d00      	cmp	r5, #0
 8002c74:	4607      	mov	r7, r0
 8002c76:	db01      	blt.n	8002c7c <_malloc_r+0x1c>
 8002c78:	42a9      	cmp	r1, r5
 8002c7a:	d905      	bls.n	8002c88 <_malloc_r+0x28>
 8002c7c:	230c      	movs	r3, #12
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	2600      	movs	r6, #0
 8002c82:	4630      	mov	r0, r6
 8002c84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c88:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002d5c <_malloc_r+0xfc>
 8002c8c:	f000 f868 	bl	8002d60 <__malloc_lock>
 8002c90:	f8d8 3000 	ldr.w	r3, [r8]
 8002c94:	461c      	mov	r4, r3
 8002c96:	bb5c      	cbnz	r4, 8002cf0 <_malloc_r+0x90>
 8002c98:	4629      	mov	r1, r5
 8002c9a:	4638      	mov	r0, r7
 8002c9c:	f7ff ffc0 	bl	8002c20 <sbrk_aligned>
 8002ca0:	1c43      	adds	r3, r0, #1
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	d155      	bne.n	8002d52 <_malloc_r+0xf2>
 8002ca6:	f8d8 4000 	ldr.w	r4, [r8]
 8002caa:	4626      	mov	r6, r4
 8002cac:	2e00      	cmp	r6, #0
 8002cae:	d145      	bne.n	8002d3c <_malloc_r+0xdc>
 8002cb0:	2c00      	cmp	r4, #0
 8002cb2:	d048      	beq.n	8002d46 <_malloc_r+0xe6>
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	4631      	mov	r1, r6
 8002cb8:	4638      	mov	r0, r7
 8002cba:	eb04 0903 	add.w	r9, r4, r3
 8002cbe:	f000 fc73 	bl	80035a8 <_sbrk_r>
 8002cc2:	4581      	cmp	r9, r0
 8002cc4:	d13f      	bne.n	8002d46 <_malloc_r+0xe6>
 8002cc6:	6821      	ldr	r1, [r4, #0]
 8002cc8:	1a6d      	subs	r5, r5, r1
 8002cca:	4629      	mov	r1, r5
 8002ccc:	4638      	mov	r0, r7
 8002cce:	f7ff ffa7 	bl	8002c20 <sbrk_aligned>
 8002cd2:	3001      	adds	r0, #1
 8002cd4:	d037      	beq.n	8002d46 <_malloc_r+0xe6>
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	442b      	add	r3, r5
 8002cda:	6023      	str	r3, [r4, #0]
 8002cdc:	f8d8 3000 	ldr.w	r3, [r8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d038      	beq.n	8002d56 <_malloc_r+0xf6>
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	42a2      	cmp	r2, r4
 8002ce8:	d12b      	bne.n	8002d42 <_malloc_r+0xe2>
 8002cea:	2200      	movs	r2, #0
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	e00f      	b.n	8002d10 <_malloc_r+0xb0>
 8002cf0:	6822      	ldr	r2, [r4, #0]
 8002cf2:	1b52      	subs	r2, r2, r5
 8002cf4:	d41f      	bmi.n	8002d36 <_malloc_r+0xd6>
 8002cf6:	2a0b      	cmp	r2, #11
 8002cf8:	d917      	bls.n	8002d2a <_malloc_r+0xca>
 8002cfa:	1961      	adds	r1, r4, r5
 8002cfc:	42a3      	cmp	r3, r4
 8002cfe:	6025      	str	r5, [r4, #0]
 8002d00:	bf18      	it	ne
 8002d02:	6059      	strne	r1, [r3, #4]
 8002d04:	6863      	ldr	r3, [r4, #4]
 8002d06:	bf08      	it	eq
 8002d08:	f8c8 1000 	streq.w	r1, [r8]
 8002d0c:	5162      	str	r2, [r4, r5]
 8002d0e:	604b      	str	r3, [r1, #4]
 8002d10:	4638      	mov	r0, r7
 8002d12:	f104 060b 	add.w	r6, r4, #11
 8002d16:	f000 f829 	bl	8002d6c <__malloc_unlock>
 8002d1a:	f026 0607 	bic.w	r6, r6, #7
 8002d1e:	1d23      	adds	r3, r4, #4
 8002d20:	1af2      	subs	r2, r6, r3
 8002d22:	d0ae      	beq.n	8002c82 <_malloc_r+0x22>
 8002d24:	1b9b      	subs	r3, r3, r6
 8002d26:	50a3      	str	r3, [r4, r2]
 8002d28:	e7ab      	b.n	8002c82 <_malloc_r+0x22>
 8002d2a:	42a3      	cmp	r3, r4
 8002d2c:	6862      	ldr	r2, [r4, #4]
 8002d2e:	d1dd      	bne.n	8002cec <_malloc_r+0x8c>
 8002d30:	f8c8 2000 	str.w	r2, [r8]
 8002d34:	e7ec      	b.n	8002d10 <_malloc_r+0xb0>
 8002d36:	4623      	mov	r3, r4
 8002d38:	6864      	ldr	r4, [r4, #4]
 8002d3a:	e7ac      	b.n	8002c96 <_malloc_r+0x36>
 8002d3c:	4634      	mov	r4, r6
 8002d3e:	6876      	ldr	r6, [r6, #4]
 8002d40:	e7b4      	b.n	8002cac <_malloc_r+0x4c>
 8002d42:	4613      	mov	r3, r2
 8002d44:	e7cc      	b.n	8002ce0 <_malloc_r+0x80>
 8002d46:	230c      	movs	r3, #12
 8002d48:	603b      	str	r3, [r7, #0]
 8002d4a:	4638      	mov	r0, r7
 8002d4c:	f000 f80e 	bl	8002d6c <__malloc_unlock>
 8002d50:	e797      	b.n	8002c82 <_malloc_r+0x22>
 8002d52:	6025      	str	r5, [r4, #0]
 8002d54:	e7dc      	b.n	8002d10 <_malloc_r+0xb0>
 8002d56:	605b      	str	r3, [r3, #4]
 8002d58:	deff      	udf	#255	; 0xff
 8002d5a:	bf00      	nop
 8002d5c:	2000024c 	.word	0x2000024c

08002d60 <__malloc_lock>:
 8002d60:	4801      	ldr	r0, [pc, #4]	; (8002d68 <__malloc_lock+0x8>)
 8002d62:	f7ff bf0f 	b.w	8002b84 <__retarget_lock_acquire_recursive>
 8002d66:	bf00      	nop
 8002d68:	20000248 	.word	0x20000248

08002d6c <__malloc_unlock>:
 8002d6c:	4801      	ldr	r0, [pc, #4]	; (8002d74 <__malloc_unlock+0x8>)
 8002d6e:	f7ff bf0a 	b.w	8002b86 <__retarget_lock_release_recursive>
 8002d72:	bf00      	nop
 8002d74:	20000248 	.word	0x20000248

08002d78 <__sfputc_r>:
 8002d78:	6893      	ldr	r3, [r2, #8]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	b410      	push	{r4}
 8002d80:	6093      	str	r3, [r2, #8]
 8002d82:	da08      	bge.n	8002d96 <__sfputc_r+0x1e>
 8002d84:	6994      	ldr	r4, [r2, #24]
 8002d86:	42a3      	cmp	r3, r4
 8002d88:	db01      	blt.n	8002d8e <__sfputc_r+0x16>
 8002d8a:	290a      	cmp	r1, #10
 8002d8c:	d103      	bne.n	8002d96 <__sfputc_r+0x1e>
 8002d8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d92:	f000 bb73 	b.w	800347c <__swbuf_r>
 8002d96:	6813      	ldr	r3, [r2, #0]
 8002d98:	1c58      	adds	r0, r3, #1
 8002d9a:	6010      	str	r0, [r2, #0]
 8002d9c:	7019      	strb	r1, [r3, #0]
 8002d9e:	4608      	mov	r0, r1
 8002da0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <__sfputs_r>:
 8002da6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002da8:	4606      	mov	r6, r0
 8002daa:	460f      	mov	r7, r1
 8002dac:	4614      	mov	r4, r2
 8002dae:	18d5      	adds	r5, r2, r3
 8002db0:	42ac      	cmp	r4, r5
 8002db2:	d101      	bne.n	8002db8 <__sfputs_r+0x12>
 8002db4:	2000      	movs	r0, #0
 8002db6:	e007      	b.n	8002dc8 <__sfputs_r+0x22>
 8002db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dbc:	463a      	mov	r2, r7
 8002dbe:	4630      	mov	r0, r6
 8002dc0:	f7ff ffda 	bl	8002d78 <__sfputc_r>
 8002dc4:	1c43      	adds	r3, r0, #1
 8002dc6:	d1f3      	bne.n	8002db0 <__sfputs_r+0xa>
 8002dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002dcc <_vfiprintf_r>:
 8002dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dd0:	460d      	mov	r5, r1
 8002dd2:	b09d      	sub	sp, #116	; 0x74
 8002dd4:	4614      	mov	r4, r2
 8002dd6:	4698      	mov	r8, r3
 8002dd8:	4606      	mov	r6, r0
 8002dda:	b118      	cbz	r0, 8002de4 <_vfiprintf_r+0x18>
 8002ddc:	6a03      	ldr	r3, [r0, #32]
 8002dde:	b90b      	cbnz	r3, 8002de4 <_vfiprintf_r+0x18>
 8002de0:	f7ff fdcc 	bl	800297c <__sinit>
 8002de4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002de6:	07d9      	lsls	r1, r3, #31
 8002de8:	d405      	bmi.n	8002df6 <_vfiprintf_r+0x2a>
 8002dea:	89ab      	ldrh	r3, [r5, #12]
 8002dec:	059a      	lsls	r2, r3, #22
 8002dee:	d402      	bmi.n	8002df6 <_vfiprintf_r+0x2a>
 8002df0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002df2:	f7ff fec7 	bl	8002b84 <__retarget_lock_acquire_recursive>
 8002df6:	89ab      	ldrh	r3, [r5, #12]
 8002df8:	071b      	lsls	r3, r3, #28
 8002dfa:	d501      	bpl.n	8002e00 <_vfiprintf_r+0x34>
 8002dfc:	692b      	ldr	r3, [r5, #16]
 8002dfe:	b99b      	cbnz	r3, 8002e28 <_vfiprintf_r+0x5c>
 8002e00:	4629      	mov	r1, r5
 8002e02:	4630      	mov	r0, r6
 8002e04:	f000 fb78 	bl	80034f8 <__swsetup_r>
 8002e08:	b170      	cbz	r0, 8002e28 <_vfiprintf_r+0x5c>
 8002e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e0c:	07dc      	lsls	r4, r3, #31
 8002e0e:	d504      	bpl.n	8002e1a <_vfiprintf_r+0x4e>
 8002e10:	f04f 30ff 	mov.w	r0, #4294967295
 8002e14:	b01d      	add	sp, #116	; 0x74
 8002e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e1a:	89ab      	ldrh	r3, [r5, #12]
 8002e1c:	0598      	lsls	r0, r3, #22
 8002e1e:	d4f7      	bmi.n	8002e10 <_vfiprintf_r+0x44>
 8002e20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e22:	f7ff feb0 	bl	8002b86 <__retarget_lock_release_recursive>
 8002e26:	e7f3      	b.n	8002e10 <_vfiprintf_r+0x44>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e32:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e36:	2330      	movs	r3, #48	; 0x30
 8002e38:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002fec <_vfiprintf_r+0x220>
 8002e3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e40:	f04f 0901 	mov.w	r9, #1
 8002e44:	4623      	mov	r3, r4
 8002e46:	469a      	mov	sl, r3
 8002e48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e4c:	b10a      	cbz	r2, 8002e52 <_vfiprintf_r+0x86>
 8002e4e:	2a25      	cmp	r2, #37	; 0x25
 8002e50:	d1f9      	bne.n	8002e46 <_vfiprintf_r+0x7a>
 8002e52:	ebba 0b04 	subs.w	fp, sl, r4
 8002e56:	d00b      	beq.n	8002e70 <_vfiprintf_r+0xa4>
 8002e58:	465b      	mov	r3, fp
 8002e5a:	4622      	mov	r2, r4
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	4630      	mov	r0, r6
 8002e60:	f7ff ffa1 	bl	8002da6 <__sfputs_r>
 8002e64:	3001      	adds	r0, #1
 8002e66:	f000 80a9 	beq.w	8002fbc <_vfiprintf_r+0x1f0>
 8002e6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e6c:	445a      	add	r2, fp
 8002e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8002e70:	f89a 3000 	ldrb.w	r3, [sl]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 80a1 	beq.w	8002fbc <_vfiprintf_r+0x1f0>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e84:	f10a 0a01 	add.w	sl, sl, #1
 8002e88:	9304      	str	r3, [sp, #16]
 8002e8a:	9307      	str	r3, [sp, #28]
 8002e8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e90:	931a      	str	r3, [sp, #104]	; 0x68
 8002e92:	4654      	mov	r4, sl
 8002e94:	2205      	movs	r2, #5
 8002e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e9a:	4854      	ldr	r0, [pc, #336]	; (8002fec <_vfiprintf_r+0x220>)
 8002e9c:	f7fd f9a0 	bl	80001e0 <memchr>
 8002ea0:	9a04      	ldr	r2, [sp, #16]
 8002ea2:	b9d8      	cbnz	r0, 8002edc <_vfiprintf_r+0x110>
 8002ea4:	06d1      	lsls	r1, r2, #27
 8002ea6:	bf44      	itt	mi
 8002ea8:	2320      	movmi	r3, #32
 8002eaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002eae:	0713      	lsls	r3, r2, #28
 8002eb0:	bf44      	itt	mi
 8002eb2:	232b      	movmi	r3, #43	; 0x2b
 8002eb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002eb8:	f89a 3000 	ldrb.w	r3, [sl]
 8002ebc:	2b2a      	cmp	r3, #42	; 0x2a
 8002ebe:	d015      	beq.n	8002eec <_vfiprintf_r+0x120>
 8002ec0:	9a07      	ldr	r2, [sp, #28]
 8002ec2:	4654      	mov	r4, sl
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f04f 0c0a 	mov.w	ip, #10
 8002eca:	4621      	mov	r1, r4
 8002ecc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ed0:	3b30      	subs	r3, #48	; 0x30
 8002ed2:	2b09      	cmp	r3, #9
 8002ed4:	d94d      	bls.n	8002f72 <_vfiprintf_r+0x1a6>
 8002ed6:	b1b0      	cbz	r0, 8002f06 <_vfiprintf_r+0x13a>
 8002ed8:	9207      	str	r2, [sp, #28]
 8002eda:	e014      	b.n	8002f06 <_vfiprintf_r+0x13a>
 8002edc:	eba0 0308 	sub.w	r3, r0, r8
 8002ee0:	fa09 f303 	lsl.w	r3, r9, r3
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	9304      	str	r3, [sp, #16]
 8002ee8:	46a2      	mov	sl, r4
 8002eea:	e7d2      	b.n	8002e92 <_vfiprintf_r+0xc6>
 8002eec:	9b03      	ldr	r3, [sp, #12]
 8002eee:	1d19      	adds	r1, r3, #4
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	9103      	str	r1, [sp, #12]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bfbb      	ittet	lt
 8002ef8:	425b      	neglt	r3, r3
 8002efa:	f042 0202 	orrlt.w	r2, r2, #2
 8002efe:	9307      	strge	r3, [sp, #28]
 8002f00:	9307      	strlt	r3, [sp, #28]
 8002f02:	bfb8      	it	lt
 8002f04:	9204      	strlt	r2, [sp, #16]
 8002f06:	7823      	ldrb	r3, [r4, #0]
 8002f08:	2b2e      	cmp	r3, #46	; 0x2e
 8002f0a:	d10c      	bne.n	8002f26 <_vfiprintf_r+0x15a>
 8002f0c:	7863      	ldrb	r3, [r4, #1]
 8002f0e:	2b2a      	cmp	r3, #42	; 0x2a
 8002f10:	d134      	bne.n	8002f7c <_vfiprintf_r+0x1b0>
 8002f12:	9b03      	ldr	r3, [sp, #12]
 8002f14:	1d1a      	adds	r2, r3, #4
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	9203      	str	r2, [sp, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	bfb8      	it	lt
 8002f1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f22:	3402      	adds	r4, #2
 8002f24:	9305      	str	r3, [sp, #20]
 8002f26:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002ffc <_vfiprintf_r+0x230>
 8002f2a:	7821      	ldrb	r1, [r4, #0]
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	4650      	mov	r0, sl
 8002f30:	f7fd f956 	bl	80001e0 <memchr>
 8002f34:	b138      	cbz	r0, 8002f46 <_vfiprintf_r+0x17a>
 8002f36:	9b04      	ldr	r3, [sp, #16]
 8002f38:	eba0 000a 	sub.w	r0, r0, sl
 8002f3c:	2240      	movs	r2, #64	; 0x40
 8002f3e:	4082      	lsls	r2, r0
 8002f40:	4313      	orrs	r3, r2
 8002f42:	3401      	adds	r4, #1
 8002f44:	9304      	str	r3, [sp, #16]
 8002f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f4a:	4829      	ldr	r0, [pc, #164]	; (8002ff0 <_vfiprintf_r+0x224>)
 8002f4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f50:	2206      	movs	r2, #6
 8002f52:	f7fd f945 	bl	80001e0 <memchr>
 8002f56:	2800      	cmp	r0, #0
 8002f58:	d03f      	beq.n	8002fda <_vfiprintf_r+0x20e>
 8002f5a:	4b26      	ldr	r3, [pc, #152]	; (8002ff4 <_vfiprintf_r+0x228>)
 8002f5c:	bb1b      	cbnz	r3, 8002fa6 <_vfiprintf_r+0x1da>
 8002f5e:	9b03      	ldr	r3, [sp, #12]
 8002f60:	3307      	adds	r3, #7
 8002f62:	f023 0307 	bic.w	r3, r3, #7
 8002f66:	3308      	adds	r3, #8
 8002f68:	9303      	str	r3, [sp, #12]
 8002f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f6c:	443b      	add	r3, r7
 8002f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8002f70:	e768      	b.n	8002e44 <_vfiprintf_r+0x78>
 8002f72:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f76:	460c      	mov	r4, r1
 8002f78:	2001      	movs	r0, #1
 8002f7a:	e7a6      	b.n	8002eca <_vfiprintf_r+0xfe>
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	3401      	adds	r4, #1
 8002f80:	9305      	str	r3, [sp, #20]
 8002f82:	4619      	mov	r1, r3
 8002f84:	f04f 0c0a 	mov.w	ip, #10
 8002f88:	4620      	mov	r0, r4
 8002f8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f8e:	3a30      	subs	r2, #48	; 0x30
 8002f90:	2a09      	cmp	r2, #9
 8002f92:	d903      	bls.n	8002f9c <_vfiprintf_r+0x1d0>
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0c6      	beq.n	8002f26 <_vfiprintf_r+0x15a>
 8002f98:	9105      	str	r1, [sp, #20]
 8002f9a:	e7c4      	b.n	8002f26 <_vfiprintf_r+0x15a>
 8002f9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fa0:	4604      	mov	r4, r0
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e7f0      	b.n	8002f88 <_vfiprintf_r+0x1bc>
 8002fa6:	ab03      	add	r3, sp, #12
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	462a      	mov	r2, r5
 8002fac:	4b12      	ldr	r3, [pc, #72]	; (8002ff8 <_vfiprintf_r+0x22c>)
 8002fae:	a904      	add	r1, sp, #16
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	f3af 8000 	nop.w
 8002fb6:	4607      	mov	r7, r0
 8002fb8:	1c78      	adds	r0, r7, #1
 8002fba:	d1d6      	bne.n	8002f6a <_vfiprintf_r+0x19e>
 8002fbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fbe:	07d9      	lsls	r1, r3, #31
 8002fc0:	d405      	bmi.n	8002fce <_vfiprintf_r+0x202>
 8002fc2:	89ab      	ldrh	r3, [r5, #12]
 8002fc4:	059a      	lsls	r2, r3, #22
 8002fc6:	d402      	bmi.n	8002fce <_vfiprintf_r+0x202>
 8002fc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fca:	f7ff fddc 	bl	8002b86 <__retarget_lock_release_recursive>
 8002fce:	89ab      	ldrh	r3, [r5, #12]
 8002fd0:	065b      	lsls	r3, r3, #25
 8002fd2:	f53f af1d 	bmi.w	8002e10 <_vfiprintf_r+0x44>
 8002fd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fd8:	e71c      	b.n	8002e14 <_vfiprintf_r+0x48>
 8002fda:	ab03      	add	r3, sp, #12
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	462a      	mov	r2, r5
 8002fe0:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <_vfiprintf_r+0x22c>)
 8002fe2:	a904      	add	r1, sp, #16
 8002fe4:	4630      	mov	r0, r6
 8002fe6:	f000 f879 	bl	80030dc <_printf_i>
 8002fea:	e7e4      	b.n	8002fb6 <_vfiprintf_r+0x1ea>
 8002fec:	08003734 	.word	0x08003734
 8002ff0:	0800373e 	.word	0x0800373e
 8002ff4:	00000000 	.word	0x00000000
 8002ff8:	08002da7 	.word	0x08002da7
 8002ffc:	0800373a 	.word	0x0800373a

08003000 <_printf_common>:
 8003000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003004:	4616      	mov	r6, r2
 8003006:	4699      	mov	r9, r3
 8003008:	688a      	ldr	r2, [r1, #8]
 800300a:	690b      	ldr	r3, [r1, #16]
 800300c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003010:	4293      	cmp	r3, r2
 8003012:	bfb8      	it	lt
 8003014:	4613      	movlt	r3, r2
 8003016:	6033      	str	r3, [r6, #0]
 8003018:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800301c:	4607      	mov	r7, r0
 800301e:	460c      	mov	r4, r1
 8003020:	b10a      	cbz	r2, 8003026 <_printf_common+0x26>
 8003022:	3301      	adds	r3, #1
 8003024:	6033      	str	r3, [r6, #0]
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	0699      	lsls	r1, r3, #26
 800302a:	bf42      	ittt	mi
 800302c:	6833      	ldrmi	r3, [r6, #0]
 800302e:	3302      	addmi	r3, #2
 8003030:	6033      	strmi	r3, [r6, #0]
 8003032:	6825      	ldr	r5, [r4, #0]
 8003034:	f015 0506 	ands.w	r5, r5, #6
 8003038:	d106      	bne.n	8003048 <_printf_common+0x48>
 800303a:	f104 0a19 	add.w	sl, r4, #25
 800303e:	68e3      	ldr	r3, [r4, #12]
 8003040:	6832      	ldr	r2, [r6, #0]
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	42ab      	cmp	r3, r5
 8003046:	dc26      	bgt.n	8003096 <_printf_common+0x96>
 8003048:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800304c:	1e13      	subs	r3, r2, #0
 800304e:	6822      	ldr	r2, [r4, #0]
 8003050:	bf18      	it	ne
 8003052:	2301      	movne	r3, #1
 8003054:	0692      	lsls	r2, r2, #26
 8003056:	d42b      	bmi.n	80030b0 <_printf_common+0xb0>
 8003058:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800305c:	4649      	mov	r1, r9
 800305e:	4638      	mov	r0, r7
 8003060:	47c0      	blx	r8
 8003062:	3001      	adds	r0, #1
 8003064:	d01e      	beq.n	80030a4 <_printf_common+0xa4>
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	6922      	ldr	r2, [r4, #16]
 800306a:	f003 0306 	and.w	r3, r3, #6
 800306e:	2b04      	cmp	r3, #4
 8003070:	bf02      	ittt	eq
 8003072:	68e5      	ldreq	r5, [r4, #12]
 8003074:	6833      	ldreq	r3, [r6, #0]
 8003076:	1aed      	subeq	r5, r5, r3
 8003078:	68a3      	ldr	r3, [r4, #8]
 800307a:	bf0c      	ite	eq
 800307c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003080:	2500      	movne	r5, #0
 8003082:	4293      	cmp	r3, r2
 8003084:	bfc4      	itt	gt
 8003086:	1a9b      	subgt	r3, r3, r2
 8003088:	18ed      	addgt	r5, r5, r3
 800308a:	2600      	movs	r6, #0
 800308c:	341a      	adds	r4, #26
 800308e:	42b5      	cmp	r5, r6
 8003090:	d11a      	bne.n	80030c8 <_printf_common+0xc8>
 8003092:	2000      	movs	r0, #0
 8003094:	e008      	b.n	80030a8 <_printf_common+0xa8>
 8003096:	2301      	movs	r3, #1
 8003098:	4652      	mov	r2, sl
 800309a:	4649      	mov	r1, r9
 800309c:	4638      	mov	r0, r7
 800309e:	47c0      	blx	r8
 80030a0:	3001      	adds	r0, #1
 80030a2:	d103      	bne.n	80030ac <_printf_common+0xac>
 80030a4:	f04f 30ff 	mov.w	r0, #4294967295
 80030a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030ac:	3501      	adds	r5, #1
 80030ae:	e7c6      	b.n	800303e <_printf_common+0x3e>
 80030b0:	18e1      	adds	r1, r4, r3
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	2030      	movs	r0, #48	; 0x30
 80030b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030ba:	4422      	add	r2, r4
 80030bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030c4:	3302      	adds	r3, #2
 80030c6:	e7c7      	b.n	8003058 <_printf_common+0x58>
 80030c8:	2301      	movs	r3, #1
 80030ca:	4622      	mov	r2, r4
 80030cc:	4649      	mov	r1, r9
 80030ce:	4638      	mov	r0, r7
 80030d0:	47c0      	blx	r8
 80030d2:	3001      	adds	r0, #1
 80030d4:	d0e6      	beq.n	80030a4 <_printf_common+0xa4>
 80030d6:	3601      	adds	r6, #1
 80030d8:	e7d9      	b.n	800308e <_printf_common+0x8e>
	...

080030dc <_printf_i>:
 80030dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030e0:	7e0f      	ldrb	r7, [r1, #24]
 80030e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030e4:	2f78      	cmp	r7, #120	; 0x78
 80030e6:	4691      	mov	r9, r2
 80030e8:	4680      	mov	r8, r0
 80030ea:	460c      	mov	r4, r1
 80030ec:	469a      	mov	sl, r3
 80030ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030f2:	d807      	bhi.n	8003104 <_printf_i+0x28>
 80030f4:	2f62      	cmp	r7, #98	; 0x62
 80030f6:	d80a      	bhi.n	800310e <_printf_i+0x32>
 80030f8:	2f00      	cmp	r7, #0
 80030fa:	f000 80d4 	beq.w	80032a6 <_printf_i+0x1ca>
 80030fe:	2f58      	cmp	r7, #88	; 0x58
 8003100:	f000 80c0 	beq.w	8003284 <_printf_i+0x1a8>
 8003104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003108:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800310c:	e03a      	b.n	8003184 <_printf_i+0xa8>
 800310e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003112:	2b15      	cmp	r3, #21
 8003114:	d8f6      	bhi.n	8003104 <_printf_i+0x28>
 8003116:	a101      	add	r1, pc, #4	; (adr r1, 800311c <_printf_i+0x40>)
 8003118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800311c:	08003175 	.word	0x08003175
 8003120:	08003189 	.word	0x08003189
 8003124:	08003105 	.word	0x08003105
 8003128:	08003105 	.word	0x08003105
 800312c:	08003105 	.word	0x08003105
 8003130:	08003105 	.word	0x08003105
 8003134:	08003189 	.word	0x08003189
 8003138:	08003105 	.word	0x08003105
 800313c:	08003105 	.word	0x08003105
 8003140:	08003105 	.word	0x08003105
 8003144:	08003105 	.word	0x08003105
 8003148:	0800328d 	.word	0x0800328d
 800314c:	080031b5 	.word	0x080031b5
 8003150:	08003247 	.word	0x08003247
 8003154:	08003105 	.word	0x08003105
 8003158:	08003105 	.word	0x08003105
 800315c:	080032af 	.word	0x080032af
 8003160:	08003105 	.word	0x08003105
 8003164:	080031b5 	.word	0x080031b5
 8003168:	08003105 	.word	0x08003105
 800316c:	08003105 	.word	0x08003105
 8003170:	0800324f 	.word	0x0800324f
 8003174:	682b      	ldr	r3, [r5, #0]
 8003176:	1d1a      	adds	r2, r3, #4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	602a      	str	r2, [r5, #0]
 800317c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003180:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003184:	2301      	movs	r3, #1
 8003186:	e09f      	b.n	80032c8 <_printf_i+0x1ec>
 8003188:	6820      	ldr	r0, [r4, #0]
 800318a:	682b      	ldr	r3, [r5, #0]
 800318c:	0607      	lsls	r7, r0, #24
 800318e:	f103 0104 	add.w	r1, r3, #4
 8003192:	6029      	str	r1, [r5, #0]
 8003194:	d501      	bpl.n	800319a <_printf_i+0xbe>
 8003196:	681e      	ldr	r6, [r3, #0]
 8003198:	e003      	b.n	80031a2 <_printf_i+0xc6>
 800319a:	0646      	lsls	r6, r0, #25
 800319c:	d5fb      	bpl.n	8003196 <_printf_i+0xba>
 800319e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80031a2:	2e00      	cmp	r6, #0
 80031a4:	da03      	bge.n	80031ae <_printf_i+0xd2>
 80031a6:	232d      	movs	r3, #45	; 0x2d
 80031a8:	4276      	negs	r6, r6
 80031aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031ae:	485a      	ldr	r0, [pc, #360]	; (8003318 <_printf_i+0x23c>)
 80031b0:	230a      	movs	r3, #10
 80031b2:	e012      	b.n	80031da <_printf_i+0xfe>
 80031b4:	682b      	ldr	r3, [r5, #0]
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	1d19      	adds	r1, r3, #4
 80031ba:	6029      	str	r1, [r5, #0]
 80031bc:	0605      	lsls	r5, r0, #24
 80031be:	d501      	bpl.n	80031c4 <_printf_i+0xe8>
 80031c0:	681e      	ldr	r6, [r3, #0]
 80031c2:	e002      	b.n	80031ca <_printf_i+0xee>
 80031c4:	0641      	lsls	r1, r0, #25
 80031c6:	d5fb      	bpl.n	80031c0 <_printf_i+0xe4>
 80031c8:	881e      	ldrh	r6, [r3, #0]
 80031ca:	4853      	ldr	r0, [pc, #332]	; (8003318 <_printf_i+0x23c>)
 80031cc:	2f6f      	cmp	r7, #111	; 0x6f
 80031ce:	bf0c      	ite	eq
 80031d0:	2308      	moveq	r3, #8
 80031d2:	230a      	movne	r3, #10
 80031d4:	2100      	movs	r1, #0
 80031d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031da:	6865      	ldr	r5, [r4, #4]
 80031dc:	60a5      	str	r5, [r4, #8]
 80031de:	2d00      	cmp	r5, #0
 80031e0:	bfa2      	ittt	ge
 80031e2:	6821      	ldrge	r1, [r4, #0]
 80031e4:	f021 0104 	bicge.w	r1, r1, #4
 80031e8:	6021      	strge	r1, [r4, #0]
 80031ea:	b90e      	cbnz	r6, 80031f0 <_printf_i+0x114>
 80031ec:	2d00      	cmp	r5, #0
 80031ee:	d04b      	beq.n	8003288 <_printf_i+0x1ac>
 80031f0:	4615      	mov	r5, r2
 80031f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80031f6:	fb03 6711 	mls	r7, r3, r1, r6
 80031fa:	5dc7      	ldrb	r7, [r0, r7]
 80031fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003200:	4637      	mov	r7, r6
 8003202:	42bb      	cmp	r3, r7
 8003204:	460e      	mov	r6, r1
 8003206:	d9f4      	bls.n	80031f2 <_printf_i+0x116>
 8003208:	2b08      	cmp	r3, #8
 800320a:	d10b      	bne.n	8003224 <_printf_i+0x148>
 800320c:	6823      	ldr	r3, [r4, #0]
 800320e:	07de      	lsls	r6, r3, #31
 8003210:	d508      	bpl.n	8003224 <_printf_i+0x148>
 8003212:	6923      	ldr	r3, [r4, #16]
 8003214:	6861      	ldr	r1, [r4, #4]
 8003216:	4299      	cmp	r1, r3
 8003218:	bfde      	ittt	le
 800321a:	2330      	movle	r3, #48	; 0x30
 800321c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003220:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003224:	1b52      	subs	r2, r2, r5
 8003226:	6122      	str	r2, [r4, #16]
 8003228:	f8cd a000 	str.w	sl, [sp]
 800322c:	464b      	mov	r3, r9
 800322e:	aa03      	add	r2, sp, #12
 8003230:	4621      	mov	r1, r4
 8003232:	4640      	mov	r0, r8
 8003234:	f7ff fee4 	bl	8003000 <_printf_common>
 8003238:	3001      	adds	r0, #1
 800323a:	d14a      	bne.n	80032d2 <_printf_i+0x1f6>
 800323c:	f04f 30ff 	mov.w	r0, #4294967295
 8003240:	b004      	add	sp, #16
 8003242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	f043 0320 	orr.w	r3, r3, #32
 800324c:	6023      	str	r3, [r4, #0]
 800324e:	4833      	ldr	r0, [pc, #204]	; (800331c <_printf_i+0x240>)
 8003250:	2778      	movs	r7, #120	; 0x78
 8003252:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003256:	6823      	ldr	r3, [r4, #0]
 8003258:	6829      	ldr	r1, [r5, #0]
 800325a:	061f      	lsls	r7, r3, #24
 800325c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003260:	d402      	bmi.n	8003268 <_printf_i+0x18c>
 8003262:	065f      	lsls	r7, r3, #25
 8003264:	bf48      	it	mi
 8003266:	b2b6      	uxthmi	r6, r6
 8003268:	07df      	lsls	r7, r3, #31
 800326a:	bf48      	it	mi
 800326c:	f043 0320 	orrmi.w	r3, r3, #32
 8003270:	6029      	str	r1, [r5, #0]
 8003272:	bf48      	it	mi
 8003274:	6023      	strmi	r3, [r4, #0]
 8003276:	b91e      	cbnz	r6, 8003280 <_printf_i+0x1a4>
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	f023 0320 	bic.w	r3, r3, #32
 800327e:	6023      	str	r3, [r4, #0]
 8003280:	2310      	movs	r3, #16
 8003282:	e7a7      	b.n	80031d4 <_printf_i+0xf8>
 8003284:	4824      	ldr	r0, [pc, #144]	; (8003318 <_printf_i+0x23c>)
 8003286:	e7e4      	b.n	8003252 <_printf_i+0x176>
 8003288:	4615      	mov	r5, r2
 800328a:	e7bd      	b.n	8003208 <_printf_i+0x12c>
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	6826      	ldr	r6, [r4, #0]
 8003290:	6961      	ldr	r1, [r4, #20]
 8003292:	1d18      	adds	r0, r3, #4
 8003294:	6028      	str	r0, [r5, #0]
 8003296:	0635      	lsls	r5, r6, #24
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	d501      	bpl.n	80032a0 <_printf_i+0x1c4>
 800329c:	6019      	str	r1, [r3, #0]
 800329e:	e002      	b.n	80032a6 <_printf_i+0x1ca>
 80032a0:	0670      	lsls	r0, r6, #25
 80032a2:	d5fb      	bpl.n	800329c <_printf_i+0x1c0>
 80032a4:	8019      	strh	r1, [r3, #0]
 80032a6:	2300      	movs	r3, #0
 80032a8:	6123      	str	r3, [r4, #16]
 80032aa:	4615      	mov	r5, r2
 80032ac:	e7bc      	b.n	8003228 <_printf_i+0x14c>
 80032ae:	682b      	ldr	r3, [r5, #0]
 80032b0:	1d1a      	adds	r2, r3, #4
 80032b2:	602a      	str	r2, [r5, #0]
 80032b4:	681d      	ldr	r5, [r3, #0]
 80032b6:	6862      	ldr	r2, [r4, #4]
 80032b8:	2100      	movs	r1, #0
 80032ba:	4628      	mov	r0, r5
 80032bc:	f7fc ff90 	bl	80001e0 <memchr>
 80032c0:	b108      	cbz	r0, 80032c6 <_printf_i+0x1ea>
 80032c2:	1b40      	subs	r0, r0, r5
 80032c4:	6060      	str	r0, [r4, #4]
 80032c6:	6863      	ldr	r3, [r4, #4]
 80032c8:	6123      	str	r3, [r4, #16]
 80032ca:	2300      	movs	r3, #0
 80032cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032d0:	e7aa      	b.n	8003228 <_printf_i+0x14c>
 80032d2:	6923      	ldr	r3, [r4, #16]
 80032d4:	462a      	mov	r2, r5
 80032d6:	4649      	mov	r1, r9
 80032d8:	4640      	mov	r0, r8
 80032da:	47d0      	blx	sl
 80032dc:	3001      	adds	r0, #1
 80032de:	d0ad      	beq.n	800323c <_printf_i+0x160>
 80032e0:	6823      	ldr	r3, [r4, #0]
 80032e2:	079b      	lsls	r3, r3, #30
 80032e4:	d413      	bmi.n	800330e <_printf_i+0x232>
 80032e6:	68e0      	ldr	r0, [r4, #12]
 80032e8:	9b03      	ldr	r3, [sp, #12]
 80032ea:	4298      	cmp	r0, r3
 80032ec:	bfb8      	it	lt
 80032ee:	4618      	movlt	r0, r3
 80032f0:	e7a6      	b.n	8003240 <_printf_i+0x164>
 80032f2:	2301      	movs	r3, #1
 80032f4:	4632      	mov	r2, r6
 80032f6:	4649      	mov	r1, r9
 80032f8:	4640      	mov	r0, r8
 80032fa:	47d0      	blx	sl
 80032fc:	3001      	adds	r0, #1
 80032fe:	d09d      	beq.n	800323c <_printf_i+0x160>
 8003300:	3501      	adds	r5, #1
 8003302:	68e3      	ldr	r3, [r4, #12]
 8003304:	9903      	ldr	r1, [sp, #12]
 8003306:	1a5b      	subs	r3, r3, r1
 8003308:	42ab      	cmp	r3, r5
 800330a:	dcf2      	bgt.n	80032f2 <_printf_i+0x216>
 800330c:	e7eb      	b.n	80032e6 <_printf_i+0x20a>
 800330e:	2500      	movs	r5, #0
 8003310:	f104 0619 	add.w	r6, r4, #25
 8003314:	e7f5      	b.n	8003302 <_printf_i+0x226>
 8003316:	bf00      	nop
 8003318:	08003745 	.word	0x08003745
 800331c:	08003756 	.word	0x08003756

08003320 <__sflush_r>:
 8003320:	898a      	ldrh	r2, [r1, #12]
 8003322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003326:	4605      	mov	r5, r0
 8003328:	0710      	lsls	r0, r2, #28
 800332a:	460c      	mov	r4, r1
 800332c:	d458      	bmi.n	80033e0 <__sflush_r+0xc0>
 800332e:	684b      	ldr	r3, [r1, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	dc05      	bgt.n	8003340 <__sflush_r+0x20>
 8003334:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003336:	2b00      	cmp	r3, #0
 8003338:	dc02      	bgt.n	8003340 <__sflush_r+0x20>
 800333a:	2000      	movs	r0, #0
 800333c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003340:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003342:	2e00      	cmp	r6, #0
 8003344:	d0f9      	beq.n	800333a <__sflush_r+0x1a>
 8003346:	2300      	movs	r3, #0
 8003348:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800334c:	682f      	ldr	r7, [r5, #0]
 800334e:	6a21      	ldr	r1, [r4, #32]
 8003350:	602b      	str	r3, [r5, #0]
 8003352:	d032      	beq.n	80033ba <__sflush_r+0x9a>
 8003354:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003356:	89a3      	ldrh	r3, [r4, #12]
 8003358:	075a      	lsls	r2, r3, #29
 800335a:	d505      	bpl.n	8003368 <__sflush_r+0x48>
 800335c:	6863      	ldr	r3, [r4, #4]
 800335e:	1ac0      	subs	r0, r0, r3
 8003360:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003362:	b10b      	cbz	r3, 8003368 <__sflush_r+0x48>
 8003364:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003366:	1ac0      	subs	r0, r0, r3
 8003368:	2300      	movs	r3, #0
 800336a:	4602      	mov	r2, r0
 800336c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800336e:	6a21      	ldr	r1, [r4, #32]
 8003370:	4628      	mov	r0, r5
 8003372:	47b0      	blx	r6
 8003374:	1c43      	adds	r3, r0, #1
 8003376:	89a3      	ldrh	r3, [r4, #12]
 8003378:	d106      	bne.n	8003388 <__sflush_r+0x68>
 800337a:	6829      	ldr	r1, [r5, #0]
 800337c:	291d      	cmp	r1, #29
 800337e:	d82b      	bhi.n	80033d8 <__sflush_r+0xb8>
 8003380:	4a29      	ldr	r2, [pc, #164]	; (8003428 <__sflush_r+0x108>)
 8003382:	410a      	asrs	r2, r1
 8003384:	07d6      	lsls	r6, r2, #31
 8003386:	d427      	bmi.n	80033d8 <__sflush_r+0xb8>
 8003388:	2200      	movs	r2, #0
 800338a:	6062      	str	r2, [r4, #4]
 800338c:	04d9      	lsls	r1, r3, #19
 800338e:	6922      	ldr	r2, [r4, #16]
 8003390:	6022      	str	r2, [r4, #0]
 8003392:	d504      	bpl.n	800339e <__sflush_r+0x7e>
 8003394:	1c42      	adds	r2, r0, #1
 8003396:	d101      	bne.n	800339c <__sflush_r+0x7c>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	b903      	cbnz	r3, 800339e <__sflush_r+0x7e>
 800339c:	6560      	str	r0, [r4, #84]	; 0x54
 800339e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033a0:	602f      	str	r7, [r5, #0]
 80033a2:	2900      	cmp	r1, #0
 80033a4:	d0c9      	beq.n	800333a <__sflush_r+0x1a>
 80033a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033aa:	4299      	cmp	r1, r3
 80033ac:	d002      	beq.n	80033b4 <__sflush_r+0x94>
 80033ae:	4628      	mov	r0, r5
 80033b0:	f7ff fbea 	bl	8002b88 <_free_r>
 80033b4:	2000      	movs	r0, #0
 80033b6:	6360      	str	r0, [r4, #52]	; 0x34
 80033b8:	e7c0      	b.n	800333c <__sflush_r+0x1c>
 80033ba:	2301      	movs	r3, #1
 80033bc:	4628      	mov	r0, r5
 80033be:	47b0      	blx	r6
 80033c0:	1c41      	adds	r1, r0, #1
 80033c2:	d1c8      	bne.n	8003356 <__sflush_r+0x36>
 80033c4:	682b      	ldr	r3, [r5, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0c5      	beq.n	8003356 <__sflush_r+0x36>
 80033ca:	2b1d      	cmp	r3, #29
 80033cc:	d001      	beq.n	80033d2 <__sflush_r+0xb2>
 80033ce:	2b16      	cmp	r3, #22
 80033d0:	d101      	bne.n	80033d6 <__sflush_r+0xb6>
 80033d2:	602f      	str	r7, [r5, #0]
 80033d4:	e7b1      	b.n	800333a <__sflush_r+0x1a>
 80033d6:	89a3      	ldrh	r3, [r4, #12]
 80033d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033dc:	81a3      	strh	r3, [r4, #12]
 80033de:	e7ad      	b.n	800333c <__sflush_r+0x1c>
 80033e0:	690f      	ldr	r7, [r1, #16]
 80033e2:	2f00      	cmp	r7, #0
 80033e4:	d0a9      	beq.n	800333a <__sflush_r+0x1a>
 80033e6:	0793      	lsls	r3, r2, #30
 80033e8:	680e      	ldr	r6, [r1, #0]
 80033ea:	bf08      	it	eq
 80033ec:	694b      	ldreq	r3, [r1, #20]
 80033ee:	600f      	str	r7, [r1, #0]
 80033f0:	bf18      	it	ne
 80033f2:	2300      	movne	r3, #0
 80033f4:	eba6 0807 	sub.w	r8, r6, r7
 80033f8:	608b      	str	r3, [r1, #8]
 80033fa:	f1b8 0f00 	cmp.w	r8, #0
 80033fe:	dd9c      	ble.n	800333a <__sflush_r+0x1a>
 8003400:	6a21      	ldr	r1, [r4, #32]
 8003402:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003404:	4643      	mov	r3, r8
 8003406:	463a      	mov	r2, r7
 8003408:	4628      	mov	r0, r5
 800340a:	47b0      	blx	r6
 800340c:	2800      	cmp	r0, #0
 800340e:	dc06      	bgt.n	800341e <__sflush_r+0xfe>
 8003410:	89a3      	ldrh	r3, [r4, #12]
 8003412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003416:	81a3      	strh	r3, [r4, #12]
 8003418:	f04f 30ff 	mov.w	r0, #4294967295
 800341c:	e78e      	b.n	800333c <__sflush_r+0x1c>
 800341e:	4407      	add	r7, r0
 8003420:	eba8 0800 	sub.w	r8, r8, r0
 8003424:	e7e9      	b.n	80033fa <__sflush_r+0xda>
 8003426:	bf00      	nop
 8003428:	dfbffffe 	.word	0xdfbffffe

0800342c <_fflush_r>:
 800342c:	b538      	push	{r3, r4, r5, lr}
 800342e:	690b      	ldr	r3, [r1, #16]
 8003430:	4605      	mov	r5, r0
 8003432:	460c      	mov	r4, r1
 8003434:	b913      	cbnz	r3, 800343c <_fflush_r+0x10>
 8003436:	2500      	movs	r5, #0
 8003438:	4628      	mov	r0, r5
 800343a:	bd38      	pop	{r3, r4, r5, pc}
 800343c:	b118      	cbz	r0, 8003446 <_fflush_r+0x1a>
 800343e:	6a03      	ldr	r3, [r0, #32]
 8003440:	b90b      	cbnz	r3, 8003446 <_fflush_r+0x1a>
 8003442:	f7ff fa9b 	bl	800297c <__sinit>
 8003446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0f3      	beq.n	8003436 <_fflush_r+0xa>
 800344e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003450:	07d0      	lsls	r0, r2, #31
 8003452:	d404      	bmi.n	800345e <_fflush_r+0x32>
 8003454:	0599      	lsls	r1, r3, #22
 8003456:	d402      	bmi.n	800345e <_fflush_r+0x32>
 8003458:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800345a:	f7ff fb93 	bl	8002b84 <__retarget_lock_acquire_recursive>
 800345e:	4628      	mov	r0, r5
 8003460:	4621      	mov	r1, r4
 8003462:	f7ff ff5d 	bl	8003320 <__sflush_r>
 8003466:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003468:	07da      	lsls	r2, r3, #31
 800346a:	4605      	mov	r5, r0
 800346c:	d4e4      	bmi.n	8003438 <_fflush_r+0xc>
 800346e:	89a3      	ldrh	r3, [r4, #12]
 8003470:	059b      	lsls	r3, r3, #22
 8003472:	d4e1      	bmi.n	8003438 <_fflush_r+0xc>
 8003474:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003476:	f7ff fb86 	bl	8002b86 <__retarget_lock_release_recursive>
 800347a:	e7dd      	b.n	8003438 <_fflush_r+0xc>

0800347c <__swbuf_r>:
 800347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347e:	460e      	mov	r6, r1
 8003480:	4614      	mov	r4, r2
 8003482:	4605      	mov	r5, r0
 8003484:	b118      	cbz	r0, 800348e <__swbuf_r+0x12>
 8003486:	6a03      	ldr	r3, [r0, #32]
 8003488:	b90b      	cbnz	r3, 800348e <__swbuf_r+0x12>
 800348a:	f7ff fa77 	bl	800297c <__sinit>
 800348e:	69a3      	ldr	r3, [r4, #24]
 8003490:	60a3      	str	r3, [r4, #8]
 8003492:	89a3      	ldrh	r3, [r4, #12]
 8003494:	071a      	lsls	r2, r3, #28
 8003496:	d525      	bpl.n	80034e4 <__swbuf_r+0x68>
 8003498:	6923      	ldr	r3, [r4, #16]
 800349a:	b31b      	cbz	r3, 80034e4 <__swbuf_r+0x68>
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	6922      	ldr	r2, [r4, #16]
 80034a0:	1a98      	subs	r0, r3, r2
 80034a2:	6963      	ldr	r3, [r4, #20]
 80034a4:	b2f6      	uxtb	r6, r6
 80034a6:	4283      	cmp	r3, r0
 80034a8:	4637      	mov	r7, r6
 80034aa:	dc04      	bgt.n	80034b6 <__swbuf_r+0x3a>
 80034ac:	4621      	mov	r1, r4
 80034ae:	4628      	mov	r0, r5
 80034b0:	f7ff ffbc 	bl	800342c <_fflush_r>
 80034b4:	b9e0      	cbnz	r0, 80034f0 <__swbuf_r+0x74>
 80034b6:	68a3      	ldr	r3, [r4, #8]
 80034b8:	3b01      	subs	r3, #1
 80034ba:	60a3      	str	r3, [r4, #8]
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	1c5a      	adds	r2, r3, #1
 80034c0:	6022      	str	r2, [r4, #0]
 80034c2:	701e      	strb	r6, [r3, #0]
 80034c4:	6962      	ldr	r2, [r4, #20]
 80034c6:	1c43      	adds	r3, r0, #1
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d004      	beq.n	80034d6 <__swbuf_r+0x5a>
 80034cc:	89a3      	ldrh	r3, [r4, #12]
 80034ce:	07db      	lsls	r3, r3, #31
 80034d0:	d506      	bpl.n	80034e0 <__swbuf_r+0x64>
 80034d2:	2e0a      	cmp	r6, #10
 80034d4:	d104      	bne.n	80034e0 <__swbuf_r+0x64>
 80034d6:	4621      	mov	r1, r4
 80034d8:	4628      	mov	r0, r5
 80034da:	f7ff ffa7 	bl	800342c <_fflush_r>
 80034de:	b938      	cbnz	r0, 80034f0 <__swbuf_r+0x74>
 80034e0:	4638      	mov	r0, r7
 80034e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e4:	4621      	mov	r1, r4
 80034e6:	4628      	mov	r0, r5
 80034e8:	f000 f806 	bl	80034f8 <__swsetup_r>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d0d5      	beq.n	800349c <__swbuf_r+0x20>
 80034f0:	f04f 37ff 	mov.w	r7, #4294967295
 80034f4:	e7f4      	b.n	80034e0 <__swbuf_r+0x64>
	...

080034f8 <__swsetup_r>:
 80034f8:	b538      	push	{r3, r4, r5, lr}
 80034fa:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <__swsetup_r+0xac>)
 80034fc:	4605      	mov	r5, r0
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	460c      	mov	r4, r1
 8003502:	b118      	cbz	r0, 800350c <__swsetup_r+0x14>
 8003504:	6a03      	ldr	r3, [r0, #32]
 8003506:	b90b      	cbnz	r3, 800350c <__swsetup_r+0x14>
 8003508:	f7ff fa38 	bl	800297c <__sinit>
 800350c:	89a3      	ldrh	r3, [r4, #12]
 800350e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003512:	0718      	lsls	r0, r3, #28
 8003514:	d422      	bmi.n	800355c <__swsetup_r+0x64>
 8003516:	06d9      	lsls	r1, r3, #27
 8003518:	d407      	bmi.n	800352a <__swsetup_r+0x32>
 800351a:	2309      	movs	r3, #9
 800351c:	602b      	str	r3, [r5, #0]
 800351e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003522:	81a3      	strh	r3, [r4, #12]
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	e034      	b.n	8003594 <__swsetup_r+0x9c>
 800352a:	0758      	lsls	r0, r3, #29
 800352c:	d512      	bpl.n	8003554 <__swsetup_r+0x5c>
 800352e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003530:	b141      	cbz	r1, 8003544 <__swsetup_r+0x4c>
 8003532:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003536:	4299      	cmp	r1, r3
 8003538:	d002      	beq.n	8003540 <__swsetup_r+0x48>
 800353a:	4628      	mov	r0, r5
 800353c:	f7ff fb24 	bl	8002b88 <_free_r>
 8003540:	2300      	movs	r3, #0
 8003542:	6363      	str	r3, [r4, #52]	; 0x34
 8003544:	89a3      	ldrh	r3, [r4, #12]
 8003546:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800354a:	81a3      	strh	r3, [r4, #12]
 800354c:	2300      	movs	r3, #0
 800354e:	6063      	str	r3, [r4, #4]
 8003550:	6923      	ldr	r3, [r4, #16]
 8003552:	6023      	str	r3, [r4, #0]
 8003554:	89a3      	ldrh	r3, [r4, #12]
 8003556:	f043 0308 	orr.w	r3, r3, #8
 800355a:	81a3      	strh	r3, [r4, #12]
 800355c:	6923      	ldr	r3, [r4, #16]
 800355e:	b94b      	cbnz	r3, 8003574 <__swsetup_r+0x7c>
 8003560:	89a3      	ldrh	r3, [r4, #12]
 8003562:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003566:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800356a:	d003      	beq.n	8003574 <__swsetup_r+0x7c>
 800356c:	4621      	mov	r1, r4
 800356e:	4628      	mov	r0, r5
 8003570:	f000 f850 	bl	8003614 <__smakebuf_r>
 8003574:	89a0      	ldrh	r0, [r4, #12]
 8003576:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800357a:	f010 0301 	ands.w	r3, r0, #1
 800357e:	d00a      	beq.n	8003596 <__swsetup_r+0x9e>
 8003580:	2300      	movs	r3, #0
 8003582:	60a3      	str	r3, [r4, #8]
 8003584:	6963      	ldr	r3, [r4, #20]
 8003586:	425b      	negs	r3, r3
 8003588:	61a3      	str	r3, [r4, #24]
 800358a:	6923      	ldr	r3, [r4, #16]
 800358c:	b943      	cbnz	r3, 80035a0 <__swsetup_r+0xa8>
 800358e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003592:	d1c4      	bne.n	800351e <__swsetup_r+0x26>
 8003594:	bd38      	pop	{r3, r4, r5, pc}
 8003596:	0781      	lsls	r1, r0, #30
 8003598:	bf58      	it	pl
 800359a:	6963      	ldrpl	r3, [r4, #20]
 800359c:	60a3      	str	r3, [r4, #8]
 800359e:	e7f4      	b.n	800358a <__swsetup_r+0x92>
 80035a0:	2000      	movs	r0, #0
 80035a2:	e7f7      	b.n	8003594 <__swsetup_r+0x9c>
 80035a4:	20000064 	.word	0x20000064

080035a8 <_sbrk_r>:
 80035a8:	b538      	push	{r3, r4, r5, lr}
 80035aa:	4d06      	ldr	r5, [pc, #24]	; (80035c4 <_sbrk_r+0x1c>)
 80035ac:	2300      	movs	r3, #0
 80035ae:	4604      	mov	r4, r0
 80035b0:	4608      	mov	r0, r1
 80035b2:	602b      	str	r3, [r5, #0]
 80035b4:	f7fd faae 	bl	8000b14 <_sbrk>
 80035b8:	1c43      	adds	r3, r0, #1
 80035ba:	d102      	bne.n	80035c2 <_sbrk_r+0x1a>
 80035bc:	682b      	ldr	r3, [r5, #0]
 80035be:	b103      	cbz	r3, 80035c2 <_sbrk_r+0x1a>
 80035c0:	6023      	str	r3, [r4, #0]
 80035c2:	bd38      	pop	{r3, r4, r5, pc}
 80035c4:	20000244 	.word	0x20000244

080035c8 <__swhatbuf_r>:
 80035c8:	b570      	push	{r4, r5, r6, lr}
 80035ca:	460c      	mov	r4, r1
 80035cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035d0:	2900      	cmp	r1, #0
 80035d2:	b096      	sub	sp, #88	; 0x58
 80035d4:	4615      	mov	r5, r2
 80035d6:	461e      	mov	r6, r3
 80035d8:	da0d      	bge.n	80035f6 <__swhatbuf_r+0x2e>
 80035da:	89a3      	ldrh	r3, [r4, #12]
 80035dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80035e0:	f04f 0100 	mov.w	r1, #0
 80035e4:	bf0c      	ite	eq
 80035e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80035ea:	2340      	movne	r3, #64	; 0x40
 80035ec:	2000      	movs	r0, #0
 80035ee:	6031      	str	r1, [r6, #0]
 80035f0:	602b      	str	r3, [r5, #0]
 80035f2:	b016      	add	sp, #88	; 0x58
 80035f4:	bd70      	pop	{r4, r5, r6, pc}
 80035f6:	466a      	mov	r2, sp
 80035f8:	f000 f848 	bl	800368c <_fstat_r>
 80035fc:	2800      	cmp	r0, #0
 80035fe:	dbec      	blt.n	80035da <__swhatbuf_r+0x12>
 8003600:	9901      	ldr	r1, [sp, #4]
 8003602:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003606:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800360a:	4259      	negs	r1, r3
 800360c:	4159      	adcs	r1, r3
 800360e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003612:	e7eb      	b.n	80035ec <__swhatbuf_r+0x24>

08003614 <__smakebuf_r>:
 8003614:	898b      	ldrh	r3, [r1, #12]
 8003616:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003618:	079d      	lsls	r5, r3, #30
 800361a:	4606      	mov	r6, r0
 800361c:	460c      	mov	r4, r1
 800361e:	d507      	bpl.n	8003630 <__smakebuf_r+0x1c>
 8003620:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003624:	6023      	str	r3, [r4, #0]
 8003626:	6123      	str	r3, [r4, #16]
 8003628:	2301      	movs	r3, #1
 800362a:	6163      	str	r3, [r4, #20]
 800362c:	b002      	add	sp, #8
 800362e:	bd70      	pop	{r4, r5, r6, pc}
 8003630:	ab01      	add	r3, sp, #4
 8003632:	466a      	mov	r2, sp
 8003634:	f7ff ffc8 	bl	80035c8 <__swhatbuf_r>
 8003638:	9900      	ldr	r1, [sp, #0]
 800363a:	4605      	mov	r5, r0
 800363c:	4630      	mov	r0, r6
 800363e:	f7ff fb0f 	bl	8002c60 <_malloc_r>
 8003642:	b948      	cbnz	r0, 8003658 <__smakebuf_r+0x44>
 8003644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003648:	059a      	lsls	r2, r3, #22
 800364a:	d4ef      	bmi.n	800362c <__smakebuf_r+0x18>
 800364c:	f023 0303 	bic.w	r3, r3, #3
 8003650:	f043 0302 	orr.w	r3, r3, #2
 8003654:	81a3      	strh	r3, [r4, #12]
 8003656:	e7e3      	b.n	8003620 <__smakebuf_r+0xc>
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	6020      	str	r0, [r4, #0]
 800365c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003660:	81a3      	strh	r3, [r4, #12]
 8003662:	9b00      	ldr	r3, [sp, #0]
 8003664:	6163      	str	r3, [r4, #20]
 8003666:	9b01      	ldr	r3, [sp, #4]
 8003668:	6120      	str	r0, [r4, #16]
 800366a:	b15b      	cbz	r3, 8003684 <__smakebuf_r+0x70>
 800366c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003670:	4630      	mov	r0, r6
 8003672:	f000 f81d 	bl	80036b0 <_isatty_r>
 8003676:	b128      	cbz	r0, 8003684 <__smakebuf_r+0x70>
 8003678:	89a3      	ldrh	r3, [r4, #12]
 800367a:	f023 0303 	bic.w	r3, r3, #3
 800367e:	f043 0301 	orr.w	r3, r3, #1
 8003682:	81a3      	strh	r3, [r4, #12]
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	431d      	orrs	r5, r3
 8003688:	81a5      	strh	r5, [r4, #12]
 800368a:	e7cf      	b.n	800362c <__smakebuf_r+0x18>

0800368c <_fstat_r>:
 800368c:	b538      	push	{r3, r4, r5, lr}
 800368e:	4d07      	ldr	r5, [pc, #28]	; (80036ac <_fstat_r+0x20>)
 8003690:	2300      	movs	r3, #0
 8003692:	4604      	mov	r4, r0
 8003694:	4608      	mov	r0, r1
 8003696:	4611      	mov	r1, r2
 8003698:	602b      	str	r3, [r5, #0]
 800369a:	f7fd fa12 	bl	8000ac2 <_fstat>
 800369e:	1c43      	adds	r3, r0, #1
 80036a0:	d102      	bne.n	80036a8 <_fstat_r+0x1c>
 80036a2:	682b      	ldr	r3, [r5, #0]
 80036a4:	b103      	cbz	r3, 80036a8 <_fstat_r+0x1c>
 80036a6:	6023      	str	r3, [r4, #0]
 80036a8:	bd38      	pop	{r3, r4, r5, pc}
 80036aa:	bf00      	nop
 80036ac:	20000244 	.word	0x20000244

080036b0 <_isatty_r>:
 80036b0:	b538      	push	{r3, r4, r5, lr}
 80036b2:	4d06      	ldr	r5, [pc, #24]	; (80036cc <_isatty_r+0x1c>)
 80036b4:	2300      	movs	r3, #0
 80036b6:	4604      	mov	r4, r0
 80036b8:	4608      	mov	r0, r1
 80036ba:	602b      	str	r3, [r5, #0]
 80036bc:	f7fd fa11 	bl	8000ae2 <_isatty>
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	d102      	bne.n	80036ca <_isatty_r+0x1a>
 80036c4:	682b      	ldr	r3, [r5, #0]
 80036c6:	b103      	cbz	r3, 80036ca <_isatty_r+0x1a>
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	bd38      	pop	{r3, r4, r5, pc}
 80036cc:	20000244 	.word	0x20000244

080036d0 <_init>:
 80036d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d2:	bf00      	nop
 80036d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036d6:	bc08      	pop	{r3}
 80036d8:	469e      	mov	lr, r3
 80036da:	4770      	bx	lr

080036dc <_fini>:
 80036dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036de:	bf00      	nop
 80036e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036e2:	bc08      	pop	{r3}
 80036e4:	469e      	mov	lr, r3
 80036e6:	4770      	bx	lr
