// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: IP_ROMsinc.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.0 Build 156 04/24/2013 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Stratix III" ENABLE_RUNTIME_MOD="NO" INIT_FILE="sinc_table0.mif" NUMWORDS_A=4096 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="M144K" WIDTH_A=256 WIDTH_BYTEENA_A=1 WIDTHAD_A=12 address_a clock0 q_a
//VERSION_BEGIN 13.0 cbx_altsyncram 2013:04:24:18:08:47:SJ cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_lpm_decode 2013:04:24:18:08:47:SJ cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_stratixiii 2013:04:24:18:08:47:SJ cbx_stratixv 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = M144K 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  IP_ROMsinc_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [11:0]  address_a;
	input   clock0;
	output   [255:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [0:0]   wire_ram_block1a_160portadataout;
	wire  [0:0]   wire_ram_block1a_161portadataout;
	wire  [0:0]   wire_ram_block1a_162portadataout;
	wire  [0:0]   wire_ram_block1a_163portadataout;
	wire  [0:0]   wire_ram_block1a_164portadataout;
	wire  [0:0]   wire_ram_block1a_165portadataout;
	wire  [0:0]   wire_ram_block1a_166portadataout;
	wire  [0:0]   wire_ram_block1a_167portadataout;
	wire  [0:0]   wire_ram_block1a_168portadataout;
	wire  [0:0]   wire_ram_block1a_169portadataout;
	wire  [0:0]   wire_ram_block1a_170portadataout;
	wire  [0:0]   wire_ram_block1a_171portadataout;
	wire  [0:0]   wire_ram_block1a_172portadataout;
	wire  [0:0]   wire_ram_block1a_173portadataout;
	wire  [0:0]   wire_ram_block1a_174portadataout;
	wire  [0:0]   wire_ram_block1a_175portadataout;
	wire  [0:0]   wire_ram_block1a_176portadataout;
	wire  [0:0]   wire_ram_block1a_177portadataout;
	wire  [0:0]   wire_ram_block1a_178portadataout;
	wire  [0:0]   wire_ram_block1a_179portadataout;
	wire  [0:0]   wire_ram_block1a_180portadataout;
	wire  [0:0]   wire_ram_block1a_181portadataout;
	wire  [0:0]   wire_ram_block1a_182portadataout;
	wire  [0:0]   wire_ram_block1a_183portadataout;
	wire  [0:0]   wire_ram_block1a_184portadataout;
	wire  [0:0]   wire_ram_block1a_185portadataout;
	wire  [0:0]   wire_ram_block1a_186portadataout;
	wire  [0:0]   wire_ram_block1a_187portadataout;
	wire  [0:0]   wire_ram_block1a_188portadataout;
	wire  [0:0]   wire_ram_block1a_189portadataout;
	wire  [0:0]   wire_ram_block1a_190portadataout;
	wire  [0:0]   wire_ram_block1a_191portadataout;
	wire  [0:0]   wire_ram_block1a_192portadataout;
	wire  [0:0]   wire_ram_block1a_193portadataout;
	wire  [0:0]   wire_ram_block1a_194portadataout;
	wire  [0:0]   wire_ram_block1a_195portadataout;
	wire  [0:0]   wire_ram_block1a_196portadataout;
	wire  [0:0]   wire_ram_block1a_197portadataout;
	wire  [0:0]   wire_ram_block1a_198portadataout;
	wire  [0:0]   wire_ram_block1a_199portadataout;
	wire  [0:0]   wire_ram_block1a_200portadataout;
	wire  [0:0]   wire_ram_block1a_201portadataout;
	wire  [0:0]   wire_ram_block1a_202portadataout;
	wire  [0:0]   wire_ram_block1a_203portadataout;
	wire  [0:0]   wire_ram_block1a_204portadataout;
	wire  [0:0]   wire_ram_block1a_205portadataout;
	wire  [0:0]   wire_ram_block1a_206portadataout;
	wire  [0:0]   wire_ram_block1a_207portadataout;
	wire  [0:0]   wire_ram_block1a_208portadataout;
	wire  [0:0]   wire_ram_block1a_209portadataout;
	wire  [0:0]   wire_ram_block1a_210portadataout;
	wire  [0:0]   wire_ram_block1a_211portadataout;
	wire  [0:0]   wire_ram_block1a_212portadataout;
	wire  [0:0]   wire_ram_block1a_213portadataout;
	wire  [0:0]   wire_ram_block1a_214portadataout;
	wire  [0:0]   wire_ram_block1a_215portadataout;
	wire  [0:0]   wire_ram_block1a_216portadataout;
	wire  [0:0]   wire_ram_block1a_217portadataout;
	wire  [0:0]   wire_ram_block1a_218portadataout;
	wire  [0:0]   wire_ram_block1a_219portadataout;
	wire  [0:0]   wire_ram_block1a_220portadataout;
	wire  [0:0]   wire_ram_block1a_221portadataout;
	wire  [0:0]   wire_ram_block1a_222portadataout;
	wire  [0:0]   wire_ram_block1a_223portadataout;
	wire  [0:0]   wire_ram_block1a_224portadataout;
	wire  [0:0]   wire_ram_block1a_225portadataout;
	wire  [0:0]   wire_ram_block1a_226portadataout;
	wire  [0:0]   wire_ram_block1a_227portadataout;
	wire  [0:0]   wire_ram_block1a_228portadataout;
	wire  [0:0]   wire_ram_block1a_229portadataout;
	wire  [0:0]   wire_ram_block1a_230portadataout;
	wire  [0:0]   wire_ram_block1a_231portadataout;
	wire  [0:0]   wire_ram_block1a_232portadataout;
	wire  [0:0]   wire_ram_block1a_233portadataout;
	wire  [0:0]   wire_ram_block1a_234portadataout;
	wire  [0:0]   wire_ram_block1a_235portadataout;
	wire  [0:0]   wire_ram_block1a_236portadataout;
	wire  [0:0]   wire_ram_block1a_237portadataout;
	wire  [0:0]   wire_ram_block1a_238portadataout;
	wire  [0:0]   wire_ram_block1a_239portadataout;
	wire  [0:0]   wire_ram_block1a_240portadataout;
	wire  [0:0]   wire_ram_block1a_241portadataout;
	wire  [0:0]   wire_ram_block1a_242portadataout;
	wire  [0:0]   wire_ram_block1a_243portadataout;
	wire  [0:0]   wire_ram_block1a_244portadataout;
	wire  [0:0]   wire_ram_block1a_245portadataout;
	wire  [0:0]   wire_ram_block1a_246portadataout;
	wire  [0:0]   wire_ram_block1a_247portadataout;
	wire  [0:0]   wire_ram_block1a_248portadataout;
	wire  [0:0]   wire_ram_block1a_249portadataout;
	wire  [0:0]   wire_ram_block1a_250portadataout;
	wire  [0:0]   wire_ram_block1a_251portadataout;
	wire  [0:0]   wire_ram_block1a_252portadataout;
	wire  [0:0]   wire_ram_block1a_253portadataout;
	wire  [0:0]   wire_ram_block1a_254portadataout;
	wire  [0:0]   wire_ram_block1a_255portadataout;
	wire  [11:0]  address_a_wire;

	stratixiii_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "none",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "sinc_table0.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h667676D6C6D6D6E6A6A7839B99A9F94151652D0D16A2C2CAFA863C2D4171DBB797CE70183CC4FFB31B754CA09A667F11EDE61A726D91E37F16D8FC374B8CC0722FE1855E5A856137FCB87F33E4520FC90C4EA87523F43037F114429540A6E521C6580FEB3CDB4506F20DCB6C27C354AB4D9620CDBE20D7389A55EA1AE54EA9077CC3219E718B34CF78D23D8669C31C37D863DD06A942EC7F842BA04EE5B41B802BDD46FD22019836E54EC9E2299806856E7DE253C82B34A61F8C0750F36AE9E241D40F1DBE35A4B720AB1A59CA4350C340FDFE7DFEEF7DE66764B72415961D0C9B18999A09988B089B9A11828310939201829300939211928310939201929310,
		ram_block1a_0.mem_init1 = 2048'h83A239AABB0803C04566FD6C7FCC4556D54667FC6F7ECDC243C0CA49F8EB70B1A2218E8F1C9786158E0D0CD74063EA796AF161E6FD7EF7F467CC5942D11A898C06852E2DB073E8FB54CD5FD4B338B9128DCE74EF78C18A3DB63CD350FBB61D8F70CB54EF3D82E976DD37B811FE559B208F74CA31BE55EB10AF44F219A44AE106ED638C2FD13E9D43669D43E41FC93683D92EB04794682F914685F93E884F92D423E13472B5694E885D1BDC084F815452B57122E4A95F9BCC0037F5B84E1AB5E50B5EE0B15F63B0CC3823DFE9805E6293BDC56B027ED0B8953F537B908CE4D872271F27F9C1F0AC86167A7A42434DBDB5B58D9991C1F3EBEBFEFE7E6666767676,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 12,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "none",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 4095,
		ram_block1a_0.port_a_logical_ram_depth = 4096,
		ram_block1a_0.port_a_logical_ram_width = 256,
		ram_block1a_0.ram_block_type = "M144K",
		ram_block1a_0.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "none",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "sinc_table0.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h33332303131313034342627A7A7A6ACADADE86B6A4B4849C9CE8607151517B3F1F1787EFFBDBC0B0081C24745ECAE3839FBD4545681812AEDEE6FA09314D6DE79ABAD66C4421B9C7FF87384874DEA38B674D2590FAC63E4179A59FF24A2409E1EF1F7048B4AF532D05D0FA1679718DEE720CF4E18F777898D67B19C5E83E4799BDE60A4CE5A35F58A0FE0B55E4AA6E81816E3AF4851B6FA8F4175BDDB066B5F90E0AD4B16BAEF81613C5946ABFF92762C4115B8CC83FF3A56236F9690EC89D4396D007C3A5682EF9396EA83D6BA46027E3944297C116D28C4B8FD81CCB9D489EDD195E985D0BCC185F894412D50146905503C41057915412D50156805513D410,
		ram_block1a_1.mem_init1 = 2048'hC4236DB87E29FD6A38CD1354804701D41247A16E3AFD2BFEA87FA3F502C6915792D41DDB9C588FC91442955116E23D6BAE783EFF2164A26531DE984D8B964093C7114C9A4D19D60261AFFB3CB8F731548E4B0DD19660FDBF6A34C0974BD8A66235D98A4650B57B2AC4C00F69A0C64A1DF5B24E4881F72B0CD4A36F5180FC2A13CDB9025EA8B14F2B72CCA8734FA1B05C222BDDB50A466E98F15F032AC4AC19737F91A8C46E026BC5BD917A563E90E9C56F032AC0E4BC107B576F85A0E8D47E16126BC5FDBD912A6A567EAE8099E9C55D6F27130A7AE4D4CCFCA0900B1B63675F4F4F77B1A988989090F4F4ECECEE5E565656424A0A3A3A2A3B2B3B3323233323,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 12,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "none",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 4095,
		ram_block1a_1.port_a_logical_ram_depth = 4096,
		ram_block1a_1.port_a_logical_ram_width = 256,
		ram_block1a_1.ram_block_type = "M144K",
		ram_block1a_1.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "none",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "sinc_table0.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'hF2F2E2C2C2C2C2D2D2D2D2CACACACAEAFAFEBEAEAEBE9E869696061727372D794959495151617131898D9D9DB7A7A6C6CACA6A6A6212101C2C2C34D5C5E9F9EB9383B72F1F4E4670780880B0B49ECFE7634B0B3B3115CDECF490AABA12467F6F51B9A991D5EE4E12321A10F4FDDDB1BB0B67775E20B088F0C65F27130BE5D4BCB0826A46472D91B9F9C72E1A1268D4A59D036B5F268C90F8DC371F3373DDA48C625A6E379DE1C93F063A52C8A58D7B537F86ACC0E837076BD1AD942C526A07B5D9F10E266AC2AC957D532B96BCC8700F375BE18CB45A720EA5C9F11D364AE29CA55D631BA6DCE008275FFB91BC547A02AFC5F9013E46FA80BD456B13BED4F810,
		ram_block1a_2.mem_init1 = 2048'hE8E4862B437D95E8C23A166DD1A9977E422AB4C5F9032FD6F8802C567B93ADC5680222CEE589315F760AA0CCF5290B77CEA098605E279BE1DD0C325AE6DFB109615F3E82E8D43D117BDBA78C2048662F9FF3D9351C62C2EA97BD61493D96AED2F82C156D43FB8FB66C50601EA7FFCBF10934744AF28AAEB54D61110FA6D6FAE2003C3545EBD393BFC644681010BE87C7EBCB11393C5474EA8282AE8F4565791131BF9ED6F6FA9A10202C4D4565EB8B83A3AF8E44647478181030BA9FDFC7E7EFEB8B0131313D1C5C4464E4EAFA9A9282A2AABEBFCF4555556569797969011101011129BFBFAEBEA6B6C6D6D6C6D6D6CEDECEDACADAFAEAFAFAEAEAF2E2E2E2F2,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 12,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "none",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 4095,
		ram_block1a_2.port_a_logical_ram_depth = 4096,
		ram_block1a_2.port_a_logical_ram_width = 256,
		ram_block1a_2.ram_block_type = "M144K",
		ram_block1a_2.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "none",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "sinc_table0.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h3838280808080808080808000000000010145454544464647474F4E5E5F5FDEDCDDDDDCDDDDDCD9DB5A1B1A1B3B3A3938B9B0B1B0B6B7B6777676756465E5E4C2C3C38A08090909098E8E8E8ECC6D7D7577F3F2F2F0B030313737969C9CDD4D4E4BCBC8C98922272625A4A5E4777273D8D9999A1F1F1C9C9FF7626061E1A3A727240C8ECEDA5959D9DBB7343434B7F3E06849CA8E8D0C0D8EC3F0717073B6B53C1E9FDBC8494BC7A4A42627A3F1795B5B9D9D1F1F92E0E06367A4AC2F0F88D9DA5B55B4B53633F1E86B4ECC8D0E0601F1F37274B4BE1E19D9CB4A4484A62621E1FA7A5DDD9E1E1190E3626564AFAE0908DBDB5454B7B73030EBEB4D4D8F8F010,
		ram_block1a_3.mem_init1 = 2048'hE0C8C8ECA4860E7B73535B29A5959DFCE0D07A2A0E1626EFD9C1F1B98D15277F4A5262B2889CA4F4CDC973231B3F2F57D6E8F89080A83C5646477B3B9383ADADC5D5F4781A02222E4ECEE6E5C989A1A1214D4F67661A9ABAB290CCCCEC6555193B2B23535FFFEFC69498A8A81050446E7E570713BBAB9B91C1FDFDED541420382A0A1242F6FEEEDE8795A1A9B909114175656F5F4E1626B2AABA8A9AC0F0F4ECDC4C5D053521312B1B0B5B4373E7F7EFDFCFDE84B4B4A0B0A89808184850607064746E4E5E4E5F0F1727B7A3A3B3ABBB8B9B9B8BDBC1C1D1E1F5F5E5F5EDEDFDEDEDDD5D4D5C5C44441414041414140404141000002030303020202838383838,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 12,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "none",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 4095,
		ram_block1a_3.port_a_logical_ram_depth = 4096,
		ram_block1a_3.port_a_logical_ram_width = 256,
		ram_block1a_3.ram_block_type = "M144K",
		ram_block1a_3.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "none",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "sinc_table0.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h6A7A7A4A5A4A5A4A5A4A5A4A5A4A5A4A4A5E4E5E4E5E4E5E5E4E5E4F5F5F4757676777676777672737272737352535150D0D9D9D8D8D8D99998989A9B9B1B1A1E1E1E1F1D1D1D1D1D9C9C9C9CDEFEEEE6E6626262606060616161E1E3E3A2A2A2A7272524240C0D0D0E8E8FCFDEDADB5958595958595BDADBB2B6B5B4353435343637B6F7E2E0E16061484B4A4BCB8E8D8C8C0D0C0E0F0F8EC2F1F1F0F071737272F2B6B5B5B53D1E1E1E1E9AC8C8C8C84A4A4A4AC6A4A4A5A527272626A0F1F1F0FA5A5B5B5E9D9D9C9C1F1E1E1710E1E0E0E362636265A4A5A4AF2E0F0E08C9D8D9DB5A5B5A54D5B5B4B6B737363031E1E1EAEA4A4A4D4D8D8D8F8F0F0F010,
		ram_block1a_4.mem_init1 = 2048'hE0E0E0C0C8C8C8ACA4A4A4961E1E1E7F63634353535B6BABADB59595858DBDFDE8E0D05042427A3A2A3E16060636266EFFC9C9D1C1F1F1A9B9A98D9D051527376F6F5E4A5A42726232A29A889C8CB4A4B4E4F4CCDDC9596971632333031B0B1F2F2F376777C7C7DECCD8F8E8F0A0A0908098988C3C3C2C36764656564F5F7B6B6B7B6323938383939B89ADBDADADB5F5C5C5D5C5C4DCFC6868787868221202021212020A3A3E2E2E3E3E6E6656D6C6C6D6D6C7CDFDEDE9F9F9E9E9F9B9A18191918181918181919189A9393D2D3D3D2D2D3D2D2D7D7767775747575747475747475747575746565E4E5E4E4E5E4E5E5E4E5E4A4A5A6A7A6A7A7A6A7A6A7A6A7A,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 12,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "none",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 4095,
		ram_block1a_4.port_a_logical_ram_depth = 4096,
		ram_block1a_4.port_a_logical_ram_width = 256,
		ram_block1a_4.ram_block_type = "M144K",
		ram_block1a_4.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "none",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "sinc_table0.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'hC9C9D9E9E9F9F9E9E9F9F9E9E9F9F9E9E9EDFDFDEDEDFDFDFDEDEDFCFCFCECECFCFCFCECECECFCBCBCACACACACBCBC9C8484848494949494948484848484849494949494B4B4B4B4BCACACACA8AAAAAA2A2A6A6A6A4A4A4A5A5A5252525252525242426262626272727A7A6E6F6F2F3F1F1F0F0F0F1F1717058585B5B5A5A5B5B5B5ADA9B9F9C9D9D9C9C9D9D9C1D1D1E1E1F1E1E1F1E1F9FD2E1E0E0E1E0E1E1E061606362636262636263E6A5A4A5A4A5A4A5A42D0E0F0F0E0F0E0F0E89D9D8D9D8D9D9D8D95B5A5B5A5A5B5A5255B5B4B5B5B4B4B5B73636373736363731F1E0E0E0E1E1E0EA6A4A4B4B4B4B4A4C4C8C8C8D8D8D8D8F8F0F0F0F0F0F0F010,
		ram_block1a_5.mem_init1 = 2048'hE0E0E0E0E0E0E0C0C8C8C8C8C8C8C8A8B4B4B4B4B4B48404060E0E0E1E1E3E7E6B6363637373535343434B5B5B7B6B2BABBDBDB5A5858595958585859D9DADADFDFDFCE8E8F0D0C0C050504242527A6A6A3A3A2A2A3E3E0E061606061616060636262E7E7EEEFEFFEDE9D9C9C1D1C1C1D1D1C1D1F1E1F1F9A9B9B9A9B9B98D9D8D8D9585051505051507373727373F6F7F6F6F7F6E6E5E4A5A5A4A5A4242524242524252726272626272223A3AAABAAAAABAAAB898889C9C8C9C8C8C9C849494849484849484849484B4B4A4B4B4A4B4A4A4B4A4E4FCECECFCECECFCECFCFCECFCFCECECFCEDEDFDEDEDFDEDEDFDFDEDFDFDE9F9F9C9C9D9D9C9D9D9C9C9D9D9,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 12,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "none",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 4095,
		ram_block1a_5.port_a_logical_ram_depth = 4096,
		ram_block1a_5.port_a_logical_ram_width = 256,
		ram_block1a_5.ram_block_type = "M144K",
		ram_block1a_5.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "none",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "sinc_table0.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h3E2E3E3E2E3E2E2E3E2E3E3E2E3E2E2E3E2A3A2A2A3A2A3A2A2A3A2A3A2A2A3A2A3A2A2A3A2A3A6A7A7A6A7A6A7A6A5A5A4A5A4A5A4A5A4A5A5A4A5A4A5A4A5A4A5A4A5A4A5A4A5A4242524252405040D0C0D0C0D0E0F0E0E0F0E0F0E0F0E0F0E0F0E0F0E0F0E0E0F0E8F8ECFDEDBDBD8D9D8D9D8D8D9D8D9D8D9D9D8D9D8D8D9D8D95858595A5A5B5A5B5B5A5B5B5A5B5A5A5B5A5A5B5BDA97B5B4B5B5B4B4B5B4B4B5B5B4B4B5B4B4B5B5343637373636373736363737373636373736B0E0E1E1E0E0E0E1E1E1E0E0E1E1E1E0E8EA4A4B4B4B4A4A4A4A4B4B4B4B4A4A4A4C8C8D8D8D8D8D8C8C8C8C8C8C8C8C8D8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_6.mem_init1 = 2048'hF0E0F0E0F0E0F0E0F0E0F0E0F0E0F0C0D8C8D8C8D8C8C8D8C8D8C8D8C8D8E8B8BCA4B4A4B4A4B4A4A4B4A4B4A49494841406160E0E1E0E1E0E0E1E0E1E0E2E3E6E7E6F6B7B637373637363637363535343534343534353534B5B5B4B5B4B4B5B6B6B7B2B3BBBABBBB9ADBDBDA5B5B5A5B5A5A5B585859585859585859585859595859D9D8D9D9D8D9D9DADBDBDADBDFDEDEDFDEDECFCECE8F8E8E8F8F0E0F0F0E0F0F0E0D0D0C0C0D0C0C0D0C0405050405050425252425252424252424A5A4A4A5A5A4A5A5A4A5A5A6A7A7A6A7A7A6A6A7A6A6A3A2A2A3A2A2A3A2A2A3A2A2A3A2A2A3A2A2A3A2A2A3A2A2A3A2A3A3A2A3A3E2E3E3E2E3E2E2E3E2E2E3E2E3E,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 12,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "none",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 4095,
		ram_block1a_6.port_a_logical_ram_depth = 4096,
		ram_block1a_6.port_a_logical_ram_width = 256,
		ram_block1a_6.ram_block_type = "M144K",
		ram_block1a_6.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "none",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "sinc_table0.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h5343435343435343435353435353435353434353434353534353534343534343535343535343435353435353434353736373736363737363637363637373636373736363737363637363637373636373736363737363637373736363737363637373636373736363637B7B6F6E7E3E3E0E0E1E1E0E0E0E1E1E0E0E0E1E1E0E0E0E1E1E0E0E0E1E1E1E0E0E0E1E1E1E0E0E1E1E1E0E0E0E061694B4A4A4A4B4B4B4A4A4A4A4B4B4B4A4A4A4A4B4B4B4B4A4A4A4A4B4B4B4B4B4A4A4A4A4BCD8D8D8D8C8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8C8C8C8E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_7.mem_init1 = 2048'hE0F0F0E0E0F0F0E0E0F0F0E0E0F0F0E0E0F0F0E0E0F0E0E0F0F0E0E0F0F0C0C0D0C8C8D8D8C8C8D8C8C8D8D8C8C8D8C8C8D8D8C8D8D8C8C8D8C8C8D8D8C8F8F8A8A8B8ACACB4B4A4B4B4A4B4B4A4A4B4A4A4B4A4A4B4B4A4B4B4A4B4B4A4B4B48494948484140404160606160E0E1E0E0E1E0E0E1E0E0E1E0E0E1E0E0E1E0E0E1E0E0E1E0E0E1E0E0E1E2E2E3E2E2E7E6E7E7E6E7F7F6F7B7B6B7B7B63737363737363737363736363736363736363736363736363736363736373736373736373736373736373736353534353534353434353434353434353434353434353434353434353434353434353434353534353534353534353534353534353534343,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 12,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "none",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 4095,
		ram_block1a_7.port_a_logical_ram_depth = 4096,
		ram_block1a_7.port_a_logical_ram_width = 256,
		ram_block1a_7.ram_block_type = "M144K",
		ram_block1a_7.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "none",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "sinc_table0.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hB4A4A4A4B4B4B4A4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4A4B4B4B4A4A4A4B4B4B4B4A4A4A4B4B4B4B4A4A4A4B4B4B4B4A4A4A4B4B4B4B4A4A4A4B4B4B4B4A4A4A4A4B4B4B4B4A4A4A4B4B4B4B4A4A4A4A4B4B4B4B4A4A4A4A4A4B4B4B4B4A4A4A4A4B4B4B4B4A4A4A4ACACB8B8B8F8F8C8C8C8C8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8C8C8C8C8C0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_8.mem_init1 = 2048'hE0E0E0F0F0F0F0E0E0E0E0F0F0F0F0E0E0E0E0F0F0F0E0E0E0E0F0F0F0F0E0E0E0F0F0F0F0E0E0E0F0F0F0F0E0E0E0F0F0F0F0E0E0E0F0F0F0E0E0E0E0F0D0D0C0C0C0D0D0D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8C8C8C8D8D8D8E8E8E8F8F8B8A8A8A8B8B8B8A8ACACBCBCBCA4A4A4B4B4B4A4A4A4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 12,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "none",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 4095,
		ram_block1a_8.port_a_logical_ram_depth = 4096,
		ram_block1a_8.port_a_logical_ram_width = 256,
		ram_block1a_8.ram_block_type = "M144K",
		ram_block1a_8.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "none",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "sinc_table0.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'hC8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_9.mem_init1 = 2048'hE0E0E0E0E0E0E0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0D0D0D0D0D0D0C0C0C0C0C0C0D0D0D0D0D0D0C8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 12,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "none",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 4095,
		ram_block1a_9.port_a_logical_ram_depth = 4096,
		ram_block1a_9.port_a_logical_ram_width = 256,
		ram_block1a_9.ram_block_type = "M144K",
		ram_block1a_9.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "none",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "sinc_table0.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hE0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_10.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 12,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "none",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 4095,
		ram_block1a_10.port_a_logical_ram_depth = 4096,
		ram_block1a_10.port_a_logical_ram_width = 256,
		ram_block1a_10.ram_block_type = "M144K",
		ram_block1a_10.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "none",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "sinc_table0.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_11.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 12,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "none",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 4095,
		ram_block1a_11.port_a_logical_ram_depth = 4096,
		ram_block1a_11.port_a_logical_ram_width = 256,
		ram_block1a_11.ram_block_type = "M144K",
		ram_block1a_11.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "none",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "sinc_table0.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_12.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 12,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "none",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 4095,
		ram_block1a_12.port_a_logical_ram_depth = 4096,
		ram_block1a_12.port_a_logical_ram_width = 256,
		ram_block1a_12.ram_block_type = "M144K",
		ram_block1a_12.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "none",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "sinc_table0.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_13.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 12,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "none",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 4095,
		ram_block1a_13.port_a_logical_ram_depth = 4096,
		ram_block1a_13.port_a_logical_ram_width = 256,
		ram_block1a_13.ram_block_type = "M144K",
		ram_block1a_13.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "none",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "sinc_table0.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010,
		ram_block1a_14.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 12,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "none",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 4095,
		ram_block1a_14.port_a_logical_ram_depth = 4096,
		ram_block1a_14.port_a_logical_ram_width = 256,
		ram_block1a_14.ram_block_type = "M144K",
		ram_block1a_14.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "none",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "sinc_table0.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E000,
		ram_block1a_15.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 12,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "none",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 4095,
		ram_block1a_15.port_a_logical_ram_depth = 4096,
		ram_block1a_15.port_a_logical_ram_width = 256,
		ram_block1a_15.ram_block_type = "M144K",
		ram_block1a_15.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "none",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "sinc_table0.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'hDCDCCCCCFCFEFEAEAE9E061232625A5A7B658585BDBDD1C36A1E063EC8F0C99D374F6312BC94F8523B17FD81AC467A938DF5032EF68839671B8CF41A0FF5A04E5AB1E53A5ED80167B2F42A4F891C5A955502E42177B07423E52C5A9D590E885792E423F93E42C512E82D53C41BE93683D926F14F8473CD8473F916E9638C6FC10EA54A309F44EA11AE55FB18A75CE309B255FE103BD877DC2F8378EF54A71DE271DABF149779DA79A2073CEF5DE663903B389B56F56654BF2E9D1A69E843C06322B116853566CD5EDFFC7FCE0D1EAD3CAF8C05D66160E350C3D271E2E3088B1A1DAE3F24A706858667FCED7ECDC457D44566FD6C7FCC45068120BBAA398A8300,
		ram_block1a_16.mem_init1 = 2048'h939201929310839211929300938201929310838211B2B320A33221B23330B36071D25148DB4CCDCE7DEEFF7CFE7F04871485A635B0AB08DB4A59FA71E057048E2FAC9F14C162F1CA59A827958E7DEC43C033288F27E44FD83300897FC477A803B05A4FE40BA843FD6E852AC1778C37D871872CC378963DE659A31CF308867DC02AE54EB1AF54B339D609FB6609D364AB5586C86DA6609FC044B779AEE035C6084FCB045285511ED9195E885D2BE46027E1954E98FD3B7ED80D43B5F4420FE99D0662A5D97F36D0FC8F136D9CB0CE6F11FDCCB20A645DB19BFF4678301CE7D3DBB71D046878C2BEA6878BD161694D15053F2A32B282CACACED6D6C6D6DCDCCCDC,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 12,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "none",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 4095,
		ram_block1a_16.port_a_logical_ram_depth = 4096,
		ram_block1a_16.port_a_logical_ram_width = 256,
		ram_block1a_16.ram_block_type = "M144K",
		ram_block1a_16.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "none",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "sinc_table0.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h98888898B8A8B8A8B8B8A0A484D4D4D4F4EE6E6E5E5E121233232B1BDDE5E5F5CD8DB1A0120A7E66564EBCA091C9ED75472F3302EAFCD4ACA8137B7F47AD90D0FC562E0B43EDD5BD107A4E06A881ED472F12F8D4BC137B47AD80EC462A13FD9D306A46A881F51F32ECC4A05B77A988741A0BE59D2A669CA9E51B2AF4803B6791A87E0315ED8A5660A9DF0324E49B5F71A4C60B2DE10646A9BD5B14C4A337598CCA37A5D20658ADFB7E0CD31761A4E25519DE3A79BFEA0C80D73164B26511C69205D3A26432F7194C8A4D09FEF83DEBAC788FD11452855126E23573B6705793D412C7815E8AFD2BFEA87FB9EC0AC5915600C50354906739AC7E29FD3A6C894700,
		ram_block1a_17.mem_init1 = 2048'h57915402D50156905513D41047815412C50156904523F43067A17432F53176F22573A67037E3A46297D106D284538FC80C4BAD782AED393EE82D4B86C017D3857226E12D3ED88D4B9EF82763B510468DC93EFAAD534790D03FEBAC1A56A1E13E5ACC1B77B4D05F2BEDB0425FB9ED0202EDAB4F54A0FE0B35F48A4E65A1CF7A32C4F92F4630BCD7333DDCE20E5F619DEE621C3CD1BF17406894EB5B251DF0EE0E2149A59FF24A3C05F9C7BF124864CCA38BF75D2538C2FEC63B09456DD7BAB2CE6C641921BFCFF7EB90302C44447AF3838FA7F55D4970201A06B6BEEEC2D1F1F9BD15151D0D2F7373425A4ADAC2F6B6A6ACBCBCBC8C8484809090908088989888,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 12,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "none",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 4095,
		ram_block1a_17.port_a_logical_ram_depth = 4096,
		ram_block1a_17.port_a_logical_ram_width = 256,
		ram_block1a_17.ram_block_type = "M144K",
		ram_block1a_17.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "none",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "sinc_table0.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h8F8F8F9FAFAFBFBFAFBFB7A7B7E7F7E7D7D7C7D7D7C7DBCBFBEBFBFB2911010111012D3C3C2C4C545444E6FAFAAA8A8292B2BEAF4F4D45757179191901A3AEEECEC6F6F2BA1810303D5D4D45E3EB8B83A3AE4C4464680810B2BFDFD7F3FB19113C4C44E2EA8282AF5D55793911A7AEC6C2FA10102D45C7FB9397AE445878008EBFD7CBE1110C645AEAA29EA55D59211FA6FECAF00C156DDBE3BF846C50683E97EBD379240C7AD2AE878D7159379EF2E8CC250963CBB6BC1078562F83F9F50C201AF6CFB59961770EB2C8F40D330BE7DCA0285E670BA1DDF418224EE789812D466A92BCD569033FD6E8803E475BA985FCD22A166DD1B9872E527C84A9C34F2F00,
		ram_block1a_18.mem_init1 = 2048'h3F57FB91AC447A02BFC5F9013E46EA80BD557B13BEF4C8200F77CBB18C744A728FA5D9711E264AE09DB55B630FB4D8E01C277BD3A9947C526A87ADC9E11E365AC0AC9569536B16ACC0D82F076BC3FD94BC624A2795B9C1F9260E72D8ECB58D634B779C98F0D8773F1363C9F4AC80724A572D91B1E9C73E3A1268C4C5AD831B7B574EA090C8F4C71F231B09F5DCCCA0BA1A767E5F11B19991E5EE56122A3A14ECFDC591BBAB135F6E665018B8A0A48CCFE7F35B1B03213D1DC4E4F0E8DA8292AE3E2E47575969697111918DADADA7A6C6CACADA72726222181C0C14142435253D69D9C9D1C1D3D3C3F3FBEBEBFBFFBFAFA7A7A7A797979797878787878F9F9F9F,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 12,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "none",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 4095,
		ram_block1a_18.port_a_logical_ram_depth = 4096,
		ram_block1a_18.port_a_logical_ram_width = 256,
		ram_block1a_18.ram_block_type = "M144K",
		ram_block1a_18.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "none",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "sinc_table0.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h39393929090919191909010111514141515151415151454575756575776F6F7F6F6F5F4E5E5E0E160606B6A2B2B2A2BAAA9A8A8ADAC8D0E0F4E4F4E4EC5C4D1D0D15253121332B1B0B5B5B43F7E7F7EFDFCE9C84B4A0B0A8180858407464766E5F1F07B3A3BBAB9BC9D1E5F5ED4D5C0410203A2A0A52C2F6EEFEDF8591A1A9390951556F7F7E0612B2AABA90C0D4FCEC4515112B2B3353C7EFFFF49488A8B830544C6E6767139BBBB3B1CDCDE564080A0A22264ECEE7E5E98981B13D5F57466A6A8292B8BCC4C4D5792B03133F2FD7D4E8F8B0889C26665F4B73239B8D95A5FCC850623A1E0636EFC9D1E1A9BD170F7E72524A28B4949CBDE1C34B6F27270F00,
		ram_block1a_19.mem_init1 = 2048'h1F3F37575BFBE1819CBCA4445A7A62120FBFA5D5C9D9E1310E0E36764ACAF0F08D8DA5254B5B73730E0EA4A4C8D8F0F00C0F17276F5BC3F1F98C94A4B45A4A72623E1F87A5BDD9C1E1E93E1E16363A5A52D0F8BD8D85A5BD7B53437B7F2E0694ACB8C0D0C0F86F3707172F2B7343C1F9FCA484849CBA7272524A6E6F27059D9DB9B1F1C1C9DDFE26261E1E0A32326278C8DCC4F5A5B58D9D899333637B7B4F575666262C3C9C908080A0E8E8F8FCD4D7D7C76F2F2F2F33131313030B39796965F5F5C4D4CCCCDCCCBCACA0B0A0B2A2928A9A9A0A1A0A5A72667676667677676F7F5F4F4F5F5D5D4D4D4555555551110101010101212121212121212129393939,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 12,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "none",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 4095,
		ram_block1a_19.port_a_logical_ram_depth = 4096,
		ram_block1a_19.port_a_logical_ram_width = 256,
		ram_block1a_19.ram_block_type = "M144K",
		ram_block1a_19.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "none",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "sinc_table0.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hADBDADBDADBDBDADBDADB5A5A5F5E5F5F5E5F5E5E5F5E5F5D5C5D5D5C5D5C5C5D5C5C5D4D4C4D4DCCCDC7C686878686878786878382A22121202021202021212020A3A3E2E2E3E3E2E6E7E66C6D6D6C6C6D7D5CDEDF9F9E9E9F9B9A1819191818191892D3D3D2D2D7F7747475747465E5A6A6A7A6A22B292828292888CBCACACBCF4E4D4D4C5DDD969797963333303130B0B1F2F3F3767F7C7C7DCCCD8E8E8F0A0B08098888C1C2C342676665E4F5B4B5B637323B38B998D9D85B5A5F5EDECD8C8504072622A3A2A1E1E06162626FEEDC9D9C1C1D1F9A9B9BD858515170F2F7E7A624252525A6AAAACB49494848C8CFDF1F1F1D34B4B4B6B272727070F0F0F00,
		ram_block1a_20.mem_init1 = 2048'h1F1F1F3F373737574B4B4BEBF1F1F1818C9C9CACA4B4B4644A5A4A5A726272620F1F0F9FA5B5A5B5C9D9C9D9E1E1F1E11D0E0E1E062636362E5A5A4A4AE0F0F0E0AC8D9D9D95B5A5A5AD6B4B4B4B436363636B2E0E0E0E1694B4B4ACA8E8C8D8D0C0E0F0F0E86F3F1F0F07170727372F3B7B4B5B4351C1D1E1E9FDECBC8C8494849484B4ACA8BA6A7A5242525242525A6A6E7E7F2F2F1717070585959D9DA9A9A9B9F9F1F1D1D1C1C1C1C9C9C9CDEDEEEEEE6626262636161616161E0E0E0E0A1A1A3A2A222232326262627272606050584858D8C8C8D8C8CCDCCCCCDCCDCDD5C5F5F5E5F5E5F5F5E5F5E5F5E5F5A5A5B5A5B5A5B5A5B5A5B5A5B5A5BDBDADBD,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 12,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "none",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 4095,
		ram_block1a_20.port_a_logical_ram_depth = 4096,
		ram_block1a_20.port_a_logical_ram_width = 256,
		ram_block1a_20.ram_block_type = "M144K",
		ram_block1a_20.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "none",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "sinc_table0.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h362626363626363626263E3E2E7E7E6E7E7E6E6E7E6E6E7E6E6E7E6E6E7E7E6E7E7E6E7F6F6F7F6F6F7F4F4B5B4B4B5B4B5B5B4B5B5B4353434353434353435353437363637363737323333BABBBABABBBABB9B9899D8D8D9D8D9D9585958585958585B5A5B5B5A5F5EDEDFDEDEDFCECF8D8C8D8D8C050404050404252626272623A3A2A3A3A2A3E1E0E1E160616160606160626362E6EFEFEEEFDFDE9C9D9C1C1D1D1C1C1D1C1E1F9F9A9A9B9B9ADADBD95858515150707171F2F2F7F7F7E6A6A7272424242525242424A5A7A7AAAA8ACBCB4B4A4848494949C9C8C8C8CACFDF9F1F1E1E1E1C141435B5B5B5B5B5B2B27272727272727070F0F0F0F0F0F0F00,
		ram_block1a_21.mem_init1 = 2048'h1F1F1F1F1F1F1F3F37373737272727474B5B5B5B5B4B4BCBE1F1F1E1E1E1F1F19C8C8C9C9C8C8C9CB4A4A4B4B4A4B4B4484A5A4A4A5A4A5A5262727262726272722E1F0F1F0F1F1F0F1785B5A5B5A5B5A5B5ADF9C9D9C9C9D9C9D9C1D1C1F1F1E1F1E1E1F1E97E3E0E1E0E0E1E0E0E161606363626263636263E3A2A6A5A5A5A4A4A5A5A424240D0D0F0E0E0E0F0F0F8E8ECECEDBDBD9D9D8D8D8D8D858595959595959595B5B5A5A5A5ADADADA9A9ABABAB2B6B6B6B7B5B5B5B5B5353535353434343434343535353535343434343737B7B6B6B6B6B7B7B7F6F6F6F7F7E7E6E6E7E7E7E6E6E7E7E7E6E6E7E7E6E2E2E3E3E2E2E3E3E2E2E3E3E2E2E36262636,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 12,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "none",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 4095,
		ram_block1a_21.port_a_logical_ram_depth = 4096,
		ram_block1a_21.port_a_logical_ram_width = 256,
		ram_block1a_21.ram_block_type = "M144K",
		ram_block1a_21.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "none",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "sinc_table0.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hE9F9E9E9F9E9E9F9E9F9F9E9F9B9A9B9B9A9B9A9A9B9A9A9B9A9A9B9A9A9B9A9A9B9A9A9B9A9A9B9A9A9B9ADADBDADADBDBDADBDBDADB5B5A5B5B5A5B5B5A5A5B5A5859585859595859595851515051515050717070717070717170F1F1F0F1F1F0F1F3F2F2F3F2F6F7F6F6F7F6F6E7E7A6A7A7A6A727262727262727242525242425242425242425242425A4A4A5A4A5A5A4A7A7A6A3ABAAABAB8A8BCACACB4A4A4B4A4B4B4A4949484948484948494948C9C8C8C9C8C9C9C8CBCACECFCEDF9E9E1F1E1F1E1E1F1E1F1E1E1D1C1514353534B5B4B5B4B4B5B4B5B4B5B4B7B3B2F3727372737273727273727372737071F0F1F0F1F0F1F0F1F0F1F0F1F0F1F00,
		ram_block1a_22.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F372727272727272727373737373727274B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4BE3E1F1F1F1E1E1F1F1F1E1E1E1F1F1E1E1AD9C9C8C8C9C9C9C8C8C9C9C8C8C9C9C8C8494B4A4A4B4A4A4B4B4A4A4B4A4A4B4B4A4B4BC2A7A5A4A4A5A4A4A5A4A5A5A4A5A5A4A5A4A4A524242526272626272627272627262726262726272627A7A6E7E6F3F2F1F0F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F0F1F0F17071707170515059585958585B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5B5A5B5A5B5A5B5A5B5B5ADBDADBDADBDBDADB9A9B9A9A9B9A9B9A9A9B9A9B9A9A9B9A9B9A9A9B9A9F9E9E9F9E9F9F9E9F9E9E9F9E9F9F9E9F9F9,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 12,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "none",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 4095,
		ram_block1a_22.port_a_logical_ram_depth = 4096,
		ram_block1a_22.port_a_logical_ram_width = 256,
		ram_block1a_22.ram_block_type = "M144K",
		ram_block1a_22.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "none",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "sinc_table0.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h8494948494948494948494948494948494948484948484948484948484948484948484948484948484948484948484948494948494948C9C9C8C9C9C8C9C9C8C9C9C8C9C9C8C9C8C8C9C8C8C9C8C8C9C8C8C9C8C8C9C8C8C9C8C9C9C8C9C9C8C9C9C8CBCBCACBCBCECFCFCECFCFCEDFDE9E9F9E9E9F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1F1E1E1D1C1C1D141415143435353435B5B4B5B5B4B5B5B4B5B5B4B4B5B4B4B5B4B4B5B5B4B5B5B4B5B5B6B6B3B2B2B3F3F27373727273727273737273737272737272737372727372727373727271707071F1F0F0F1F1F0F0F1F0F0F1F1F0F0F1F1F0F0F1F1F0F0F1F1F0F0F1F1F0F00,
		ram_block1a_23.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F2727273737373737373737272727272727273737373737272727272727373737377B4B4B4B4B5B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B4B4B4B5B53D1C1E1E1E1F1F1F1E1E1F1F1F1E1E1E1F1F1F1E1E1E1F1F1E1E1E1F1F1E1E1E1F1F1E1E1E1F1F1E1E1F9F9FDEDECBCBC8C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C8C8C9C9C8C8C9C9C8C9C948484949484949484849494849494848494848494948494948484948484949484949484949484849484849484849484,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 12,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "none",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 4095,
		ram_block1a_23.port_a_logical_ram_depth = 4096,
		ram_block1a_23.port_a_logical_ram_width = 256,
		ram_block1a_23.ram_block_type = "M144K",
		ram_block1a_23.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "none",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "sinc_table0.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B4B4B4B5B5B5B4B4B4B7B7B7B6B6B2B3B3B3B2B2B2B3B3F3F2F2F2F373737272727373737272727373737272727373737272727373737272727373737272727373737272727373737272727373737272727273737372727273737372727273737171707070717171F0F0F0F0F1F1F1F0F0F0F1F1F1F1F0F0F0F1F1F1F1F0F0F0F1F1F1F1F0F0F0F1F1F1F1F0F0F0F0F1F1F1F0F0F0F0F1F1F1F1F0F0F0F0F1F1F1F1F0F0F0F00,
		ram_block1a_24.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0727272727373737373737373737272727272727272737373737373737272727272727373737373737372727272727373737373737272727272727373737373727272727273737373737272727273F3F3B3B3B6B6B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B5B5B5B4B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B4B5B5B5B4B4B4B5B5B,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 12,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "none",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 4095,
		ram_block1a_24.port_a_logical_ram_depth = 4096,
		ram_block1a_24.port_a_logical_ram_width = 256,
		ram_block1a_24.ram_block_type = "M144K",
		ram_block1a_24.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "none",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "sinc_table0.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h2727272737373737373727272727272737373737373737272727272727373737373737272727272727373737373737272727272737373737373727272727272737373737373727272727272737373737373727272727272737373737372727272727271717171717170707070707071717171717170F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F00,
		ram_block1a_25.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F1717171717171737373727272727272727273737373737373737372727272727272727373737373737372727272727272727373737373737372727272727272737373737373737272727272727273737373737373727272727272727373737373737272727272727273737373737372727,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 12,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "none",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 4095,
		ram_block1a_25.port_a_logical_ram_depth = 4096,
		ram_block1a_25.port_a_logical_ram_width = 256,
		ram_block1a_25.ram_block_type = "M144K",
		ram_block1a_25.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "none",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "sinc_table0.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_26.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 12,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "none",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 4095,
		ram_block1a_26.port_a_logical_ram_depth = 4096,
		ram_block1a_26.port_a_logical_ram_width = 256,
		ram_block1a_26.ram_block_type = "M144K",
		ram_block1a_26.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "none",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "sinc_table0.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_27.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 12,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "none",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 4095,
		ram_block1a_27.port_a_logical_ram_depth = 4096,
		ram_block1a_27.port_a_logical_ram_width = 256,
		ram_block1a_27.ram_block_type = "M144K",
		ram_block1a_27.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "none",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "sinc_table0.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_28.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 12,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "none",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 4095,
		ram_block1a_28.port_a_logical_ram_depth = 4096,
		ram_block1a_28.port_a_logical_ram_width = 256,
		ram_block1a_28.ram_block_type = "M144K",
		ram_block1a_28.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "none",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "sinc_table0.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_29.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 12,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "none",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 4095,
		ram_block1a_29.port_a_logical_ram_depth = 4096,
		ram_block1a_29.port_a_logical_ram_width = 256,
		ram_block1a_29.ram_block_type = "M144K",
		ram_block1a_29.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "none",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "sinc_table0.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_30.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 12,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "none",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 4095,
		ram_block1a_30.port_a_logical_ram_depth = 4096,
		ram_block1a_30.port_a_logical_ram_width = 256,
		ram_block1a_30.ram_block_type = "M144K",
		ram_block1a_30.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "none",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "sinc_table0.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_31.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 12,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "none",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 4095,
		ram_block1a_31.port_a_logical_ram_depth = 4096,
		ram_block1a_31.port_a_logical_ram_width = 256,
		ram_block1a_31.ram_block_type = "M144K",
		ram_block1a_31.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "none",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "sinc_table0.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'hC9D9D1D1F9F9696979590D0C2424241ECAFAE2C28AAD25057D6953ABBE96FA58102D07FBC3AB3C547892B7DF611D06FAD2254963AEDE70051BE394486A87C1642ADA9D217682543FEBEC084F895C3AECB96FDA8C4B9DD816D194528DC91AC4D305D80F45925EB9F67CBB658CDB15AA79A7D8418F70B30DC6A967CC03E9769D52E01D86E8138C6FD108F754AF21C27D9E34DB58B314EE4DA813F05FAD1E75C273883BDD66D5348370CBF82A8B3CCF6CDF1E2D8E79F94AE98A1BB85BE8694AB93A973467C665EF4C1DBE1D947764CD6EEDDC17B4390A8960F35059EA61909328A99213AC7F56C57EEFC455EE3D00930838A30299EA67D44F4EF57C5F8421AA8B00,
		ram_block1a_32.mem_init1 = 2048'h839A39AABB30810645DC7F6CF57655D45FFCED7EF78407862D3AAB38138211B2F368DBDA59EA73508312B1AA0B881B6AF94AC9E063901132A100836067D655A72405A635C67764C700B102F1E252F92E8D3ECFDC7790228378EB4CAF8467D3688B30D7748E3B8063DC2F8572C93AB557FE01A26D9734DB50A61DC2298F44BB00DE252AC01FBC618F1CD3B966D903DC337BEC22D906408B06D0BF65A27F39E624FBAF60A7E92CDE815592DC39FFA87E03C50026F1A55204E16703D0B4534DA9EE4E31F5932E4C49A7D3780C62C3BF09615EAE92FD55331BE6DC802807676B93A4BCC068620E073FA9D1C9CDE4AE1A02120A3A76747C4D5DC5D1C1C9C9C9D9D9C9,
		ram_block1a_32.operation_mode = "rom",
		ram_block1a_32.port_a_address_clear = "none",
		ram_block1a_32.port_a_address_width = 12,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "none",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 0,
		ram_block1a_32.port_a_first_bit_number = 32,
		ram_block1a_32.port_a_last_address = 4095,
		ram_block1a_32.port_a_logical_ram_depth = 4096,
		ram_block1a_32.port_a_logical_ram_width = 256,
		ram_block1a_32.ram_block_type = "M144K",
		ram_block1a_32.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "none",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "sinc_table0.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h0D0D15051D0D8D9D8DADE9E9E9E9E9C3D3D3C3F3ABBE2E1E0606347C684840E0A0BD9F97A7FF7B4B53213C0484F8DAC2E22F07056941C1BC9686EA52483D0599E3DBA6261870CC87AF836B442C80CAF69F210975CEA29A645D219BFEC638146F83B35C700AAEC7E90D66DA9EB5592B86F8F80573DBA4704E3F81D52E1AE4B10B6FBAD4E43B5FF8A04679BDDA3234C1876B688CE32711D4B6795D9AEE2885D730648387793CCA993D6A8E580FEBFC084F996C3A9BCD1B6EB87F0B9CE83FE98C5A0DF96E38CD934780F62375C21649BFEA2CFB8F5086D36522F6295F8ACC1BE7B076A1D95E88DD3364B07709CC1A5D816631F7BA0CCF8B5492F739FEAA4D03C400,
		ram_block1a_33.mem_init1 = 2048'hC40345905609FFAA7CABFF38E6A34582C601D7924CFBAF782EFF396E824503C60057B36432E7B94ECA9D5B9EF83F7BAC6A1FC91642F5A366A0C70344846335A1F600D5836630F71314D2A761B4D20C0DFBAE489FDB7C28CE815526B24511E7A80C5BBBFC4006F1A54E4ABCE90712F0945B6DA8D27621DDAA2A54B1BF5F38B4C32B3D40B68E593D95EA0E00719FAB405428C3F7092846EA8B656D1BA6CEF0112FD3FB9C345A73BF89E15C261AE2CDB5B15B765EB088C5FF033B27DCE4A88A264F4769819DACF6CA722E1D1579F1C1DFB7B60E0270685444ADBFB3939BF3F77F4C4C10203828300086DEDEDEF7F7F3EBEBFBDB8391818191190D0D0D0D0D0D0D1D,
		ram_block1a_33.operation_mode = "rom",
		ram_block1a_33.port_a_address_clear = "none",
		ram_block1a_33.port_a_address_width = 12,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "none",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 0,
		ram_block1a_33.port_a_first_bit_number = 33,
		ram_block1a_33.port_a_last_address = 4095,
		ram_block1a_33.port_a_logical_ram_depth = 4096,
		ram_block1a_33.port_a_logical_ram_width = 256,
		ram_block1a_33.ram_block_type = "M144K",
		ram_block1a_33.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "none",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "sinc_table0.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'hADADA5B5BDADBDBDADBDADBDADBDAD9F8F9F9F8FC7D353636363737B7B5B5B5B1B163434242CAC9C9CCCC0F0E0E8DACADA0737273F0F1F43717169D9D184A4BCBE86C2427A7A56151D3DB591D9F9F3F79E0E2622185870E4CD9DB7AB9B53677C0C04B8A8D2CEFFE71B09314D5CE4AE9A82BA5F457D3981AFF6D6EA20181C65CFC3BB9F976C404828869FF3D919351C72FAD2BEBD5179551FB69AF0EC04210BC3FF94B8305C660F83B9D57D020A26DEF199056F467A908CE44B331F07E8D0BC166B63DDB588E25E3638C1EDD73B0A447C90BBC76F1138A4CEE2133D4569829EF6582105ABD3FE340860CFBF9379542CA2CBE58539167ED2B8B5557B03AEC4E800,
		ram_block1a_34.mem_init1 = 2048'hE8C4AE036B55BD80EA563E01F1CD972A526C94A9C37F572800FCD2BB3F557990BED67A012DD5FBA21E3448F18FB7CB601C04EADBB70D2148E6AE82E9412D07BBD2CC2418614FB7AB906C443A83DFFDD529004EF69AB18D456B033A96CCE0182F375BE39894AC527A2B07BDD1D9E40E066258F5BD95AB6B566E2498A8F0CF773B0B317CC4C4BA921A7F775931B18DC6EEDA022A3C055DE9F18BBBA70E5E60684894B4BF97D3FB7B650D0C3430C8DAF2EEBE8797292971414D7D75A68E8A8AA2E2EACC4444753D290111130B7FE7F7E7DFCECED2A0A0B8B818080404046C6C6C7F7F734343535B4BDB9B8B9BA3B3A7A7B7A7B7BFADADADBDBDBDBDBDBDBDBDBDBD,
		ram_block1a_34.operation_mode = "rom",
		ram_block1a_34.port_a_address_clear = "none",
		ram_block1a_34.port_a_address_width = 12,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "none",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 0,
		ram_block1a_34.port_a_first_bit_number = 34,
		ram_block1a_34.port_a_last_address = 4095,
		ram_block1a_34.port_a_logical_ram_depth = 4096,
		ram_block1a_34.port_a_logical_ram_width = 256,
		ram_block1a_34.ram_block_type = "M144K",
		ram_block1a_34.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "none",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "sinc_table0.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'hE8F8E0F0E8E8F8E8E8F8F8E8E8F8F8CACADADADADACA4A4A4A4A5A525272727232363636262E2E0E0E1E1E1E0E06243434E1E1F1F9C9C9D9D9C9D1F1E1B5A5ADBF8F9F0F071723726A7A6A5A425240542CACBCAC94849490A9F9EBE3D343475F3F2F373705091818E0E0F0DCCCCC86B6B6AE0B0B1353737D6D4D4585BDB9B89292CAEEEE66464E0E28313119D9DDF5F7FFDF9392323A1E54547C7C608081ABABA7C7CF4F637118181034BCCEC6C2EAEB83171D3D35554949E2A28E9E96B6FA5841416D2D1517BBFBF3C2CEEC241C1810707B4FC7A7AFBB91917874444C2E22228ADBF7FDDDD1112929064E6EE6C29A98B1B5DD55737B5B1316BEB4C4C8E8E000,
		ram_block1a_35.mem_init1 = 2048'hE0E8C8C4A4AE0E13737B5B45ADBDB580C8FA72461E3E261109E9F5C5DD87B32A1A42767C4C94A0A9B983C77F7F4703283830D4CCE4E6CA8B23232F4D45656DC98092BABEC6C66E7A7101193DA5E5D7CFFBE2B21A0E34346C584071E9AB9787A7BFEB435058782404040CBEF2F2DBDBD3B7B51D1D152161685852D6E6AEBE968292B8E97161455D4D3D25330B9B9BC2F2E6EEDECCC494302828181011416F6F6FF7D7D7DF9BBBBBA1A1A0888C5C5C7464647C7C4A5A120212322ABBABBFAF97C7D7C5DDCDFDEDE9F1E1F1F181091919090808143636262626262E2E2E4E4E4E4E4E425252525242C2C2D2D2EAEAFAEAEAFAFAEAF8E8F8F8E8F8E8F8E8F8E8F8E8,
		ram_block1a_35.operation_mode = "rom",
		ram_block1a_35.port_a_address_clear = "none",
		ram_block1a_35.port_a_address_width = 12,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "none",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 0,
		ram_block1a_35.port_a_first_bit_number = 35,
		ram_block1a_35.port_a_last_address = 4095,
		ram_block1a_35.port_a_logical_ram_depth = 4096,
		ram_block1a_35.port_a_logical_ram_width = 256,
		ram_block1a_35.ram_block_type = "M144K",
		ram_block1a_35.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "none",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "sinc_table0.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h04041C1C041414041414041404041426363626362636A6B6A6B6B6A6B6A6B6A6F6E2F2E2E2FAEADACADACADADACADACADADBCBDBC3E3F3E3F3F3E3F3F3A7A7BFAD8D9D1D0D1D1D0D051515252535352169697979494959595040424272F2F6EEAEAEBEBE9E968686868696BABABAF8E8E8E041415151515D5D7D7D3D25252507070F0B0B8BABA3E3E3F2F2DADADEDEDCD4F4B4B4343C18181810100060616B6B6F4F47C7C7C7AFAFAFABA39191919998F87C747474544C4C4E0E222222222A8A9B9B97D7F7F5FDFDFDCDC1C10129292929221616565E5E7E7EF6F2C2CA888888A0A1A5AD8D8D4D5555737B7B7B5B131312163EBEBCB494D4D0D8D8E8E0E0E000,
		ram_block1a_36.mem_init1 = 2048'hE0E0E0E8C8C8C8C4A4A4A4BE1E1E160343636B7B7B5B434555B5BDADADB5918080D8F8EAFA724656564E1E3E2E3622111109D9C9F1E1F5E5DDCDDD8F97A7B7233A2A1A0A425262766C6C7C4CC4948484B0B9A9B9B98383C3D7DFEF6F6F77775747030B1818383030303080CCCCCCCCC4E4E6E6E6EEDA9A9B9B93132323232B3F3F1D4D4555555545657D7969E9F9A080908080928A8ABEAEBEBEA6B6E6D6C6D65E4E5E4E5A6A7A7060716171213109091909191D0D1515053535A5A5B5B5ADEDFDFFEFEFDFDFDBC3C3D3D3D3D3C3C3C3C2C2DAFAFAFAFAFAFAFAFAFABABABABABAB6B6B6B6B6A626262626161616060606061614040404141404041414040414,
		ram_block1a_36.operation_mode = "rom",
		ram_block1a_36.port_a_address_clear = "none",
		ram_block1a_36.port_a_address_width = 12,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "none",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 0,
		ram_block1a_36.port_a_first_bit_number = 36,
		ram_block1a_36.port_a_last_address = 4095,
		ram_block1a_36.port_a_logical_ram_depth = 4096,
		ram_block1a_36.port_a_logical_ram_width = 256,
		ram_block1a_36.ram_block_type = "M144K",
		ram_block1a_36.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "none",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "sinc_table0.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'hB3B3B3B3A3A3A3B3B3B3A3A3B3B3B3A1A1A1B1B1A1A1B1B1A1A1A1B1B1A1A1B1B1A1A1B1A1A9B999898999998999998989988888988888989888989888DCCCC4D4E4E4746464746474746474646474647C6C6C7C4C5C5C4C5C4C5E4E4E5E4A5202121202322232223222223A2A3A2A3A2A3A8B9B9B8B9B87978797C7D7C7D7E5F5EDFDEDFDEDFDEDFDFDEDD5C5D1C1D1C1D181910119293929392929392832223606160616065E4E5E4E5E6E7E6E766676E2F2E2F2C2CADAC8988898889880B0A1B1A5B5A5B5ADBDAD8D9D8D5D45554555477363736B7B6B7B6B7B5B431303130312061E2E3EAEBEAEBCA4B4A494C4D4C4D0C8D8C8D8E8F8E8F0E0E0F0E0F000,
		ram_block1a_37.mem_init1 = 2048'hE0E0E0E0E0E0E0E8C8C8C8C8C8C8C0D494B4B4B4B4B4ACAEAE0E0E1E1E16120303436373737B6B6B6B7B7B5B4B43575555458595BDADADBDBDADADBDB585859190808090C8C8F8F8EAFAFAEA7272627256465656465E4E1E1E0E3E2E3E3626362632222131011909190999C9D9C9D9C1F1E1F1E1F1E5F5E5F5EDFDDDCDDDCDDDCDDF9F8797879797A7B7A3A333232A3A2A2A3A2A2A3A0A0A1A0A021252424252424252524666767C7C6C6C7C7C6C6C6C7C7C6C6C6C7474744444C4C4D4D4D49484848484949490989888888888888888898999B9B9B9B9B9B9B9B9B9B9B9B9B9B9B1B1B1B1B1A1A1A1A1A1A1A1A1B1B1B1B1B1B3A3A3A3A3A3B3B3B3B3A3A3A3,
		ram_block1a_37.operation_mode = "rom",
		ram_block1a_37.port_a_address_clear = "none",
		ram_block1a_37.port_a_address_width = 12,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "none",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 0,
		ram_block1a_37.port_a_first_bit_number = 37,
		ram_block1a_37.port_a_last_address = 4095,
		ram_block1a_37.port_a_logical_ram_depth = 4096,
		ram_block1a_37.port_a_logical_ram_width = 256,
		ram_block1a_37.ram_block_type = "M144K",
		ram_block1a_37.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "none",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "sinc_table0.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h5E5E5E5E4E4E4E4E4E4E5E5E5E5E5E4E4E4E4E4E5E5E5E5E4E4E4E4E4E5E5E5E5E4E4E4E5E565676666666667676766666667676766666666676767666627272726262E2F2F2F2E2E2E2F2F2E2E2E2F2FAEAEAEADADADACACADAD8C8C8C8D8D8888888989888889898888880909080809090A1A1A1B1B1A5A5B5B5A5A5B5B5A5A5BDBDADADBDBDADADADBD9D8D8D9D9D8D8DDDDD4D45555545455545455557474373736363737B6B6B7B7B6B6B7B7B6B6B7B7B6B6B5B434353130303131303031212060616160E0E1E2E2E3EBEAEAEBEBEACACBCBCA4A4B4B4A4A49484C4D4D4C4C4D0D8C8C8D8D8C8C8D8D8C8E8F8F8E8E8F0F0E0E0F0F0E0E0F0E0E0F0F000,
		ram_block1a_38.mem_init1 = 2048'hF0E0F0E0F0E0F0E0F0E0F0E0F0E0F8E8F8C8D8C8D8C8C8D8C8D8C8D8C8D0C4C4D484B4A4B4A4A4B4A4B4A4B4B4ACBCAEBEBE2E3E0E0E1E0E1E1E0E1E060616021313031353437363637363637B6B6B7B6B6B7B6B6B7B7B6B7B7B4B4B5B43435353474755454555554545D5958585959DADADBDBDADADBDBDADADBDBDBDADADBDBDADADA5B5B5A5A58595919181818090909080808090909080808898D8D8D8C8C8C8D8D8D8F8E8EAEAEAEAFAFAFAFAFAEAEAEAEAEAF2F2F2F2F27272626262626262626272727676767676767676767676766646464646464646464646464646464E4E4E4E4E5E5E5E5E5E5E5E5E5E5E5E5E5E5E4E4E4E4E4E4E4E4E4E5E5E5E,
		ram_block1a_38.operation_mode = "rom",
		ram_block1a_38.port_a_address_clear = "none",
		ram_block1a_38.port_a_address_width = 12,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "none",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 0,
		ram_block1a_38.port_a_first_bit_number = 38,
		ram_block1a_38.port_a_last_address = 4095,
		ram_block1a_38.port_a_logical_ram_depth = 4096,
		ram_block1a_38.port_a_logical_ram_width = 256,
		ram_block1a_38.ram_block_type = "M144K",
		ram_block1a_38.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "none",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "sinc_table0.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B6B6B6B6B637373735353534343434353535353530303030303131313130303030303131313130202020202161616160606060616161E1E0E0E0E0E1E1E1E1E3E2E2E2E2E3E3E3E3EAEAEAEAEBEBEBEAEAEAEACBCBCBCBCACACACA4B4B4B4B4A4A4A4A4B4B4B4B4A4A484949494D4C4C4C4C4D4D4D4D4C0C0C0C0D8D8D8C8C8C8C8D8D8D8D8C8C8C8C8D8D8D8D8C8C8E8F8F8F8F8E8E8E8E0F0F0F0F0E0E0E0E0F0F0F0F0E0E0E0E0F0F0F0F0E0E0E0F0F0F0F000,
		ram_block1a_39.mem_init1 = 2048'hF0F0E0E0F0F0E0E0F0F0E0E0F0F0E0E0F0F0E0E0F0F0F0E0E0F0F0E0E0F8F8F8E8E8D8D8C8C8C8D8D8C8C8D8D8D8C8C8D8D8D8C8C8C8D8D8C8C8C8D8D0D0C0C4D4D4D4C48484B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4A4A4A4B4B4B4B4A4ACACBCBCBCBCAEAEAEBEBEBEBE2E2E2E2E3E3E1E1E0E0E0E0E1E1E1E1E0E0E0E0E0E1E1E1E1E16060606060616121212121303030303030313131313131303434343434343535353737373737373636363636363636363637B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B,
		ram_block1a_39.operation_mode = "rom",
		ram_block1a_39.port_a_address_clear = "none",
		ram_block1a_39.port_a_address_width = 12,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "none",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 0,
		ram_block1a_39.port_a_first_bit_number = 39,
		ram_block1a_39.port_a_last_address = 4095,
		ram_block1a_39.port_a_logical_ram_depth = 4096,
		ram_block1a_39.port_a_logical_ram_width = 256,
		ram_block1a_39.ram_block_type = "M144K",
		ram_block1a_39.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "none",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "sinc_table0.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'hA4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4848484949494949494949494C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C0C0C0C0D0D0D0D0D0D0D8D8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8C8C8E8E8E8E8E8F8F8F8F8F8F8F8F8E8E8E8E8E0E0E0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F000,
		ram_block1a_40.mem_init1 = 2048'hF0F0F0F0E0E0E0E0F0F0F0F0E0E0E0E0F0F0F0F0E0E0E0E0E0F0F0F0F0E0E0E0E0E0F0F0F0F0F0E0E0E0E0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0E0E8E8E8E8F8F8F8F8F8F8C8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8C8C8C8C8C0C0C0C0C0C0D0D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4848484848484949494B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4,
		ram_block1a_40.operation_mode = "rom",
		ram_block1a_40.port_a_address_clear = "none",
		ram_block1a_40.port_a_address_width = 12,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "none",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 0,
		ram_block1a_40.port_a_first_bit_number = 40,
		ram_block1a_40.port_a_last_address = 4095,
		ram_block1a_40.port_a_logical_ram_depth = 4096,
		ram_block1a_40.port_a_logical_ram_width = 256,
		ram_block1a_40.ram_block_type = "M144K",
		ram_block1a_40.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "none",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "sinc_table0.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'hC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_41.mem_init1 = 2048'hF0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8,
		ram_block1a_41.operation_mode = "rom",
		ram_block1a_41.port_a_address_clear = "none",
		ram_block1a_41.port_a_address_width = 12,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "none",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 0,
		ram_block1a_41.port_a_first_bit_number = 41,
		ram_block1a_41.port_a_last_address = 4095,
		ram_block1a_41.port_a_logical_ram_depth = 4096,
		ram_block1a_41.port_a_logical_ram_width = 256,
		ram_block1a_41.ram_block_type = "M144K",
		ram_block1a_41.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "none",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "sinc_table0.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_42.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_42.operation_mode = "rom",
		ram_block1a_42.port_a_address_clear = "none",
		ram_block1a_42.port_a_address_width = 12,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "none",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 0,
		ram_block1a_42.port_a_first_bit_number = 42,
		ram_block1a_42.port_a_last_address = 4095,
		ram_block1a_42.port_a_logical_ram_depth = 4096,
		ram_block1a_42.port_a_logical_ram_width = 256,
		ram_block1a_42.ram_block_type = "M144K",
		ram_block1a_42.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "none",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "sinc_table0.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_43.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_43.operation_mode = "rom",
		ram_block1a_43.port_a_address_clear = "none",
		ram_block1a_43.port_a_address_width = 12,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "none",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 0,
		ram_block1a_43.port_a_first_bit_number = 43,
		ram_block1a_43.port_a_last_address = 4095,
		ram_block1a_43.port_a_logical_ram_depth = 4096,
		ram_block1a_43.port_a_logical_ram_width = 256,
		ram_block1a_43.ram_block_type = "M144K",
		ram_block1a_43.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "none",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "sinc_table0.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_44.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_44.operation_mode = "rom",
		ram_block1a_44.port_a_address_clear = "none",
		ram_block1a_44.port_a_address_width = 12,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "none",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 0,
		ram_block1a_44.port_a_first_bit_number = 44,
		ram_block1a_44.port_a_last_address = 4095,
		ram_block1a_44.port_a_logical_ram_depth = 4096,
		ram_block1a_44.port_a_logical_ram_width = 256,
		ram_block1a_44.ram_block_type = "M144K",
		ram_block1a_44.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "none",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "sinc_table0.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_45.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_45.operation_mode = "rom",
		ram_block1a_45.port_a_address_clear = "none",
		ram_block1a_45.port_a_address_width = 12,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "none",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 0,
		ram_block1a_45.port_a_first_bit_number = 45,
		ram_block1a_45.port_a_last_address = 4095,
		ram_block1a_45.port_a_logical_ram_depth = 4096,
		ram_block1a_45.port_a_logical_ram_width = 256,
		ram_block1a_45.ram_block_type = "M144K",
		ram_block1a_45.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "none",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "sinc_table0.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_46.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_46.operation_mode = "rom",
		ram_block1a_46.port_a_address_clear = "none",
		ram_block1a_46.port_a_address_width = 12,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "none",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 0,
		ram_block1a_46.port_a_first_bit_number = 46,
		ram_block1a_46.port_a_last_address = 4095,
		ram_block1a_46.port_a_logical_ram_depth = 4096,
		ram_block1a_46.port_a_logical_ram_width = 256,
		ram_block1a_46.ram_block_type = "M144K",
		ram_block1a_46.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "none",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "sinc_table0.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_47.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_47.operation_mode = "rom",
		ram_block1a_47.port_a_address_clear = "none",
		ram_block1a_47.port_a_address_width = 12,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "none",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 0,
		ram_block1a_47.port_a_first_bit_number = 47,
		ram_block1a_47.port_a_last_address = 4095,
		ram_block1a_47.port_a_logical_ram_depth = 4096,
		ram_block1a_47.port_a_logical_ram_width = 256,
		ram_block1a_47.ram_block_type = "M144K",
		ram_block1a_47.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "none",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "sinc_table0.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h9A9A0A2A2A2E2F3F17075747776F69D991B1B99CDC666E5A02322DD5F5E9832B06466890BD877B631CA4D8FA072F41ED8EE25A1DA1C33E0864B78B6D3092F7311DFAAA4D51B7E01443E7B04683D5307EF91D5A9C4327F0AE6BB5C204DD8B549B5F04C20DC3864DD31C47817CA6E976AC739CC659B06EA16ADD9778F33DDE01AA6C17986BB106CD7AA053CC2FDC40B318CF6C8E11F211B66ECD2E9D7AF91ABA0DEE4DBE3DCC7B99AA1BF84BB803B245F64D3D8E7DD667940FACDD66C53C9F2C25D67DCE27949F3EC46FCED5329B38A1CA69C04BB8913EBD55EEE744EF2209BA3398F17ADD64EF862DA61338F15AE1EC47F63D148B2098937AC5467FE44DB2BB00,
		ram_block1a_48.mem_init1 = 2048'h8BAA21945F7CE54E5FF467FA8912AB380093282DD65FFCE746CD6E238019BAB108DB7041DA6DF4870EBD1E07E46FCE65668F3CBF8661FA4BF8E302B10A896843E1208B289FFE65D62794275CDD6E8D2E8C6DCA2112B340F340B707E457B417B0D95BA80BFC4FBE25D360830CFF1DB663C03BBD4E912249DF34E7488A75F619C374AFF0428D56B83BF49F518A15F72A65BF20EF054A85459AD40F904E1BC10E41A76E20E7397C83510E8A7533FE185FB3E42217C93E7A8D8B7F18DCEB2D58AA9E493D8AEE24016783A85C6A97A5D92C0662CDAD836A5E50A895F76B133C14D8F2FA873F3149517D66828A92BAEEE45D5D4171292B3737371F1F1F17869686928A,
		ram_block1a_48.operation_mode = "rom",
		ram_block1a_48.port_a_address_clear = "none",
		ram_block1a_48.port_a_address_width = 12,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "none",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 0,
		ram_block1a_48.port_a_first_bit_number = 48,
		ram_block1a_48.port_a_last_address = 4095,
		ram_block1a_48.port_a_logical_ram_depth = 4096,
		ram_block1a_48.port_a_logical_ram_width = 256,
		ram_block1a_48.ram_block_type = "M144K",
		ram_block1a_48.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "none",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "sinc_table0.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'hCFCFDFFFFFFFFFEFE7E7B7B78787910119293928784050544C6C7EB696828AAAA3E3C55D7D7501091AB2E6DED6E6B808116D6D57EBB3928CE44C58321F97FFD1D13C145E62CAA5BDD169561EA2D8E59D233B46FC88B05F671BB9E4CE221E7DD1B98E6248AC85EB1F3450FEA7036D1CB2C67D1967F29A2C51A397C83C06F3C5186A4EB1E54332CC893F5BA0A44335B1DE2E69CDAB6E4889F71114E2A74164A2C00563F6907723854036F195026EB9DB0E68FE1B4DB0F64105D224699F887C3BE51046A3BD4A9EC92773845A4BBDEA24D187782CBB4510C6B97CA2D5011AEC3967904E1BEDA276C99F4230E7394C825529FEE817D7887FA3F41A4F995620B96F00,
		ram_block1a_49.mem_init1 = 2048'h4FA96C3EB15512DC0B6FA8F633E58A5E99CE22F1E7384C8B5D00F62175BACC19C7C034E3AD5C1ACD0366A077539CDA3FF9B64205C36638FF8B4C9AEF2174C21561B7E81C5BED387E89CD3AB6F10742A4E04705E03651D5A26611D7E3344097E77086F22501D6B04D4FBBFC183FFB95367285E1671EF8ED9B674090E64B3DECD2364169BFDA7414F3DF983056AB8D6D5026CEF925176AD6B4887F17A1C8F4123B75D1B996664A219DFBC35E2410E8D78FB34964549AB2CFE569012D26CAF2B8842D715B47B78E90E8F05C46233B13CFEDE5C880A22A16165E6B71F98995A5BDAFB7C24A5A62626E7C1C14141C1818A1A1A1B1F9EBFFEFFFC7D7C7D7C7C7D7D7CF,
		ram_block1a_49.operation_mode = "rom",
		ram_block1a_49.port_a_address_clear = "none",
		ram_block1a_49.port_a_address_width = 12,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "none",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 0,
		ram_block1a_49.port_a_first_bit_number = 49,
		ram_block1a_49.port_a_last_address = 4095,
		ram_block1a_49.port_a_logical_ram_depth = 4096,
		ram_block1a_49.port_a_logical_ram_width = 256,
		ram_block1a_49.ram_block_type = "M144K",
		ram_block1a_49.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "none",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "sinc_table0.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'hE5F5E5D5C5D5C5D5CDDDDDCDDDCDCBDBDBEBEBFABAA2A2A2B292921A1A0E0E2E26666474545C585849E1A1B1B9998F8F97F7E7FF5B43525028382C14049CECF2E2D3CB9BA7370D0D51616878C486BEBE8282DB79654D0D35319BC2C2EEEE840828315D5FF7FF9B83A8E4446C60021BB7FFCDC1A914143E62CAD2B58D857973462E3688E0FCC5073B035FF4CC90AA16476F1189B5CCD26A120C35C9F1AF962A7048349D83FBC75D2008F6EED3AB055D641AB2AED47109172FC2F8840C335B679598E05C762B83FDCDA13A566AC0BD8F437B142C80D2FF072950E4AE92BF45691996EEC2380D65FBD3A688705E07B3D9E50C3232CEF1992D465A228CFDC36F1700,
		ram_block1a_50.mem_init1 = 2048'h276FC3BD943852769D91F9C72E0260DCB59B536E40B09CF74B233DD4E89AB64F615985AEDA661C31CBD7AF10285C66BB83FD4538029EFEC1B9056F728AA69C71690737DBF0EC042A537FB599B04E662A02ADC5CD331A367CD0A9878F735B242C94FAE20F370951FCC69EA25A457D0993ABD6CE7018003D57C3FB938D24685072BE878FE1C94D252E026AEAC48DA12919577F6682B8B084DCF46B1B132B3FC5DCC8F0A89E063E6F435969E5B59D85A2FAFA42466E2424191991F1FDFFD7C78FAB2232181C4C64747C6CD0D2839BABA7B7A79FCFDD456171697878601014040C1E1E2EA6A6B6B6BABADADADAD2D2D2D3D3D3C3CBC9DDDDCDEDFDFDEDEDFDEDFDF5,
		ram_block1a_50.operation_mode = "rom",
		ram_block1a_50.port_a_address_clear = "none",
		ram_block1a_50.port_a_address_width = 12,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "none",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 0,
		ram_block1a_50.port_a_first_bit_number = 50,
		ram_block1a_50.port_a_last_address = 4095,
		ram_block1a_50.port_a_logical_ram_depth = 4096,
		ram_block1a_50.port_a_logical_ram_width = 256,
		ram_block1a_50.ram_block_type = "M144K",
		ram_block1a_50.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "none",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "sinc_table0.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'hDECECEDEDECECEDEDECEDEDECECEDACADAFAEAFBEBE3F3E3F3E3F3E3F3F3E3D3CB9B898999899D8D9D253535253525353D4D5D5D495150427272626A7AFA8A8696968686BEBEACACE0D0D1D149496969757535170F0F0F2723A3FAFADADAD0D4F4FCBCBC141410183B7373535F5F4FE7A7A5A9899090B0FC7C6446464E3A3233130B8DE5F5FDFDC9C1913A3A26061E5E7E60E0D89985A5BDBF87437B7B62461C1C24B4B8C8C0D2FFEF17170B2B3161485CE4E4BE82829ABA67555D4D7121099386EEFEC6C25A28201C0D5571EBDBD38FBFA484184070784E17BFAFB383C9FDE57C1C00323A42D6CEE7F18999912D7F57467A62A29C8CA4FDE9C1532B27170F00,
		ram_block1a_51.mem_init1 = 2048'h0F07277B5BD3F1FD94949CBA72525A66270D8D81A1F9D5D67E3E22020A7074DDDDE5A1AB93176F6E445018A8A09C9EC7E7FB5B03213D25045CF8E2F29A8EB6272F5941796965958FBEA2F2CADA74643C0C112139FBC3D7CFFFA690880830647C5C4656ABAB93938FBDF5E54D585020223A1E0686EEFEF3D1C1C9A9B5353D1D1F53626A6A42C6868CACA4A480C9C94171777F7F1F0707233B3BB0C0C0C8DCFCE4E4F4BC8A0A1213233B3B2F7F4747554D5DFDE9F1A1B1889888988496A6B6EEFE6E6E56425242425A4A6A782921312525351D0D0D9D9D9D85858595F5F1E1E9EBEBFBFBFBFBFBF3F3D3D3D3D3D3D3D2D2D2D2DADACECECECEDEDEDEDECECEDEDE,
		ram_block1a_51.operation_mode = "rom",
		ram_block1a_51.port_a_address_clear = "none",
		ram_block1a_51.port_a_address_width = 12,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "none",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 0,
		ram_block1a_51.port_a_first_bit_number = 51,
		ram_block1a_51.port_a_last_address = 4095,
		ram_block1a_51.port_a_logical_ram_depth = 4096,
		ram_block1a_51.port_a_logical_ram_width = 256,
		ram_block1a_51.ram_block_type = "M144K",
		ram_block1a_51.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "none",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "sinc_table0.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h2F2F2F3F3F3F3F2F2F2F3F3F3F3F2B2B3B1B1B0B0B031313030313130303031313030111010111110129392929393929397969797D6574744454544454C4C4DCCCDCDCCCFCECEEFEA2B2A2B2B2A292829A8A9A8A8A9A8AB2A636677767776D7D4D5D4D5D455541516139293929392991819387979E8EBEEEFEE6F6E6F6D2CADACADA4830302030243C3C0D1D05151545756BFBFBEBF3C3C3D3CB9FBFAFB6A6A4B48C0C18485050607078687C4C46160707BFAFAFB3A3A393CBC9D9C9E5F5E56D7C0C0C140000322A2A3A7246D6D6CEDEFEE5F5F1A98999898131212D3D6F4F5756465A7A6A32B2A29A9C8C8C94A4E4FCEDC9D14143536B2B3F2727170F0F1F00,
		ram_block1a_52.mem_init1 = 2048'h0F0F0F173737373B5B5B5351D1F1F9FDBC949494948CA8AA226262424A5A5E777777373D0D898181A1B1F9F9F9C5C7C6C6DE7E3E3E2222021A1A1808606474F5FDCDCDD5D5D1A1ABBBBBAB839317174F6F7E7E667454404858182820B0A0A4BC8C8E9ED7C7F7E7EBFBEBEB5343531301192D2D3D25352414140C5C48D8C0F0E2F2F2EAFACADE8E96869686B6AFBF2F2F3921314151415159495969796165756575752D1F8F8F9E8E86968282B2A2A2BABAAABABAEAEAD2D2C2C2D6D4C4C4DCDC4C4C6C7C7C6C6C647474742525253131311909090909091919191919190901030303030303030303232323232323232323232B2B2F2F2F2F3F3F3F3F3F3F2F2F,
		ram_block1a_52.operation_mode = "rom",
		ram_block1a_52.port_a_address_clear = "none",
		ram_block1a_52.port_a_address_width = 12,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "none",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 0,
		ram_block1a_52.port_a_first_bit_number = 52,
		ram_block1a_52.port_a_last_address = 4095,
		ram_block1a_52.port_a_logical_ram_depth = 4096,
		ram_block1a_52.port_a_logical_ram_width = 256,
		ram_block1a_52.ram_block_type = "M144K",
		ram_block1a_52.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "none",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "sinc_table0.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h68686878787878787878686868686C6C7C7C7C7C7C74646464647474747474646464667676766666664656565646464656161606060E1F1F1F0F0F0F1F9F9F8F8F9F9F9FAFAFAFBFB3A3A3B3B3B3A3A3B3B3A3A3A3B3B38B8B9BDBCBCBDBD9C9C9D9D9C9C1D1D5C5E5F5F5E5E5F5F56D6D7D7D6D7C7C4C0C1C140404140000101000023A2A2A3A3A2A3A3A2A223222625256C6D6D6CECEDECECEDEEEEEF7F7E5F5F5E5F1B1A9B9998999998989918181912121312D2D3D2D6D7F6F6F574747574646564E4A5A6A6A7A6A3232A2B2B2A29298889C9C8C9C9C84B4B4A4B4F4E4FCEDEDF9C9C9D14141514343534B6B3B2B2B3F272737270717070F1F0F0F1F0F00,
		ram_block1a_53.mem_init1 = 2048'h1F0F1F1F0F1F0F172737273727372F3B6B5B4B5B4B534351C1D1C1F1E9E9FDECFCECBCA49484948494948C9C8CB8AABAAAA23262726272424A5A4A5A4A5E5E4F576777776777273D3D2D3D0D0D9989918181918181B1A1B9B9E9F9E9E9F9EDE5D5C7C7D6C6C6D6CECEDECE6E7E7E2E3E3622323222223212021A1A0A0A1A1A080818000030346464747464647D7DEDEDEDFDFDCDCDDDDDD5C5C5D5D5C5C1C1D1D1D189ABBBBBBBABABABBBBBBBABABA3A3B3B3B3A3A383839393979787878F8F1F1F1F1F1F0F0F0F0F0F0F5E5E5E5E5E5E7666666666666666666666667676747474747474747474747474747474747474747C7C787878786868686868686868,
		ram_block1a_53.operation_mode = "rom",
		ram_block1a_53.port_a_address_clear = "none",
		ram_block1a_53.port_a_address_width = 12,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "none",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 0,
		ram_block1a_53.port_a_first_bit_number = 53,
		ram_block1a_53.port_a_last_address = 4095,
		ram_block1a_53.port_a_logical_ram_depth = 4096,
		ram_block1a_53.port_a_logical_ram_width = 256,
		ram_block1a_53.ram_block_type = "M144K",
		ram_block1a_53.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "none",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "sinc_table0.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h9999998989898989898989898989898999999999999191919191818181818181818181919191919191918181818181819191919191918181818181819111111111010101212121313D3D3D2D2D2D2D2D3D3D3D3D3D2D2D2D2D3D7D7D7D6D6F6F6F7F7F7F7767676747575757574747474757575746464646565E5E5E4E4A4A5A5A5A5A6A6A6A7A7A7A6A6A6A627272322222A2B2B2B2B2A2A2A2B292928A8A889898988C8C8C9C9C9C8C8C8C8C94949484A4A4B4B4B4A4A4E4F4F4F4ECECECFCFDFDEDEDE9F9D9D9C9C9D1D15141414151535343434353535B6B6B6B7B3B3B2B2B2B3F3F3F272727373737272707171717070F0F1F1F1F0F0F0F1F1F1F0F0F00,
		ram_block1a_54.mem_init1 = 2048'h0F1F1F1F0F0F1F1F0F0F1F1F0F0F17170727373727273737272737372F2F2B3B3B2B6B7B5B4B4B5B5B5B4343535341415151D1C1C1D1D1E1E9E9F9F9E9EDEDFCFCECECECFCFCACA4A4B4B48484849494848484949494848C8C9C9C8C8C8C9898B8AAAAAABABABAA2A2A2B232323262626272727262626242525A5A4A4A4A4A5A5A5A4A4A4A4E5E5E5E5E4E4E474757575757576767676767777777776767676767673F3D3D3D3D2D2D2D2D2D2D3D3D3D3D3D3D3D2D2D0D0D0D0D09091919111191919191918181818181818181818181818191919191919191919191919191919191919191919191919191919191919191919999999999999999999999999999,
		ram_block1a_54.operation_mode = "rom",
		ram_block1a_54.port_a_address_clear = "none",
		ram_block1a_54.port_a_address_width = 12,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "none",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 0,
		ram_block1a_54.port_a_first_bit_number = 54,
		ram_block1a_54.port_a_last_address = 4095,
		ram_block1a_54.port_a_logical_ram_depth = 4096,
		ram_block1a_54.port_a_logical_ram_width = 256,
		ram_block1a_54.ram_block_type = "M144K",
		ram_block1a_54.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "none",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "sinc_table0.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C9C9C9C9C9C9494949494949494949494949494848484848484848484848484849494949494949494949494948484848484848484A4A4A4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4B4F4F4F4F4F4F4F4E4E4E4ECECECECECFCFCFCFCFCFCFCFCECECECEDEDEDEDFDFDFDFDFDF9F9E9E9E9E9C9C9C9D9D9D9D9D9D9D1C1C1C1C1C14151515151515151414141414143535353535353434343434343435B5B5B5B7B7B6B6B6B6B6B2B3B3B3B3B3B3B2B2B2B2B2B2F3F3F3F3F3F2727272727273737373737372727270707071717171717170707070F0F0F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F00,
		ram_block1a_55.mem_init1 = 2048'h0F0F0F0F1F1F1F1F0F0F0F0F1F1F1F1F0F0F0F0F1F1F1F1F0F0F0F0F171717171707070727373737373727272727373737373727272727373F3F3F3F2F2B2B2B2B3B3B3B3B3B6B6B6B6B6B5B5B5B5B5B4B4B4B4B4B4B5B5353535343434343434351515151515141414141C1C1C1D1D1D1D1D1D1C1C1C1E1E1E9E9F9F9F9F9F9F9F9E9E9E9EDEDEDEDEDFDFDFCFCFCFCFCFCFCECECECECECECECECECFCFCFCFCFCFCB4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B49494949494949494949494949494948484848484848484848484848484848484848484848484848484848484848484848484848484848484848484848C8C8C8C8C8C8C8C8C8C8C8C8C8C,
		ram_block1a_55.operation_mode = "rom",
		ram_block1a_55.port_a_address_clear = "none",
		ram_block1a_55.port_a_address_width = 12,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "none",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 0,
		ram_block1a_55.port_a_first_bit_number = 55,
		ram_block1a_55.port_a_last_address = 4095,
		ram_block1a_55.port_a_logical_ram_depth = 4096,
		ram_block1a_55.port_a_logical_ram_width = 256,
		ram_block1a_55.ram_block_type = "M144K",
		ram_block1a_55.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "none",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "sinc_table0.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h4343434343434343434343434343434353535353535B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2F2F2F2F2F2F2F2F2F3F3F3F3F3F3F37373737373737272727272727272727272727273737373737373737373737373727272727070707070707070717171717171717171717171707070707070F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_56.mem_init1 = 2048'h0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0F0F0F07070707171717171717171717170707070707272727272737373737373737373737372727272727272727272727273737373737373737373737373727272727272F2F2F2F2F2F2F2F2F3F3F3F3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4343434343434343434343434343,
		ram_block1a_56.operation_mode = "rom",
		ram_block1a_56.port_a_address_clear = "none",
		ram_block1a_56.port_a_address_width = 12,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "none",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 0,
		ram_block1a_56.port_a_first_bit_number = 56,
		ram_block1a_56.port_a_last_address = 4095,
		ram_block1a_56.port_a_logical_ram_depth = 4096,
		ram_block1a_56.port_a_logical_ram_width = 256,
		ram_block1a_56.ram_block_type = "M144K",
		ram_block1a_56.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "none",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "sinc_table0.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h27272727272727272727272727272727373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737371717170707070707070707070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717170707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_57.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717171717171717173737373737373737373737373737372727272727272727272727272727272727272727272727272727272727272727272727272727272727272727272727272727272727272727272727,
		ram_block1a_57.operation_mode = "rom",
		ram_block1a_57.port_a_address_clear = "none",
		ram_block1a_57.port_a_address_width = 12,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "none",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 0,
		ram_block1a_57.port_a_first_bit_number = 57,
		ram_block1a_57.port_a_last_address = 4095,
		ram_block1a_57.port_a_logical_ram_depth = 4096,
		ram_block1a_57.port_a_logical_ram_width = 256,
		ram_block1a_57.ram_block_type = "M144K",
		ram_block1a_57.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "none",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "sinc_table0.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_58.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_58.operation_mode = "rom",
		ram_block1a_58.port_a_address_clear = "none",
		ram_block1a_58.port_a_address_width = 12,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "none",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 0,
		ram_block1a_58.port_a_first_bit_number = 58,
		ram_block1a_58.port_a_last_address = 4095,
		ram_block1a_58.port_a_logical_ram_depth = 4096,
		ram_block1a_58.port_a_logical_ram_width = 256,
		ram_block1a_58.ram_block_type = "M144K",
		ram_block1a_58.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "none",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "sinc_table0.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_59.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_59.operation_mode = "rom",
		ram_block1a_59.port_a_address_clear = "none",
		ram_block1a_59.port_a_address_width = 12,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "none",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 0,
		ram_block1a_59.port_a_first_bit_number = 59,
		ram_block1a_59.port_a_last_address = 4095,
		ram_block1a_59.port_a_logical_ram_depth = 4096,
		ram_block1a_59.port_a_logical_ram_width = 256,
		ram_block1a_59.ram_block_type = "M144K",
		ram_block1a_59.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "none",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "sinc_table0.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_60.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_60.operation_mode = "rom",
		ram_block1a_60.port_a_address_clear = "none",
		ram_block1a_60.port_a_address_width = 12,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "none",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 0,
		ram_block1a_60.port_a_first_bit_number = 60,
		ram_block1a_60.port_a_last_address = 4095,
		ram_block1a_60.port_a_logical_ram_depth = 4096,
		ram_block1a_60.port_a_logical_ram_width = 256,
		ram_block1a_60.ram_block_type = "M144K",
		ram_block1a_60.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "none",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "sinc_table0.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_61.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_61.operation_mode = "rom",
		ram_block1a_61.port_a_address_clear = "none",
		ram_block1a_61.port_a_address_width = 12,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "none",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 0,
		ram_block1a_61.port_a_first_bit_number = 61,
		ram_block1a_61.port_a_last_address = 4095,
		ram_block1a_61.port_a_logical_ram_depth = 4096,
		ram_block1a_61.port_a_logical_ram_width = 256,
		ram_block1a_61.ram_block_type = "M144K",
		ram_block1a_61.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "none",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "sinc_table0.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_62.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_62.operation_mode = "rom",
		ram_block1a_62.port_a_address_clear = "none",
		ram_block1a_62.port_a_address_width = 12,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "none",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 0,
		ram_block1a_62.port_a_first_bit_number = 62,
		ram_block1a_62.port_a_last_address = 4095,
		ram_block1a_62.port_a_logical_ram_depth = 4096,
		ram_block1a_62.port_a_logical_ram_width = 256,
		ram_block1a_62.ram_block_type = "M144K",
		ram_block1a_62.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "none",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "sinc_table0.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_63.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_63.operation_mode = "rom",
		ram_block1a_63.port_a_address_clear = "none",
		ram_block1a_63.port_a_address_width = 12,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "none",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 0,
		ram_block1a_63.port_a_first_bit_number = 63,
		ram_block1a_63.port_a_last_address = 4095,
		ram_block1a_63.port_a_logical_ram_depth = 4096,
		ram_block1a_63.port_a_logical_ram_width = 256,
		ram_block1a_63.ram_block_type = "M144K",
		ram_block1a_63.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "none",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "sinc_table0.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'hA8B8383808084850506074645C4C1CA6A2A39BDBF7F55D1D312842D6EE869929455D638AB6DC44290F67CBB09C7C42BF9DE1542E1AE5853B5EC8A0C76314C8AA0F49BE9A4C29DFCA386F934462B7D10ECEB977129C5B17E02E6991DE08D71A60B76936ED217EA46BB4BE63AC66A9E62CEB60AED512DA4D86F82BF477895A85B664AB18CF15F463885AFDBE3DCA08AB608726E547983BD80BAA6DDF34A754F50A996BC811A259EA9B00F35CED17A46FD6258E3D44EF1CB52AC960DBB011EA41E803A01972DD749F349DF67DD07B923912FB54FD563DB40BE24962C32C951E35DC73C269208F2C95FF52D97883AC05862B50F15AD73C1FB60989E24FEC450EAB00,
		ram_block1a_64.mem_init1 = 2048'hBBB24DF46F56D56A9388308B142DC65FE4D952A91813AE05DE775CC16A81A02B822D66CE65C40F309932AB5873CA75BE0F34CD76C55C338839D269C8F3389932D97852B118B344EF5EB5866FDC679029DA51E21B39CA619033B85BFA11B664C726BD4EED1A8879C211F6659634F1028162E40FDC7BB84AC934E7F002D94EBD77A003DC9E71F23DFF2023DD1EC1194ED50BD01749825D97D21DD75807C9207EA1732CD14F10DA2D61AE5915EEA847C39C6A27D1AE3ACD83775084EB0D08EE8B3D790AACD92F1BE8CC1A6741A186CA6A0DA1C3FE0A20744FB3878C70500E268BC1EDED141A222E5EC4F9E1899587AF23637A42404C4C5434243C2838A0B0B0A0A0,
		ram_block1a_64.operation_mode = "rom",
		ram_block1a_64.port_a_address_clear = "none",
		ram_block1a_64.port_a_address_width = 12,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "none",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 0,
		ram_block1a_64.port_a_first_bit_number = 64,
		ram_block1a_64.port_a_last_address = 4095,
		ram_block1a_64.port_a_logical_ram_depth = 4096,
		ram_block1a_64.port_a_logical_ram_width = 256,
		ram_block1a_64.ram_block_type = "M144K",
		ram_block1a_64.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "none",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "sinc_table0.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'h5E5ECEDEFEEEFEEEFEFEEAEAD2D282808081B9B9BDBD1555554D6F6B73131A8ABEB6A4DCD8E0702917073F6F53CBE9B48C8C307A42472FB599B1F1DE562A1258F5DD93BB074E605890AFC77B610C34C2FEB7097145FE828A7C45390FE7D828245BFB85A0487E12B1CDAB0266C8A9876340ACCAC72501F49ABA4D6186D6700D6BDFAC685FB385762284F187726094E35F08FECB1D6592866117A2F40067F3844E3B9DC93E58C5A37490A76B0CDABE1147A2EC199FF02443ADA84E11F5321CD9B77014CB6D24C28D6926804D0BE4A24F89A66609CF2264BB9D50B6F91156987D7394CA27E1AA4601AE6825CB9C74B3FD1296F93774985731ECA305CEA265ABC400,
		ram_block1a_65.mem_init1 = 2048'hD40B6DB2F609DF9E20E7B85C03C5287EB1430E88FF33F49A4F01E62C69C70044ABED20C7896E6AA1470ADCBB7780CE4B3DF20449BFF86097D12C7A8D4156A0FD0B5CA036419DFA2E59C7227483CF783ECBA5605690753B8CC82F4B8CA26315F1F61065A3867036CBED3C4AEFB94F7A8CD92B17E0B403679182661135CBAA3C58FF9B604402E7CD291E7A90B5436F1EF8C423136DD8B2067349BDC2E21C2951F78BA0745C6B87ADC9603E1EE3CD8D210A765698A18D57630B14ACD0CAF70F1329555CE6BA928E656D5139379F96D2FAF05C143529034B5BF7EFFC908898A0346E5E465F4B637323A99D95958D8DADA1E1F0E8EAEAEAE2C2D2D2C6C65E5E4E5E4E,
		ram_block1a_65.operation_mode = "rom",
		ram_block1a_65.port_a_address_clear = "none",
		ram_block1a_65.port_a_address_width = 12,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "none",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 0,
		ram_block1a_65.port_a_first_bit_number = 65,
		ram_block1a_65.port_a_last_address = 4095,
		ram_block1a_65.port_a_logical_ram_depth = 4096,
		ram_block1a_65.port_a_logical_ram_width = 256,
		ram_block1a_65.ram_block_type = "M144K",
		ram_block1a_65.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "none",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "sinc_table0.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h959585859585859595859585A5B5E5F5E5F4FCECF8E858485850425242322A2A3E2E2E16060696DFE9E9F1F1C1C9C99DB5B5252F0F0A42527A7A7A54D49CBCB4B199DBD3676F6F47071838B0A0CCCCF6FABB03033F35455DD1E0A89686AE76624951253D858BFBE2DE84342810497FE7DF83B98C546C700A12BFAFD1E9711C063A72CAF5A589137B475E30A880FCF74B233D14E8E09AB63F4149759D92AAC6643D1139E7CFE2A8147C73D3BF85C9604E0622DBF5FD113A7E56F8818D67436A248CE0C34F23096CE48AA2076D610BAEC6C864052BE3CFAC80286647AB85E568422E1CD1F99F335A5CF499BBD75B3014FED2D33D1171DE96A2C965430BA6C4E800,
		ram_block1a_66.mem_init1 = 2048'hE8D4AE0B736D85B88E76590135CFF29A2C7049F79FAB504C3402FBC5B929166ED2A89D457B023E88D0ED172B5BD4AC90AA5F552991EECA522C0579F387BE1068641FBB83CD7518306ECEE399157D426AA684E9F15F371B90FCD49833177F7599B0BEC66A630D25F9D3FAA60E207855CFA39B936C445820AE97EFE1D90D341E42FAE69D85B941536F760A90A8E4D4CD333B071F7DE0D8D0ACAE165B73614D15BDB992CACAE66E4C00293931CDCFC7EBEA828A0C34347C40404BFBB7A78F9F93A1E9F840445C4C36262A1A02928BDFEFF5E5FDCDC9D1819129293A2626361E0E4E5E5646426A7A7AF8E8E0E0E0E0C0CC8C9D8D8D8D8D8585858595959595858595,
		ram_block1a_66.operation_mode = "rom",
		ram_block1a_66.port_a_address_clear = "none",
		ram_block1a_66.port_a_address_width = 12,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "none",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 0,
		ram_block1a_66.port_a_first_bit_number = 66,
		ram_block1a_66.port_a_last_address = 4095,
		ram_block1a_66.port_a_logical_ram_depth = 4096,
		ram_block1a_66.port_a_logical_ram_width = 256,
		ram_block1a_66.ram_block_type = "M144K",
		ram_block1a_66.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "none",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "sinc_table0.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h7777676767777777776767777777676777777F6F6F7FDFCFCFDFCDCDDD9D8595918191B1A1B1B1A8B8A8A8B8889080C4D4C4544E7E6E7E7E66766652421A0A1A0B332131B5ADBD8DDDC5D5C5C5F9E9FBE3B212021E0E2E3626267E484850C0C0F9E9ADB5958F9F9FA3E3737B4B4254546C2C3410808898F2E2EFEFDFD7472B293131190C4C64F6FEDAC2828AAAB6B51D5D4161696913179EBEB6A2CAC8C0E46C35151D1B33337BCFC7C4ECA080880826666E57535BBBB1BD9D95F4F87A525A1E36361D91D1F9F5F59F9F323A3A505C7C74F0999393BFF7D75F5970381C149CBEF2DADBD3BD3D151919707A5ED696BAB0909955757D53130B22A68CC4C0E8E000,
		ram_block1a_67.mem_init1 = 2048'hF0E8C8D4ACAE36030B73656D5595A8B892CECE76664A11112925D5DFEBE3FA9A06243C74404979F7AF8F97B3EB60405C7C242E0A92F3FFE7C5CDB931390806666E7ED2DA98A0A58DCD45697B73131E3EB6BCD8C0C0E8EC67070F0B232B4B41C5ECECB490989AB2767E5F4747692921B19D9D95E6EEEAD2525A2A2424341D1D41E1F9FBE3C79F9FAFA6B238085050406C7C6464168B8B93A3B3BBEFD7C5D5DD6D7960302018081A0636362EEEFEE6D2C3DBCBD9E1F1A1ADBDAD1D05051505193B6B7A726272724A4A5E4E46D6D686A6BCBCACACA8B0B0A08080919999898989C9D9D1D1D5F5E5E567676F6F6F6F6F6F6F7F6F6F6F6F6767676767676767777777,
		ram_block1a_67.operation_mode = "rom",
		ram_block1a_67.port_a_address_clear = "none",
		ram_block1a_67.port_a_address_width = 12,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "none",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 0,
		ram_block1a_67.port_a_first_bit_number = 67,
		ram_block1a_67.port_a_last_address = 4095,
		ram_block1a_67.port_a_logical_ram_depth = 4096,
		ram_block1a_67.port_a_logical_ram_width = 256,
		ram_block1a_67.ram_block_type = "M144K",
		ram_block1a_67.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "none",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "sinc_table0.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'hD0D0C0C0C0C0C0C0C0D0D0D0D0D0C0C0C0C0C8D8D8D8F8E8E8E8F8F8F8B8A8A8A8B8B8B8A8A8A8B0B0A0A0A0909080848494140E0E1E1E1E0E0E1E3E2E66767667677777637B7B4B4B5B5B4B5B5343415111A1B1BDADBDBDADBDB585959585959C8CD8D8E8F2F2E2F2E2627A4A5A5E4E56060636263E3E2C3C2131110191C9D9D9C9F1E5F5E5E7FFCFDF8F978783922A3A2A3A223250445C4C5C4C74647460F8B989918393839BAFBFAFB7E7D7CF5F4959416070683828340414041C8EBEA6F2E2F2CBDBCBD3C7D7ADBD2D352515091909196072627E6E5EC6D6C69EAABAA2B0A0988999C555657D6D7D675343130B1B2B32A6B6AE9CCCC4D4C0F8E8F8E0F000,
		ram_block1a_68.mem_init1 = 2048'hE0F0E0E8D8C8C0D4C4ACBEAEA63603031B4B5B7363777D6D5D458595A1B9B8A8B08282DACEDEFE6676666E5A0A1101013129392DA5D5C5DDCFDFFBE3F3E2FA8A9A9A0616043C2C3C6C74404058485969F1E3B7AFBF8F9F87978793ABBBEBF1615040584C5C4C742434242C3C0A1A029282928AEBFBEFF7E7F7D7CDDDCDDDCD813121313929392909100416164E5E5E6E7E766676F2E2FADACADA9A82809080A0B4BDADADBDBDADA595858545555D494959594B637373736363737B7B6B6B7F5F1F0E06061616161606060E9E9E9EBEACACACACA8B0B0B0B0B0A0A0A0A0A0A0E0F0F8F8F8D8D8D8D8D8D8D8D8D8D8D8D8C8D8D8D8D8D0D0D0D0D0D0D0D0D0D0D0,
		ram_block1a_68.operation_mode = "rom",
		ram_block1a_68.port_a_address_clear = "none",
		ram_block1a_68.port_a_address_width = 12,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "none",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 0,
		ram_block1a_68.port_a_first_bit_number = 68,
		ram_block1a_68.port_a_last_address = 4095,
		ram_block1a_68.port_a_logical_ram_depth = 4096,
		ram_block1a_68.port_a_logical_ram_width = 256,
		ram_block1a_68.ram_block_type = "M144K",
		ram_block1a_68.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "none",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "sinc_table0.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'hA7A7B7B7B7B7B7B7B7B7B7B7B7B7A7A7A7A7AFAFAFAFAFBFBFBFBFBFBFFFEFEFEFEFEFEFFFFFFFFFFFEFEFEFCFCFDFDBDBDB5B4141414141515151514141414150505050404848787878786868687878783828282434343424242414141404040C1C1C1C0C0E0E1E1E0E8E86B6B6B2A2A2F2F2F2E2EAEAFAFAEBEBCBDBDBC3C3C3D3D3C7C7D7D5DDEDEDBDBDADADAD35352525353515010919190909191909014070706262727A6E6E7E7E6E4E56D6C6C6D6D6D6CE8E9E9AAAAABAB2A0A0B0B0A0A0999989899D9DC5C5555545657D7D6D6D7D7F6F6373534343531B0B0B1B1B0B23323226A6B6BEAEAEBC9C8CCCD4D4C4C4D0D0C8E8F8E8E8F8F0E0E0F0F000,
		ram_block1a_69.mem_init1 = 2048'hF0E0E0F0E0E0F8E8E8D8C8C8D0C0C4D4C48494ACACBCAEAEBEB62636120213130B0B1B4B4B5B6B6373736377776D6D7D4D4D5D5DC59595858595A1A9B9B8A8A8B8A8A0B0B2828292D2CACEDECECEDEFE666676766666767E6E6E7A5A4A0A10100101111101013939292929393D2D25B5B5A5A5C5D5D5CDCDDDDDDFCFCFDFDFD3E3E3F3F3F3E3E3E3FAFAEAEAAABABA9A8A828292161606060616161E1C0C0C2C3C3C3C3C2C2C2C243434347464646060707070584848484848585858585848484849414151515151515151C1C1C1E1E3E3E3E3E7FFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A7A7A7A7,
		ram_block1a_69.operation_mode = "rom",
		ram_block1a_69.port_a_address_clear = "none",
		ram_block1a_69.port_a_address_width = 12,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "none",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 0,
		ram_block1a_69.port_a_first_bit_number = 69,
		ram_block1a_69.port_a_last_address = 4095,
		ram_block1a_69.port_a_logical_ram_depth = 4096,
		ram_block1a_69.port_a_logical_ram_width = 256,
		ram_block1a_69.ram_block_type = "M144K",
		ram_block1a_69.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "none",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "sinc_table0.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h7E7E7E7E7E7E7E7E7E7E7E7E7E7E6E6E6E6E6666666666666666666666667676767676767676767676666666464646464646C6D6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6D6DEDEDEDEDEDECECECECECECE8E9E9E9A9A9A9A8A8A8AAAAAAABABAB2B2B2B2A2A0A0A0A0B0B0B0B0B0B0A0A0A0A0A0B0B8B8B8B8A9A989898999999999998D8D8D8D859595D5D5C5C5C545455555555575656D6D6D7D7D7D7D6D6D6D6D6D7F7F7F77636363637353535343434343435B1B1B1B0B0B0B0B1B1B1B1B0B0B2222323236362626A6A6B6B6BEBEAEAEAEACBCBCBC9C8C8C8CC4D4D4D4D4C4C4C4C4D0D0D0D8C8C8C8E8F8F8F8F8E8E8E8E8F0F0F0E0E0E0E0F0F0F0F000,
		ram_block1a_70.mem_init1 = 2048'hF0F0F0E0E0E0F0F0F0E0E0E0F8F8F8E8E8E8F8D8D8C8C8C8D8D0D0C0C4C4D4D4D4D4C4848494B4BCACACACBCBCBEBEAEAEAEBEBE36262626263612120203030313131B0B0B0B0B1B5B5B5B4B4B4B5B7B73736363636373737373676767677D7D7D7D6D6D6D6D5D5D5D5D5D4D4D4D45D5D5D5D595858585859595959595858589A9A9B9B9B9B9B9B9A8A8A8A8A8B8B8B8B8B0B0A0A0A0A0A0A0B0B0B0B2B2B292828282828282828A9A9A9ADADADADEDECECECECECECECECECEDEDEDEDEDEDEDEDEDED6D6C6C6C6C6C6C6C64646466666666666667676767676767676767676767676767676767676767676767676767676767676767E7E7E7E7E7E7E7E7E7E7E,
		ram_block1a_70.operation_mode = "rom",
		ram_block1a_70.port_a_address_clear = "none",
		ram_block1a_70.port_a_address_width = 12,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "none",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 0,
		ram_block1a_70.port_a_first_bit_number = 70,
		ram_block1a_70.port_a_last_address = 4095,
		ram_block1a_70.port_a_logical_ram_depth = 4096,
		ram_block1a_70.port_a_logical_ram_width = 256,
		ram_block1a_70.ram_block_type = "M144K",
		ram_block1a_70.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "none",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "sinc_table0.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h6363636363636363636363636363737373737373737373737373737373737373737373737373737373636363434343434343434343434343434343435353535353535353535B5B5B5B5B5B4B4B4B4B4B4B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B0B0B0B0B0B1B1B1B1B1B1B1313131302022222222222222222363636363636363636262626A6A6A6A6A6A6A6B6BEBEBEBEBEBEBEAEAEAEAEAEACACACACBCBCBCBCBC9C9C9C8C8C8C8C8C84C4C4C4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C0C0D0D0D0D0D0D0D8D8C8C8C8C8C8C8C8E8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F000,
		ram_block1a_71.mem_init1 = 2048'hF0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F8F8F8F8F8E8E8E8E8E8E8E8F8D8D8D8D8D8C8C8C8C8C8C8C8D8D8D0D0D0D0D0C0C4C4C4C4C4C4D4D4D4D4D4D4D4C484848484848494B4BCBCBCBCBCBCACACACACACACACACBEBEBEBEBEBEBEBEAEAEAEAEAEAEAEAEA6363636363636363636262626262626262202021212121212121313131313030303030B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B0B0B0B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B5B5353535353535353535353537373737373736363636363636363636363636363636363636363636363636363636363636363636363636363636363636363,
		ram_block1a_71.operation_mode = "rom",
		ram_block1a_71.port_a_address_clear = "none",
		ram_block1a_71.port_a_address_width = 12,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "none",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 0,
		ram_block1a_71.port_a_first_bit_number = 71,
		ram_block1a_71.port_a_last_address = 4095,
		ram_block1a_71.port_a_logical_ram_depth = 4096,
		ram_block1a_71.port_a_logical_ram_width = 256,
		ram_block1a_71.ram_block_type = "M144K",
		ram_block1a_71.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "none",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "sinc_table0.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'hACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACBCBCBC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C949494949494848484848484C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_72.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D494949494949494949494949494948484848484848484848C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC,
		ram_block1a_72.operation_mode = "rom",
		ram_block1a_72.port_a_address_clear = "none",
		ram_block1a_72.port_a_address_width = 12,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "none",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 0,
		ram_block1a_72.port_a_first_bit_number = 72,
		ram_block1a_72.port_a_last_address = 4095,
		ram_block1a_72.port_a_logical_ram_depth = 4096,
		ram_block1a_72.port_a_logical_ram_width = 256,
		ram_block1a_72.ram_block_type = "M144K",
		ram_block1a_72.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "none",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "sinc_table0.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'hC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_73.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8,
		ram_block1a_73.operation_mode = "rom",
		ram_block1a_73.port_a_address_clear = "none",
		ram_block1a_73.port_a_address_width = 12,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "none",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 0,
		ram_block1a_73.port_a_first_bit_number = 73,
		ram_block1a_73.port_a_last_address = 4095,
		ram_block1a_73.port_a_logical_ram_depth = 4096,
		ram_block1a_73.port_a_logical_ram_width = 256,
		ram_block1a_73.ram_block_type = "M144K",
		ram_block1a_73.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "none",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "sinc_table0.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_74.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_74.operation_mode = "rom",
		ram_block1a_74.port_a_address_clear = "none",
		ram_block1a_74.port_a_address_width = 12,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "none",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 0,
		ram_block1a_74.port_a_first_bit_number = 74,
		ram_block1a_74.port_a_last_address = 4095,
		ram_block1a_74.port_a_logical_ram_depth = 4096,
		ram_block1a_74.port_a_logical_ram_width = 256,
		ram_block1a_74.ram_block_type = "M144K",
		ram_block1a_74.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "none",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "sinc_table0.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_75.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_75.operation_mode = "rom",
		ram_block1a_75.port_a_address_clear = "none",
		ram_block1a_75.port_a_address_width = 12,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "none",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 0,
		ram_block1a_75.port_a_first_bit_number = 75,
		ram_block1a_75.port_a_last_address = 4095,
		ram_block1a_75.port_a_logical_ram_depth = 4096,
		ram_block1a_75.port_a_logical_ram_width = 256,
		ram_block1a_75.ram_block_type = "M144K",
		ram_block1a_75.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "none",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "sinc_table0.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_76.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_76.operation_mode = "rom",
		ram_block1a_76.port_a_address_clear = "none",
		ram_block1a_76.port_a_address_width = 12,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "none",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 0,
		ram_block1a_76.port_a_first_bit_number = 76,
		ram_block1a_76.port_a_last_address = 4095,
		ram_block1a_76.port_a_logical_ram_depth = 4096,
		ram_block1a_76.port_a_logical_ram_width = 256,
		ram_block1a_76.ram_block_type = "M144K",
		ram_block1a_76.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "none",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "sinc_table0.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_77.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_77.operation_mode = "rom",
		ram_block1a_77.port_a_address_clear = "none",
		ram_block1a_77.port_a_address_width = 12,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "none",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 0,
		ram_block1a_77.port_a_first_bit_number = 77,
		ram_block1a_77.port_a_last_address = 4095,
		ram_block1a_77.port_a_logical_ram_depth = 4096,
		ram_block1a_77.port_a_logical_ram_width = 256,
		ram_block1a_77.ram_block_type = "M144K",
		ram_block1a_77.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "none",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "sinc_table0.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_78.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_78.operation_mode = "rom",
		ram_block1a_78.port_a_address_clear = "none",
		ram_block1a_78.port_a_address_width = 12,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "none",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 0,
		ram_block1a_78.port_a_first_bit_number = 78,
		ram_block1a_78.port_a_last_address = 4095,
		ram_block1a_78.port_a_logical_ram_depth = 4096,
		ram_block1a_78.port_a_logical_ram_width = 256,
		ram_block1a_78.ram_block_type = "M144K",
		ram_block1a_78.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "none",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "sinc_table0.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_79.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_79.operation_mode = "rom",
		ram_block1a_79.port_a_address_clear = "none",
		ram_block1a_79.port_a_address_width = 12,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "none",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 0,
		ram_block1a_79.port_a_first_bit_number = 79,
		ram_block1a_79.port_a_last_address = 4095,
		ram_block1a_79.port_a_logical_ram_depth = 4096,
		ram_block1a_79.port_a_logical_ram_width = 256,
		ram_block1a_79.ram_block_type = "M144K",
		ram_block1a_79.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "none",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "sinc_table0.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'hBDADAD9D8D4D5D5D5D6F6F6763131B1BAAA694DCCCF0E81A073F6F43F9B18C846A527F359DF1CB462A18F5CDBB374C7880B7C36D1CE2C6B5315FAA8CED0B0FE89C3B7D89AA5E11E7F20C79AF5044BEE90552BD2B46985F35F8B65997D639E7A8629FD802CD1368B763A8F735EA3167B83BE5A67BB96EA5A6709B5C9F195A9976F625E20193D407EC7FB94AD908E775865DCEB922D201BA79C617FC67951EEF449F3CF50EA566CE353ED57CBF14FF76DD369F54FF06ADEA43F813BA61C26E95BE47E47D9320C97241AC17B66DDA7300B90EE754EF9A31807BCE7506A318A95266D52C9B3A41F447FC09BA8B74C567D2A91CAF1E61D043A6152C9B6BDC6D46B300,
		ram_block1a_80.mem_init1 = 2048'hAB0E45EC4FE28919B61F3CD74AE9402F9E35BCCB60D97A86AD3C836AD9E24FB4259EA350FB42FD9C279E65FACB2098238C7D56EF04AB12F1DA6388258E45EC873C957AD168832871CB609922C958A71CA77EC5B61FC47F9C25EF5CB73EC942A90AC320AA59D233884FB436C75C8F78E310C2532CFF5C8E49DA31F63487C011D354B77CAAA97EBD6FB0E35486598AD615C228BFF432E9A660AB4E14DB1546A9772EC01F40B22F61964C21FE905FE3A44E03ED9A16F18F427483DF6916E2B5097E1AACC36334D0F6933145A286D1790F3BCAF480136F5BE0A49E7A775529A186FEF25A042D3551CBD7E7FE809890282C747E53434B4B43533FBFADA5B5A5ADBDAD,
		ram_block1a_80.operation_mode = "rom",
		ram_block1a_80.port_a_address_clear = "none",
		ram_block1a_80.port_a_address_width = 12,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "none",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 0,
		ram_block1a_80.port_a_first_bit_number = 80,
		ram_block1a_80.port_a_last_address = 4095,
		ram_block1a_80.port_a_logical_ram_depth = 4096,
		ram_block1a_80.port_a_logical_ram_width = 256,
		ram_block1a_80.ram_block_type = "M144K",
		ram_block1a_80.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "none",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "sinc_table0.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'hC0C0D0C0C090809080A0B0A8BCBCACBC0D151747577B6B6B7353030FADA5B4BCD8D0F0FA7A16161F3B21C9C9F5FDBE820A327E4C55B9A19BA7F75A4038241CE3EBD7AD310840768EA3B9D56D2A12BEC0C0AD073B7AD4BC9A775719B9D4FA1A3551C9AE8A60543B8BEF403006EBDDBD027694A1DD6B0ABCC9BF0370C4B2C77120D6E01523C7B480573385F01621F99F2A4CB9BFC22412D7B1486EA9D57316C0AF0B4CA297593CDAD431DF983C5397F81E13F59A5E71B75E30E7CB0C628FC977B2DC1365CC836538D6512DE2847D339C4A27E99652E9A7481CF3AD00CABD730EC13F38C08F61BED2052FF21C43ADE01B9DE22E519B6428A7D91EE6A95618F56F00,
		ram_block1a_81.mem_init1 = 2048'h6FA5204E81E72AF59758B4B37D10D63D6386C847A3FC1251BC62258BD630FB8F401EF9650ACCB56B8CD27729E6124DAAF24D9BF4205F89B46A8DD1227CC9B7608CDB6530CE9965C29C6827D1CC2A5995E24C19FF3004EBAF5876B2D53B2ACCA16740A4CA5F39DE923541A7A05C3B8BEC381EE985B26600B1C73204F0B7876056A2D5611366C0B5036B5C98EE4F3915F0C206614DAF9AF4543397EBC8240243FD99B1466E389DA5DB7F261068DFD7AB1D64701AA6BFC9717D0622BAD4CCA1111F776B40C8A48C82EB634F052930B8D6CEE6F29A010D35356953CBDEE6AEBE80889820746D6D554F4B5B53232B2BB3B7B7BD9C8C84848494D8D8D8D8C8C8C0D0D0,
		ram_block1a_81.operation_mode = "rom",
		ram_block1a_81.port_a_address_clear = "none",
		ram_block1a_81.port_a_address_width = 12,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "none",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 0,
		ram_block1a_81.port_a_first_bit_number = 81,
		ram_block1a_81.port_a_last_address = 4095,
		ram_block1a_81.port_a_logical_ram_depth = 4096,
		ram_block1a_81.port_a_logical_ram_width = 256,
		ram_block1a_81.ram_block_type = "M144K",
		ram_block1a_81.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "none",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "sinc_table0.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'hFCFCECECECFCFCECECCCDCDCCCDCDCCCCCD4C48494A0A0B0A8B8B8A81A021303574F7F6F7F67776753499989A1B1A0BCAC84D4C6CE7A62625A1A0F15352D2DD1D1D9EBE7F6BE96062A2860505D55F5ABA3838BAFE66C4C402820268EC7E3EBC18D0D2428425A7EF69E91A9A1455F777A0288A4F4D8D16B271F1368E0DC94AA835B756D4199A2AED6EA601D052BD3CBE6BC00387D475BA39DD4EC52023E27C9F1ED96223A447DA193AF774870249CE3FBCF35285066DE83B54D516A1E86F8D8653F0B71ECD8A28F5F6159ACB6DAEE750939C7C6BA04346B43B78D98644E3A23D5FDC2162E58F1A59FA3465C2892E7EB51241C5AE695A919576E9AA4E5DB2B1700,
		ram_block1a_82.mem_init1 = 2048'h076BC3E58C82625F3191DDF6523A14D1FB97B71850648EA3E74D20023EF6D1BD15636AC6A488D5771B21ACCCE21A3F7549EC969A72452D3193FEC6083C154BE397AC20587E078BB1C54D320A2EF4C9B5BF0B726C94B8ABD76F710934E6CEF2AB152D7143EEB688F06D550B3397CCF4E8003E275B51ED959CA26A565E211991BFE7CA5238240C41FBF3DFB7A900486C645E929BB7FDD5D179321E163EFAD0D9C5ADAD030B537E7E44C888B0B88787CF73736B11150C24B4A8CAD2CAFEF6A71F0111192931655D4F56C6FAAAB2B2AA9C849494EC7D616171694B5357471F1F2F2727B7B3AAAA8A90909090C0C8C8C8CCCCC4E4F4F4F4F4E4ECECECECECECECFCFC,
		ram_block1a_82.operation_mode = "rom",
		ram_block1a_82.port_a_address_clear = "none",
		ram_block1a_82.port_a_address_width = 12,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "none",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 0,
		ram_block1a_82.port_a_first_bit_number = 82,
		ram_block1a_82.port_a_last_address = 4095,
		ram_block1a_82.port_a_logical_ram_depth = 4096,
		ram_block1a_82.port_a_logical_ram_width = 256,
		ram_block1a_82.ram_block_type = "M144K",
		ram_block1a_82.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "none",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "sinc_table0.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h7070707070606060606070707060606060787878684C4C5C5C4C4C4C5C54444414142424343C2C2C383AAAAA92828393938BDBDBCBFFF7E7F7E7E7FDCDCDDD01110121392838202014065E4E5E46F6F2EAFAEADA8391819DADB5A5356D59495343536A7E2626168E9E80B0A8F8F8C0D5CD5F6727332B1B03031F6CF4F4ECD8C080BAAAB6360F1F5763797961559D8DB4B6AA8AD2CACE76742D1D11092931E7CFDFD6EAEAB0900C04347C6B435BDBA7A7BF9580C8F0706C46161A2B23BBDDD5EDEDF19B0A063E3E764848F1F9BD858F9BB36B62465C74202880929FE7E7CBD31939242C1C52FAE2E2DE9795A921595D576E6E229A90A4ACE4D559632B2F171F00,
		ram_block1a_83.mem_init1 = 2048'h0F07272B4341C9F4B49C90923A72565F55313991919DF7F6FA52123824240D41E1EBE3C78FA7B23850505C74768E8383ABA7D5DD5D703828020E2EE6FADBD1D1ADA5251D13727A6A46CE9CB4B8A881D5DF77676B1B13182CA4B4DCC8C2EAFAB3070F1F3529795141CCFCB6A69A92828A7A64655D4D4131292BB3879FDEE6F6E8E8D040181C24352F3F03535BEBF3E7F7CD9D849088B8A830625E4E5646766F7B23338199998595A5BDEDEDF5C2D2CA4A5A4222362E3E3E2614140C081849E1F1F1E9F9F9EDC5D7D7C7CF9F9F9F87A3B3B3B3AB2A3A3A3A22000004145C5C4C4C4C4C4C54547474747474646C6C6C686868686868686868606060606060607070,
		ram_block1a_83.operation_mode = "rom",
		ram_block1a_83.port_a_address_clear = "none",
		ram_block1a_83.port_a_address_width = 12,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "none",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 0,
		ram_block1a_83.port_a_first_bit_number = 83,
		ram_block1a_83.port_a_last_address = 4095,
		ram_block1a_83.port_a_logical_ram_depth = 4096,
		ram_block1a_83.port_a_logical_ram_width = 256,
		ram_block1a_83.ram_block_type = "M144K",
		ram_block1a_83.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "none",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "sinc_table0.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B6B63636373735353434343435757D7D7CFCFCFDFDFDF8F8F8FBFB7B7A7A7A7B5B5B5A5A9B9B99989889890908080D0D0C0C8787C7C6C6C7C74666676564E4E5E1E0A0A12120223333B2B3BBBABA59595C5D5DDCDCDDDF5E5F1F1E1E9F9E98A120202161E0E3E3E263636267E5A48585040D0D0E9F9FDEDB5B5A59D8F8F9F8383B3AB6B7B6B7256465C4C4C546434302838A88090809A9FCFF7E7E7FFEFFBDBC353011939293525243C0C1C444252EAFAEAE2F2E6DE9E879785BDB9A931213159495D4557676E7E6E32828A9A8A9280A4BCECFCE4C5D5C9594363732B3B2F0717071F0F00,
		ram_block1a_84.mem_init1 = 2048'h1F0F1F0737273F3B6B534351C9D9EDF4E4B4AC9C8C9082928A3A6A7266764F5F4F554571293939A191819D8D9FE7F6E6FEEACAD242520A1A283424343C0D1D0D5141D1F9EBFBE3F3C7DF9F8F9787B6B2A83828305040584C5C5C6474667E7E2F9B8383938B8BBBABB7B7E5F5DDCDDDC545514068786828302222161E0E1E1E061636A6EEFAEAEBF1F1C1C1D9C9C9DDDDE5A5B5B5ADADBD3D2F03131303031A1A4A4A7A72726666767E6E6E6E5C5C44C4C4D4949088888898B8B8A0A0A0B1B1B1B1A9A9A9BD9D9F9F8F87C7C7C7D7D7D7D7D7CF4F4F4F4F5F7F7F7B7B7373636363636363636363636363737B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B,
		ram_block1a_84.operation_mode = "rom",
		ram_block1a_84.port_a_address_clear = "none",
		ram_block1a_84.port_a_address_width = 12,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "none",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 0,
		ram_block1a_84.port_a_first_bit_number = 84,
		ram_block1a_84.port_a_last_address = 4095,
		ram_block1a_84.port_a_logical_ram_depth = 4096,
		ram_block1a_84.port_a_logical_ram_width = 256,
		ram_block1a_84.ram_block_type = "M144K",
		ram_block1a_84.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "none",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "sinc_table0.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'h282828282828282828283838383838383838383838383828282828282820202030303030303030302020A0A0A0A0A0B0B0B0B0B0B08088888888889A9A9A9A9E8E8E8E8E8F9F97979797C7C7C7C7F7F7F7F7F7E7EFEFEFFFFFFFFFEFEFEBEBF3F3F3D3C3C3C3D353535949490919191919092121353535352525243C3C3C2C2C2C1C1C14040404545052424A4ADADAFAEAEAEAF2F2F2E2E2E2F2FEFECECE8E9E9E8787879595958DADBDB9B9A92921313121216159595949495D5D5545475777776F6F6E7E7E6E2622329282828A9A9A8A8A829290A0A4A4BCBCACECECFCF4E4C4C5D5D5C9494959594143637333232B2B3B3F2F2707171707070F1F1F0F0F00,
		ram_block1a_85.mem_init1 = 2048'h0F1F1F0F0F1F1717072737372F2F3B3B2B6B73534343515149C9D9D9CDCDF4F4E4E4F4F4ACACACBC9C8C8090928282929A8AAAAA3A3A6262727666666E5F5F4F4F5F5F5745455555616929393929292931B1A1A18191998D8D8D9D9D8F8787D6F6E6E6E6FEFEFEEEEAEAFAFAD2C2C2D25252424A4A5A1A1A08082C24343434242424343C3C2C2D2D2D1D1D150505010111515151494949C9DBFBFBFBEBEBE3E3F3F3F3F3F3E7E7E7EFFFFFFFDFDFCFCFCFCF8F8F979797979797878787868686869E9E9E9ABAB8B8A8A8A8A8A8A8A8A8A8A8B0303030303030303030303020202020202020202020202020282828282828282828282828282828282828282828,
		ram_block1a_85.operation_mode = "rom",
		ram_block1a_85.port_a_address_clear = "none",
		ram_block1a_85.port_a_address_width = 12,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "none",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 0,
		ram_block1a_85.port_a_first_bit_number = 85,
		ram_block1a_85.port_a_last_address = 4095,
		ram_block1a_85.port_a_logical_ram_depth = 4096,
		ram_block1a_85.port_a_logical_ram_width = 256,
		ram_block1a_85.ram_block_type = "M144K",
		ram_block1a_85.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "none",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "sinc_table0.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'hA9A9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B1B1B1A1A1A1A1A1A1A1A1A1A12121212121313131313131313131313131212121212121212121213139393939797979794949494949494949495959595959595D5D454545454545455555555757575747474747476F6F7F7F7F7F7F7F7E6E6E6E6E6E6E7E7E76767676262222222222B2B2929292928A8A8A8A8A8A9A9A9A9A9A9A8A8A82828290909090B0A0A4A4A4A4ACBCBCBCBCFCECECECECECFCFCF4F4F4E4C4C4C4C4C5D5D5D5DDD9C949494949595959595141436363637373733333232B2B2B2B3B3B3F3F3F2F2F27270717171717170707070F0F1F1F1F1F1F0F0F0F0F00,
		ram_block1a_86.mem_init1 = 2048'h0F0F0F1F1F1F1F1F0F0F0F0F1717171707070727373737372F2F2F2F3B3B3B3B2B2B2B2B73737373534343434151515159494949C9C9D9D9D9DDCDCDC5E4E4F4F4F4F4F4E4E4E4E4F4FCBCBCBCACACACACACBCBC9C9C94808080808092929292928282828A8A8A9A9A9A9A9ABAAAAAAA2A2A3A323232727262626666666666767676767E7E6E6F6F6F4F4F4F5F5F5F5F5F5F5F5F474747474545454555555555555555555541414149494949696979797979393939393939393929292929292929212121212121213131313131313131313131B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9,
		ram_block1a_86.operation_mode = "rom",
		ram_block1a_86.port_a_address_clear = "none",
		ram_block1a_86.port_a_address_width = 12,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "none",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 0,
		ram_block1a_86.port_a_first_bit_number = 86,
		ram_block1a_86.port_a_last_address = 4095,
		ram_block1a_86.port_a_logical_ram_depth = 4096,
		ram_block1a_86.port_a_logical_ram_width = 256,
		ram_block1a_86.ram_block_type = "M144K",
		ram_block1a_86.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "none",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "sinc_table0.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'hA4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACACACACACACACACACACACACACACACACACACBCBCBCBCBCFCFCFCFCFCFCFCFCFCFCFCFCFCECECECECECECECECE4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4D4D4C4C4C4C4C4C4C5C5C5C5C5C5C5D5D5DDDDDDDDDDD9D9D9D9D9494949494949494949494949595959595959595951515143434343636363636363637373737333333333333323232B2B2B2B2B2B2B2B2B3B3B3B3B3F3F3F3F3F3F2F2F2F2F27272707070717171717171717171717070707070707070F0F0F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_87.mem_init1 = 2048'h0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F1717171717171717070707070707070727373737373737373F2F2F2F2F2F2F2F2F2B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B236363637373737373737353535343434343434141414141515151595959595959595959494949C9C9C9C9C9C9C9C9D9D9DDDDDDDDDDDDDDDDDDD5D5C5C4C4C4E4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4E4E4E4ECECECECECECECECECECACACACACACACACACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACACACACACACACACACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4,
		ram_block1a_87.operation_mode = "rom",
		ram_block1a_87.port_a_address_clear = "none",
		ram_block1a_87.port_a_address_width = 12,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "none",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 0,
		ram_block1a_87.port_a_first_bit_number = 87,
		ram_block1a_87.port_a_last_address = 4095,
		ram_block1a_87.port_a_logical_ram_depth = 4096,
		ram_block1a_87.port_a_logical_ram_width = 256,
		ram_block1a_87.ram_block_type = "M144K",
		ram_block1a_87.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "none",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "sinc_table0.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'h73737373737373737373636363636363636363636363636363636363636363636363636363636363636363636363636363636363636363636363636363636363636363636373737373733333333333333333333333333333333333333333333B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2F2F2F2F2F2F2F2F272727272727270707070707070717171717171717171717171717171717171717171707070707070707070707070707070F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_88.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F071717171717171717171717171717171717171707070707070707070707070707070707272727373737373737373737373737373F3F3F3F3F3F3F3F3F2F2F2F2F2F2F2F2F2F2F2F2F2F2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B23232323232323232323636363636363636363636363636363636363636363636363636363636363636363636363636363636363636373737373737373737373737373737373737373737373737373737373737373737373,
		ram_block1a_88.operation_mode = "rom",
		ram_block1a_88.port_a_address_clear = "none",
		ram_block1a_88.port_a_address_width = 12,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "none",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 0,
		ram_block1a_88.port_a_first_bit_number = 88,
		ram_block1a_88.port_a_last_address = 4095,
		ram_block1a_88.port_a_logical_ram_depth = 4096,
		ram_block1a_88.port_a_logical_ram_width = 256,
		ram_block1a_88.ram_block_type = "M144K",
		ram_block1a_88.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "none",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "sinc_table0.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h07070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_89.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_89.operation_mode = "rom",
		ram_block1a_89.port_a_address_clear = "none",
		ram_block1a_89.port_a_address_width = 12,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "none",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 0,
		ram_block1a_89.port_a_first_bit_number = 89,
		ram_block1a_89.port_a_last_address = 4095,
		ram_block1a_89.port_a_logical_ram_depth = 4096,
		ram_block1a_89.port_a_logical_ram_width = 256,
		ram_block1a_89.ram_block_type = "M144K",
		ram_block1a_89.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "none",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "sinc_table0.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_90.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_90.operation_mode = "rom",
		ram_block1a_90.port_a_address_clear = "none",
		ram_block1a_90.port_a_address_width = 12,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "none",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 0,
		ram_block1a_90.port_a_first_bit_number = 90,
		ram_block1a_90.port_a_last_address = 4095,
		ram_block1a_90.port_a_logical_ram_depth = 4096,
		ram_block1a_90.port_a_logical_ram_width = 256,
		ram_block1a_90.ram_block_type = "M144K",
		ram_block1a_90.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "none",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "sinc_table0.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_91.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_91.operation_mode = "rom",
		ram_block1a_91.port_a_address_clear = "none",
		ram_block1a_91.port_a_address_width = 12,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "none",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 0,
		ram_block1a_91.port_a_first_bit_number = 91,
		ram_block1a_91.port_a_last_address = 4095,
		ram_block1a_91.port_a_logical_ram_depth = 4096,
		ram_block1a_91.port_a_logical_ram_width = 256,
		ram_block1a_91.ram_block_type = "M144K",
		ram_block1a_91.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "none",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "sinc_table0.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_92.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_92.operation_mode = "rom",
		ram_block1a_92.port_a_address_clear = "none",
		ram_block1a_92.port_a_address_width = 12,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "none",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 0,
		ram_block1a_92.port_a_first_bit_number = 92,
		ram_block1a_92.port_a_last_address = 4095,
		ram_block1a_92.port_a_logical_ram_depth = 4096,
		ram_block1a_92.port_a_logical_ram_width = 256,
		ram_block1a_92.ram_block_type = "M144K",
		ram_block1a_92.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "none",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "sinc_table0.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_93.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_93.operation_mode = "rom",
		ram_block1a_93.port_a_address_clear = "none",
		ram_block1a_93.port_a_address_width = 12,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "none",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 0,
		ram_block1a_93.port_a_first_bit_number = 93,
		ram_block1a_93.port_a_last_address = 4095,
		ram_block1a_93.port_a_logical_ram_depth = 4096,
		ram_block1a_93.port_a_logical_ram_width = 256,
		ram_block1a_93.ram_block_type = "M144K",
		ram_block1a_93.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "none",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "sinc_table0.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_94.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_94.operation_mode = "rom",
		ram_block1a_94.port_a_address_clear = "none",
		ram_block1a_94.port_a_address_width = 12,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "none",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 0,
		ram_block1a_94.port_a_first_bit_number = 94,
		ram_block1a_94.port_a_last_address = 4095,
		ram_block1a_94.port_a_logical_ram_depth = 4096,
		ram_block1a_94.port_a_logical_ram_width = 256,
		ram_block1a_94.ram_block_type = "M144K",
		ram_block1a_94.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "none",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "sinc_table0.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_95.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_95.operation_mode = "rom",
		ram_block1a_95.port_a_address_clear = "none",
		ram_block1a_95.port_a_address_width = 12,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "none",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 0,
		ram_block1a_95.port_a_first_bit_number = 95,
		ram_block1a_95.port_a_last_address = 4095,
		ram_block1a_95.port_a_logical_ram_depth = 4096,
		ram_block1a_95.port_a_logical_ram_width = 256,
		ram_block1a_95.ram_block_type = "M144K",
		ram_block1a_95.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "none",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "sinc_table0.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'hA2B2A2B2A2B2869686CE5E7E6E664250193935B59DD7E3EB42163C2458D1EF978B3148542C9A97EFC9313E4EE284AD0B6704A0C44B2B3DD8EE0F79CDAADE691FCBF00473CD887E0285FB1E50EB8F40AEEB450AE4AD428CF37F94CA057BAA451BC03669B0669DCA14C7907AAD6C32F126E4BB38DE1DCE894B8C0FECA271B275F72E69AA31D30CCF54876D38A3708B11D22DB46FA417CD34AFF41F847DF62DC65EB52ECD14BF74C50EA57EDFB033DA50B31AD972B71CFF7E9530F35829AA45E4579639CA4BAC9D3EF641A213B46546F310A166D56403B211CC7F9B2819FE4FD03182B754E95ABB2D14E342FD0C3F9A61F457AB982DC677C8E91EA730D06F5EB100,
		ram_block1a_96.mem_init1 = 2048'hB3466DDC6B9B3C0DB653E05116A718B94A6FDD34832211F447EE09389F34C56342A11C9F7ED9F013B01DFE5F789132874CEF4F30917ACB4CB7162DC873A001BE4DD42F1EF162DB28835AED168F6CD70E2DD75EA102CB70BB10D17AB118F338935BD02BE0499239EA219942B936659C07D50EB562A930C2095ED506EC2FB873B2F43FBC7BB9E225E674B3E022F526E1B364B741528F4D1AE927F4B34D8EC361AEF813C4A86385CA3475CA147BA3DC023DC11E64D987681CB3ED0026D9BD7256B89FE30428DABF096452A681F14732B4C4F3072570DCAE8A8565410A2E82C0ECFD130B27365CC0F8E4BE879B0369756D4551585092AAA6A6AEBEB6B6B6AEAABAAA,
		ram_block1a_96.operation_mode = "rom",
		ram_block1a_96.port_a_address_clear = "none",
		ram_block1a_96.port_a_address_width = 12,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "none",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 0,
		ram_block1a_96.port_a_first_bit_number = 96,
		ram_block1a_96.port_a_last_address = 4095,
		ram_block1a_96.port_a_logical_ram_depth = 4096,
		ram_block1a_96.port_a_logical_ram_width = 256,
		ram_block1a_96.ram_block_type = "M144K",
		ram_block1a_96.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "none",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "sinc_table0.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h6D6D7D7D6D6D59594951D1C1D1C1F1F1A8B8ACBC8496968E3E6A72724A5B55252DBD9581C9F3F6FED6060820204C45EFEB838BA72C6448607E979FA3E9C55C320A02FEF5C1B9374F72708CB4A3DF673108B4C6DAAF15617ACEB2906D7F1BA6D4F82E0F73D5A0827E5929AFCA6E1431D7F3806442A781E04622C5E1832640E5837D5C3ADFD92502E6913D5F288CD33711EC8A354186BA5C2307D8AC0375889E7005FBE6007FCB946A1FB1EE1AE5FB0F70AE93651EC2FD0356A8974BA4DA4B35EA94696798E03FC1F63B459AE24D93EC305FE5B85689F72A08F7A8449BA16E12EDA358C4A37D02EB351AC4B57B84DA770DD2B569829C6327D8026D918E6DB3CE00,
		ram_block1a_97.mem_init1 = 2048'hDCB3758AC27D32DC016BA4DA5799EA24498778779FD02EE18D4A60BF531CF2BB54DAAD410EE42B07C8AE630DC66825DBBC701F947A3FC1AE224D9B703C83ED2856B9AD4288F5130CF097496492CD2116C82453C9B4420DB9C6386DD3A4784FB3C53A3EC1B70A5CB987711C8AF395224EB89D432680FF1B3D4CA287416592FE593B1FF89C3A476580E6423511F3C6200477D385E0582E0BFDCD2A1E44F185B30A6C789BA7D3413C0E7AF7C5B91D4662589CA5C35F7F1008ACC6C3EB351D7870DED6A2A9854D657B1A16AEA0C8D0FD673F130B317CECD4C8D2AAB6A79F035969716D6D554C1E92A2AABAB2A6AECCD4D4DCC8C9C141616969696961616171757565,
		ram_block1a_97.operation_mode = "rom",
		ram_block1a_97.port_a_address_clear = "none",
		ram_block1a_97.port_a_address_width = 12,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "none",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 0,
		ram_block1a_97.port_a_first_bit_number = 97,
		ram_block1a_97.port_a_last_address = 4095,
		ram_block1a_97.port_a_logical_ram_depth = 4096,
		ram_block1a_97.port_a_logical_ram_width = 256,
		ram_block1a_97.ram_block_type = "M144K",
		ram_block1a_97.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "none",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "sinc_table0.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h828282829292B2B2A2A2A2B2B2A2A2A2FAFAEEEEDEDCCCD4544444546C6D792931310111090B1F0737E7FFEFFFC3D2C8D8A8B0A43C2C14041A6B73736B5FC795BDADB1A088D0466E7E660A1A112DADF5DDC9E3FBB6060E14386840CDD7BFBB838B456C7C501832AE87CFC1E965151C323A52DEF4B99199377F525A30BC9499F3775F153810CCE6EA83072D755972BE9682E8655D33339FC4E8C8943F33436DE5989AA64E49711D8FE2EADC34290BF7FF89A03C5A62679DB1E1CE7E2200BDF1C3AF3E00607C9BA3AD5C60021EABC1D53D0A1676C8B9B747737C0CB0D3CF7911047EDAE6B5116B7E92A09CD96B1735A8DCF6A3136D49D2A686786D0533A6CCF800,
		ram_block1a_98.mem_init1 = 2048'hE8DCA63B4F65508ABEC2713D0DB3CEFCA0107F4FD3A49C6A720F3991C5FE0A3665D9E3B78E784454AB93E7FD083606DAE1958D3A467EB881B5EF53241C98E2DF8F31194CF2829EB5415937069AF0C4DD33035FF1C08CB60A4B751D89A2DED66228153DFBC3CEB41818666FC3B3B994DC626A0E27A9D1DDF7BE1A127C54C9A1AF878F606844143EB3DBD7FDF119002E264EC2D8B5B58D816B735E560CA0B89485EFE37B430F15342C40D8C2E6FEA79B99013965655D4252EAB2AE9E9484F9E1716945574F1F27332A32928CDCC4F4FCECF0F0CA9B1B03071F3F2727373B6949515151494858D4F4F4E4ECECECAEB6B6B6B2B2BABA9A9A9A9A9A92929292929282,
		ram_block1a_98.operation_mode = "rom",
		ram_block1a_98.port_a_address_clear = "none",
		ram_block1a_98.port_a_address_width = 12,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "none",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 0,
		ram_block1a_98.port_a_first_bit_number = 98,
		ram_block1a_98.port_a_last_address = 4095,
		ram_block1a_98.port_a_logical_ram_depth = 4096,
		ram_block1a_98.port_a_logical_ram_width = 256,
		ram_block1a_98.ram_block_type = "M144K",
		ram_block1a_98.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "none",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "sinc_table0.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'hF4F4F4F4F4F4F4F4E4E4E4E4E4F4F4F4FCFCE8E8C8C8D8D8584848485051510101013131292B2F3F3F2F27373707071F1F4F4F5BD3C3E3F3F9E8E8F8E0C4D4948C9C9C8CB4B4223A3A2A5252435F4F4F7767757D299981819989B9A4A6FEEEDEC6524A4A7A22302C1D05150D99F9E1F3EBDBC7D78EBEA630281800504C7C6577EBD3839BABA7B5ADDC40584870623E0E061E8BB3E1F9C5C5DDE5B12A3A120E1E667C78C0D9C9B5BFAFB78B5B52687C640C1C80BABAA7DFCFC7F961211904143E62FADAC2DEA5A5B901017B676E5E429AB0A4BC94CDDB736B771F0F3438A0D0DCC6FEFAA31B110D7D754950DAAEB6BE8290D9616D55470B33ABA6D6CCC0F8E000,
		ram_block1a_99.mem_init1 = 2048'hE0E8D0D48CA6AB3B134F65657DD180AAB6BEDEC64A71710D05153BB3EBCAD6FEA4201810016F777FCBC3BBB9A48C94506A62725F0727B9A189D9D5EEEE720A0A123C2C75D9C1C1FBA7A79F86027860605C4404BAA3B39B8FD7FDED714808102C3E3606DAC2D3F9EDF58D9D01293B22724E5E467EE8A0B08899859DEFF7635B4B53433C2C342C1C80D0C8FAE6F6FFCFD7871B093121213D4D55445C5EE2F2EAEA9A86969E8E94A5A5F969615141495D4F47773F2F3F3222829A9A8A9090E4ECFCFCF4E4E4F4DCC8C9D15153030B3B3B3B27272737373F3F2F0F070717135151494949494858D0F0F0F0F0F0F0F0E8E8E8ECECECECECECECECECE4E4E4E4E4E4F4,
		ram_block1a_99.operation_mode = "rom",
		ram_block1a_99.port_a_address_clear = "none",
		ram_block1a_99.port_a_address_width = 12,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "none",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 0,
		ram_block1a_99.port_a_first_bit_number = 99,
		ram_block1a_99.port_a_last_address = 4095,
		ram_block1a_99.port_a_logical_ram_depth = 4096,
		ram_block1a_99.port_a_logical_ram_width = 256,
		ram_block1a_99.ram_block_type = "M144K",
		ram_block1a_99.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "none",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "sinc_table0.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'hB3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3ABABBBBB9B9B9B9B1B0B0B0B0B0A0A5A5A5A5A5A42404444445454545464646C6C7C7C7C7C6C6C6C64747474644040001818180808089A929282A2A2B3BFAFAFAFBFBFB7E7C7D7D7DFCFCFDBD9D1C1E1F1716969693939250414140C0C0C1C1E062632326A6A7AFAE2C2D2D2CECEDFDDC5E5B5BDADB9B9A181111909091B5767777F6E6E7E7642525A4A0A9090A0BCBCACA4B4848D9DD9C3D3D3EB6B7B6367770F0F1F15051038283830A0F0D8CCCCD6C6CEFEEEE2B3A3AB1B0B01150D2D3D75657179495052C2DADEA6B6B6AEBE9E82909888D971617D7D6D55554F1B1B0333332ABAA68694CCCCD4C0E0F8E8E0F000,
		ram_block1a_100.mem_init1 = 2048'hF0E0F8E8E8D0C4D4CC8CB6A6B62A2B1B0313434B5F6575756D7D49D1918098A8A2B6A6BEBECED6C6425A6A787161792D0D1505151D2DBBB3A3F3EBCADAC6C6D6CEFCFCA430382818100010190D7F7767777F6FDBD3C3D3D38BB9B9A5A4B4AC8C9C84845058487A7A6262727E4E5E570707171F2FA9B1A1A1B1B9A9C9D1D5C5C5DDDDEEEEF6F6E66A3A3A0A021212120A0A1E1C24242434746C6D7D7DD1C1C1C1D1D9C9C9C9D3F3F3A7A7AFBFBFBFAFAFA7979797878A8A0A1A1A1A00006060707078787868686C6C74747474744444444C4C4C5C5C5C5C5C5C5454444002020202020203139BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB3B3B3B3B3B3B3,
		ram_block1a_100.operation_mode = "rom",
		ram_block1a_100.port_a_address_clear = "none",
		ram_block1a_100.port_a_address_width = 12,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "none",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 0,
		ram_block1a_100.port_a_first_bit_number = 100,
		ram_block1a_100.port_a_last_address = 4095,
		ram_block1a_100.port_a_logical_ram_depth = 4096,
		ram_block1a_100.port_a_logical_ram_width = 256,
		ram_block1a_100.ram_block_type = "M144K",
		ram_block1a_100.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "none",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "sinc_table0.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'hCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBD3D3D3D3F3F3F3F373636363636363636363636373737777777777777767676F6F6F6F6F6F7F7F7F7F7F7F7F6F4F4F0F070707171717151515050505040818181818181808282828203030303030202020A0B8B8B8F8F8ECCCCCCCD4D4D4D4D6C6C6C6C6DEDEDEDECEEEEEEEF2F2F3F3E3E3A3ABBBBBBBAB8B0B031313111505050D1D1D1D1D2D2D2535757575656969797979494040405252524ACACADADEDEA6A6A6A6B6B6BEAEAEAEBEBE968282809098988888C9D9D1716161657D7D7D7D6D6D65555557474F4B1B1B1B03032333333B2B2AAABAB6B6A686869CDCDCCCCCCCD4D4C0E0E0F8F8F8E8E8E0F0F0F000,
		ram_block1a_101.mem_init1 = 2048'hF0F0E0E0E0F8F8E8E8E8D0D0C0C4C4D4DCCC8C8C9CB6A6A6A6B6B22A2A2B3B1B1303031313534B4B4F5F7F6D65657575756D6D7D7D5DC9C1C19191908088889898AAAAA2B6B6B6A6AEAEBEBEBECEC6C6D6D6D6424A4A5A5A5A686860617171716169693D3D3D0D0D0505151515050D0D0D1D1D3DBBA3A3A3B3B3B3F3EBEBEBEBFBFBDADAC2C2C2C6D6D6D6DECECECECECEDEDCF4F4F4E4A4A4A4B4B4383838382828282828301010101010000000000008181818181D1D1D0D0D0D070767677777777777777777776F6F6F6F6F6F6F6F6F6F6F7F7F7F7F7F7F777777737373737373737363E3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CBCBCBCBCBCBCB,
		ram_block1a_101.operation_mode = "rom",
		ram_block1a_101.port_a_address_clear = "none",
		ram_block1a_101.port_a_address_width = 12,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "none",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 0,
		ram_block1a_101.port_a_first_bit_number = 101,
		ram_block1a_101.port_a_last_address = 4095,
		ram_block1a_101.port_a_logical_ram_depth = 4096,
		ram_block1a_101.port_a_logical_ram_width = 256,
		ram_block1a_101.ram_block_type = "M144K",
		ram_block1a_101.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "none",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "sinc_table0.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACADADADADADADADADADADADADADADEDEDEDEDEDEDECECEC6C6C6C6C6C6C6C6C6C6C6C6C6D6F6F6B6B6B6B6B6B6B6B6B6B6A6A6A6A6AEAEAEAEAEAEAEBEBEBEBEBEBEBEBEBEBEAEAEAEAEA6A6A6A6A6B29292929292929290808080808888888898989898989899998989C9C1C1C1C1D1F171717171717565656D6D6D6D6D7D7D7D7D7D7D7D6D6565656565555555555757574F4F4F4F4B4B1B1B1B1B1B1B13030303030323333333333B3B2B2B2A2A2AAABABABEB6B6B6B6A6A6A6868684949C9CDCDCDCCCCCCCCCCCC4D4D4D4D4D0D0C0E0E0E8E8E8F8F8F8F8F8E8E8E8E0E0E0F0F0F0F0F0F000,
		ram_block1a_102.mem_init1 = 2048'hF0F0F0F0F0E0E0E0E0E0F8F8F8F8F8E8E8E8E8E8F8D0D0D0D0C0C4C4C4C4D4D4DCDCDCCCCC8C8C8C8C9CBCBEB6B6A6A6A6A6A6B6B6B6323A3A2A2A2B2B2B2B3B3B1B1B13030303030303131313535B5B4B4B4B4F4F4F5F5F5F7D7D757565656565656575757575757D7D6D6D6D6D6D6D6D7D7D5DD9D1D1D1C1C1C181818181819191909098989898888888888888888888989AB2B2B2B2B2B2B2A2A2A6A6A6A6A6A6A6A6A6BEBEBEBEBEBEBEBEBEBEBEBEAEAEAEAEAEAEAEAEAEAEA6A6C6C6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C6C6C6CECECECACACACACACACACACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A,
		ram_block1a_102.operation_mode = "rom",
		ram_block1a_102.port_a_address_clear = "none",
		ram_block1a_102.port_a_address_width = 12,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "none",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 0,
		ram_block1a_102.port_a_first_bit_number = 102,
		ram_block1a_102.port_a_last_address = 4095,
		ram_block1a_102.port_a_logical_ram_depth = 4096,
		ram_block1a_102.port_a_logical_ram_width = 256,
		ram_block1a_102.ram_block_type = "M144K",
		ram_block1a_102.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "none",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "sinc_table0.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B0B0B0B0B0B0B0B0B0B0B1B1B1B1B1313131313131313131313131313131313030303030303030303032323232323232323333333333B3B3B3B3B3B3B3B3B3B3A3A2A2A2A2A2A2A2A2A2AAAAAAAAAAAAEBEBEB6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6868686868484849C9C9C9C9C9CDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCC4C4D4D4D4D4D4D4D4D4D0D0D0D0D0C0C0C0E0E0E0E0E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_103.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0F0F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8F8D8D8D0D0D0D0D0D0D0C0C0C0C4C4C4C4C4C4C4C4C4D4D4D4D4DCDCDCDCDCDCDCCCCCCC8C8C8C8C8C8C8C8C8C9C9C9CBEBEB6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6323A3A3A3A3A3A3A3A3A3A3A2A2A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B131313131313131313131313131313131313030303030303030303030303030303030303030303030B0B4B4B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F,
		ram_block1a_103.operation_mode = "rom",
		ram_block1a_103.port_a_address_clear = "none",
		ram_block1a_103.port_a_address_width = 12,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "none",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 0,
		ram_block1a_103.port_a_first_bit_number = 103,
		ram_block1a_103.port_a_last_address = 4095,
		ram_block1a_103.port_a_logical_ram_depth = 4096,
		ram_block1a_103.port_a_logical_ram_width = 256,
		ram_block1a_103.ram_block_type = "M144K",
		ram_block1a_103.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "none",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "sinc_table0.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_104.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8D8D8D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC9C9C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C,
		ram_block1a_104.operation_mode = "rom",
		ram_block1a_104.port_a_address_clear = "none",
		ram_block1a_104.port_a_address_width = 12,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "none",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 0,
		ram_block1a_104.port_a_first_bit_number = 104,
		ram_block1a_104.port_a_last_address = 4095,
		ram_block1a_104.port_a_logical_ram_depth = 4096,
		ram_block1a_104.port_a_logical_ram_width = 256,
		ram_block1a_104.ram_block_type = "M144K",
		ram_block1a_104.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "none",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "sinc_table0.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_105.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_105.operation_mode = "rom",
		ram_block1a_105.port_a_address_clear = "none",
		ram_block1a_105.port_a_address_width = 12,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "none",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 0,
		ram_block1a_105.port_a_first_bit_number = 105,
		ram_block1a_105.port_a_last_address = 4095,
		ram_block1a_105.port_a_logical_ram_depth = 4096,
		ram_block1a_105.port_a_logical_ram_width = 256,
		ram_block1a_105.ram_block_type = "M144K",
		ram_block1a_105.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "none",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "sinc_table0.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_106.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_106.operation_mode = "rom",
		ram_block1a_106.port_a_address_clear = "none",
		ram_block1a_106.port_a_address_width = 12,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "none",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 0,
		ram_block1a_106.port_a_first_bit_number = 106,
		ram_block1a_106.port_a_last_address = 4095,
		ram_block1a_106.port_a_logical_ram_depth = 4096,
		ram_block1a_106.port_a_logical_ram_width = 256,
		ram_block1a_106.ram_block_type = "M144K",
		ram_block1a_106.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "none",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "sinc_table0.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_107.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_107.operation_mode = "rom",
		ram_block1a_107.port_a_address_clear = "none",
		ram_block1a_107.port_a_address_width = 12,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "none",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 0,
		ram_block1a_107.port_a_first_bit_number = 107,
		ram_block1a_107.port_a_last_address = 4095,
		ram_block1a_107.port_a_logical_ram_depth = 4096,
		ram_block1a_107.port_a_logical_ram_width = 256,
		ram_block1a_107.ram_block_type = "M144K",
		ram_block1a_107.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "none",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "sinc_table0.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_108.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_108.operation_mode = "rom",
		ram_block1a_108.port_a_address_clear = "none",
		ram_block1a_108.port_a_address_width = 12,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "none",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 0,
		ram_block1a_108.port_a_first_bit_number = 108,
		ram_block1a_108.port_a_last_address = 4095,
		ram_block1a_108.port_a_logical_ram_depth = 4096,
		ram_block1a_108.port_a_logical_ram_width = 256,
		ram_block1a_108.ram_block_type = "M144K",
		ram_block1a_108.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "none",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "sinc_table0.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_109.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_109.operation_mode = "rom",
		ram_block1a_109.port_a_address_clear = "none",
		ram_block1a_109.port_a_address_width = 12,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "none",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 0,
		ram_block1a_109.port_a_first_bit_number = 109,
		ram_block1a_109.port_a_last_address = 4095,
		ram_block1a_109.port_a_logical_ram_depth = 4096,
		ram_block1a_109.port_a_logical_ram_width = 256,
		ram_block1a_109.ram_block_type = "M144K",
		ram_block1a_109.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "none",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "sinc_table0.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_110.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_110.operation_mode = "rom",
		ram_block1a_110.port_a_address_clear = "none",
		ram_block1a_110.port_a_address_width = 12,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "none",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 0,
		ram_block1a_110.port_a_first_bit_number = 110,
		ram_block1a_110.port_a_last_address = 4095,
		ram_block1a_110.port_a_logical_ram_depth = 4096,
		ram_block1a_110.port_a_logical_ram_width = 256,
		ram_block1a_110.ram_block_type = "M144K",
		ram_block1a_110.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "none",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "sinc_table0.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_111.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_111.operation_mode = "rom",
		ram_block1a_111.port_a_address_clear = "none",
		ram_block1a_111.port_a_address_width = 12,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "none",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 0,
		ram_block1a_111.port_a_first_bit_number = 111,
		ram_block1a_111.port_a_last_address = 4095,
		ram_block1a_111.port_a_logical_ram_depth = 4096,
		ram_block1a_111.port_a_logical_ram_width = 256,
		ram_block1a_111.ram_block_type = "M144K",
		ram_block1a_111.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "none",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "sinc_table0.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'hC7E7F7EFEFFFEFB7A79783939BAB3971454C5C74328A828EEFE5C9412D371EF2EAC49539434F7E80B4EC5B631528FACE2A1565C3B6D06107A3C4F81E7FD9B6526C898FE21C7BC7887E53AD761AA5FB0478A79D40BED1037CA1075CBAE525DA9D77B0E305C88A6DAE680BDC1E59BA69AFEC33F1064D9E4883104F9D468D5A009B48975C841F449F58C239F823A8F339C24B9857DC3DE66CAF44C19A79F233D05B9A69E3208546A53CDF5C892AE9589B6EED1E9FE8639211E4679C29EA538035DE4DB8A356FD6C9302F84F962958C3768D30E35EE5380BF36C95229B447DC22BBC45F9421FA449F26F942913DE619825BEC368D52FB20964D962BF04F0DB46BD00,
		ram_block1a_112.mem_init1 = 2048'hB15E6FD030A70EF9C067D63988A357CC698A3714E94AFF3494AB4AFF54B1324BEC4DA20395FE5FF8119677DCF91A9B74D572A3096CEF5CB91AC364851631C043B615C4779001F263943766D502B360D90AAD7CCF14A5669118EB789313C82BBA55D61DFC67AC4FC604CFF435FE758E45851ED12AE1FA22E932A976ADF72CB562B86328FF64AE7D32E12BF43754DA09C68467A8FA3DDE194BAC6731D2065DFA285F887A27D5827DEB8A5423C91E32CD8E605D93F41833FD907E41ADC37C3087E9142ADEB1857A46B483CF780C32D3E5A10C7E5A9DB9CB67621034B5DBCFAF21101C6EF2C38DB5AD99435E766E7228009C958DA5A3ABE3F3FBFBE7C7CFCFCFD7D7,
		ram_block1a_112.operation_mode = "rom",
		ram_block1a_112.port_a_address_clear = "none",
		ram_block1a_112.port_a_address_width = 12,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "none",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 0,
		ram_block1a_112.port_a_first_bit_number = 112,
		ram_block1a_112.port_a_last_address = 4095,
		ram_block1a_112.port_a_logical_ram_depth = 4096,
		ram_block1a_112.port_a_logical_ram_width = 256,
		ram_block1a_112.ram_block_type = "M144K",
		ram_block1a_112.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "none",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "sinc_table0.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'hCDEDFDF5F5E5E5FDFDEDE9F9E9C9DB83839282BAAE2E3626564C584070786995859F97A3FBEBC25C742428101A2FE7FFD3D9A12D044A727AD69DB1B9D15F7E321894BCD9C3AF2F00787CD6A3AF0D71720EAEB0D56D3B1F64C0D0AF1B794D90A2D6610517EADEAC196F7B98ACDA6F19A9DEF2041563C6B00C6B1BBDC076132DC9BE1671CFABD47017EBED023ED9B5936E08A7CF2826DBBD117E94B1FF123CD3B71856BA957B1698EF036CC68B651AB6F9172AC40F6BD4BA7519A6EC0177D8866B059E7A05CBA4147BA4C87F35CA2E71DF8C601FD9E20ED9B60049B7D00EEFF10E68B3D668AFD5006ED9936699DB6422DF3D6294996A04D3296CD2B5669AFD6300,
		ram_block1a_113.mem_init1 = 2048'h7FED025EA1CA1C21EF144ABFF10E95F10E50AB77508EF50956B12F5488F7098EF6295788F14798E43B41FEAA558BF44C13ED9247FD824E31EFD0287799647A85EF320CE3BF406E91D92698D52B44F8B749208ED1354AE4A9477894D33D01EE80016F82AC5B37B8DE321D6986A84D03A6C83617F9DCA244699FF244291FF384265AFD81B6522C99EBCE3004F3C7BD586E1A8DF5D32610E1D78334546296B3A155720284F9DDAF2A187CD083A741497C1A92B7DDD93936127AFCD591BB2F4768689496AAE3CF5D712902168EE2F8C1CD95213B035E466CF8E088948DB7ABF3634B574D4D74282830188A86869E9EC6E6EAEBF3F3F1F9F9F9F1F1F5D5DDDDDDCDCD,
		ram_block1a_113.operation_mode = "rom",
		ram_block1a_113.port_a_address_clear = "none",
		ram_block1a_113.port_a_address_width = 12,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "none",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 0,
		ram_block1a_113.port_a_first_bit_number = 113,
		ram_block1a_113.port_a_last_address = 4095,
		ram_block1a_113.port_a_logical_ram_depth = 4096,
		ram_block1a_113.port_a_logical_ram_width = 256,
		ram_block1a_113.ram_block_type = "M144K",
		ram_block1a_113.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "none",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "sinc_table0.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'hDEFEEEEEEEEEEEFEFEFEFAEAEAEAFAF2F2E3E3D3D3D3CBCB9B998D85B5A5A53D3D2D35114141584A7272667E6E4E96869A88A0B0A9FDC5D54D5F63732B3B021E0C94A4F8E0D0C8D7B7AF370B1B016D7464DCD28ABAB6AED54941717D071F92AAE2DCC4CC39310B077F73F8C08CB4BA024B6F757D0188A6BED2DA70250D013BF7DEDEB02804476B639FB5B09856767A030DADE5CAEA260C0861E7CBA3A68C48606F0FA3A1CDCC620A0E65E1CDAFB2127C7C5193BFDB4864060AABC5C1B13E1E7270CDA9AB4764701CBFF3C3E528087EF6D1B5AD4B6E6690B1B7DB6B2C04E0D6DFB90D4C62C294B1D94F6B0A94F0D3F72F096CFED2B7B5416F0E9AB8DD41230700,
		ram_block1a_114.mem_init1 = 2048'h0733C9EDB482667F49A597D2EA1C3121D7FFA80434424FBF91C0765A2A25D5E3EF1E30404DFB9B8764585E2E83F1FD4922365CE9ED97337A4C64B09FFF63413C3AD2E6ED8931375E7AA484A97B57573888C4E2CB07353958F6F69AB1754D4B238E88E0E44F03230DC5E0E886862B414D6DB39A9AB6FC50512F278BCAF4FC901A2A274F51F9BD848EA27A564D61319997EFE2FAC00C343D034BD7EFE5998088342E465A437F35AD9589B9F2EE564E522838251D05DDCBF3EBF7C69E84182830284C564E5F63EBFBA3919D85959DACB0F06862525E4E5656462E2A33312929B991958D8D8DD5D5D5FDEFEBEBE3E3F3F3FBFAFAFAFAF2F2F2F2F2F6D6DEDEDEDEDE,
		ram_block1a_114.operation_mode = "rom",
		ram_block1a_114.port_a_address_clear = "none",
		ram_block1a_114.port_a_address_width = 12,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "none",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 0,
		ram_block1a_114.port_a_first_bit_number = 114,
		ram_block1a_114.port_a_last_address = 4095,
		ram_block1a_114.port_a_logical_ram_depth = 4096,
		ram_block1a_114.port_a_logical_ram_width = 256,
		ram_block1a_114.ram_block_type = "M144K",
		ram_block1a_114.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "none",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "sinc_table0.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'hC1E1E1E1E1E1E1F1F1F1F5F5F5F5E5EDEDEDEDFDFDFDFDFDEDEFEFE7D7D7D7C7C7C7DFDB9B9B8A8AB2B2B2A2A2A23A3A2E2C041414444C5C5C4C6070706069797BE3C3979F8F8F97A7A7BFBBABA1D1C8C8584444746C6C36322A1A0A02128FAFF7E5EDFDC9D1D1C9B9A5363E2E16020A5A62786864F5CDDD8191ABA3B3AF9F47564E70706830041C8CB6ABBBE3DBCFC7D56D35201800120E76EEFAC2DBC995ADBDA51903534A76667E049888B0BDA5D7CFD34B7B273C041C08B0EAF6DECFD7ABB1211D055D666A7AC29E86BCA9B1D9415F67772B120A84BCA4F0C8D3CB373F2F1109506CF4FEC2928AB6AF2559417969770E869AA2B8E4D4CD417B233F071F00,
		ram_block1a_115.mem_init1 = 2048'h1F072F336349D5CCE4B08A929A66777F415911A5BD978AD2E2EA744C041129233FC7D7FFE2F880841C243A72435B47EFBDA199908CFE667E52421A253DBD85D9C3F3FFE69E0E102830744C55CFFBE3BB93879DA4706870485E463E2FB39B81D1EDF5E5F942120A36263E265048D1E1FDE5A79F87938B3B227C6C544C485020BAA2B78F8F97CBFBE1F1794D54440C34223A2A2212CECED7E5FDF9E1F1998991150F3F37262A7A62425A5A4854F4ECECB4B4A189999183839B9FAFE7F77F6F6F775351494858505000202C3C3C34242424BCBE9E9282828292DADADBDBC3C3C3E3E7FFFFFFFFFFFFF7E5E5E5E5E5E5E5EDEDEDEDEDEDEDEDEDEDE9C9C1C1C1C1C1,
		ram_block1a_115.operation_mode = "rom",
		ram_block1a_115.port_a_address_clear = "none",
		ram_block1a_115.port_a_address_width = 12,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "none",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 0,
		ram_block1a_115.port_a_first_bit_number = 115,
		ram_block1a_115.port_a_last_address = 4095,
		ram_block1a_115.port_a_logical_ram_depth = 4096,
		ram_block1a_115.port_a_logical_ram_width = 256,
		ram_block1a_115.ram_block_type = "M144K",
		ram_block1a_115.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "none",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "sinc_table0.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'hA8888888888888989898989898989898989898888888888888888880909090909090808484848585BDBDBDBDBDBDADADADAFA7B7B7F7F7E7E7E7CBDBDBDBDBCBCB4343535353534B6B6B7B7F7F75252424343C3C0C0C0C1410100000081898B8E0E2E2F2F6EEEEEEDED6C7C7C7DFDBDB8BA3B1B1B92929393525050D1D1D0D4554546A6A6A727262E2DADECE8696969E8CACB4B1A1A9B9B9C141555D4D4F5777676F7B7323221A1A0A009494ACBCB4E4E4F8F8C8C0D3DBCBCF77372F3F3F27031919090151786C7CF4E4ECDEDAC2929A8AA2B2B6AFAF35050D5959414179696977772E0E96868A9A9AA2A2B8ECE4D4D4CCCD5541697B3323233F0F07171F0F00,
		ram_block1a_116.mem_init1 = 2048'h0F1F0707172F2B332363595941D5D4CCFCF4A4B0B88A9292829A1E2676776F7D7141415949413125ADBDB7A7969E8A92D2C2EAFAE6E4747C4C5C14010919292133332F3F57C7C7DFDFCBF3F2E8E8F8B080949C8C0C14142C2A3A7263635B4B4B5757474FFDBDA5A1B1B9A9899190808C9CDEF6E6E6FE7E6E6272524A4A4A1A1000053D3D3D25253535BD898999D1D1C3CBDBDBFBE7E7E6F6FEFEEEEE8696961208080818101000202828383C3C24246464755D5D5D4F4F4743535353DBCBCBCBEBEBF3F3F3F3F3A3A3AFAFAFAFBFBFBFB7B59595858585858D8D8C8C9C9C9C9C9890909090909090808080808080808888888888888888888888A8A8A8A8A8A8,
		ram_block1a_116.operation_mode = "rom",
		ram_block1a_116.port_a_address_clear = "none",
		ram_block1a_116.port_a_address_width = 12,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "none",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 0,
		ram_block1a_116.port_a_first_bit_number = 116,
		ram_block1a_116.port_a_last_address = 4095,
		ram_block1a_116.port_a_logical_ram_depth = 4096,
		ram_block1a_116.port_a_logical_ram_width = 256,
		ram_block1a_116.ram_block_type = "M144K",
		ram_block1a_116.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "none",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "sinc_table0.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'h8C8C8C8C8C8C8C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C94848484848484848484848484B4B4B4B4B4B4B4B4B4B4BCACACECECECECECE8F8F8F8F8F8F8F0F0E0E0E0E0E0C0C0D0D0D0DADADBDBCBCBCBCBCBCBD3D7D7D7D7D7C747672F2F2F3F3F3F3F3F2F27272727373333331B090909090919111111110101014958587C7C7C646464E4F4F4F4FCECECECEECED6D2D2D2C2C28A8A9A9A9A9A82A2A2A2B6BEBEBFAFAFAFA5353515050D4D4D5959595141414141797979696961657777777F2F0E0E1E96969686828A9A9A9AB2A2A2A2A2B8B8B8ECECE4E4D4D4D4CCCCCDCD555551414169697B3B33232323233B3F1F0F07070717171F0F0F0F00,
		ram_block1a_117.mem_init1 = 2048'h0F0F1F1F1F07070717173F3F2F2B2B33333363636B5959594941C5D5D5D4CCCCCCFCFCF4E4E4A4B0B8B8BAAA8A82929292828A8A9E9E1E16262666777F7F6F6F6D6D717151414149495959594141410131353D2DADADADB5B7B7B7A6A68E9E9E9A9A8A8282C2D2D2D2DACAEAEAEAFAF6F6F4F4E4E4EC6C7C7C7C5C4444440404141119191909090909013131313131232B2B2B2B3F3F3F3F37372727474747C7DFDFDFDFDFDFCFCFC7C7C7C3C3D3D3D3D3D2FAFAFAE8E8E8E8E8E8E8E0F0F0F0F0F0F0F0F0F0F0A0A0ACACACACACACACACAC8C8C9C9C9C9C94949494949494949494949494949494848484848484848C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C,
		ram_block1a_117.operation_mode = "rom",
		ram_block1a_117.port_a_address_clear = "none",
		ram_block1a_117.port_a_address_width = 12,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "none",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 0,
		ram_block1a_117.port_a_first_bit_number = 117,
		ram_block1a_117.port_a_last_address = 4095,
		ram_block1a_117.port_a_logical_ram_depth = 4096,
		ram_block1a_117.port_a_logical_ram_width = 256,
		ram_block1a_117.ram_block_type = "M144K",
		ram_block1a_117.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "none",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "sinc_table0.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'h3535353535353525252525252525252525252525252525252525252D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D59494949494949414141414141414141515151515151515151515151514949494949494949696969697979797979797171717161656565656767676767777F7F7F7F7F7F7F3F2E2E0E0E0E060606869696969696969696968E8A8A8A8A8A8A8A9A9A9A9A92B2B2B2A2A2A2A2A2A2A2A8B8B8B8B8B8F8F8ECECECE4E4E4E4E4D4D4D4D4D4DCDCCCCCCCCCCCCDCDDD55555555515141414169696969697B7B7B3B3B3333232323232323233B3B3F3F3F1F1F0F0F0707070707171717171F1F1F0F0F0F0F0F0F00,
		ram_block1a_118.mem_init1 = 2048'h0F0F0F0F0F1F1F1F1F1F171707070707070717171F3F3F3F2F2F2B2B2B2B333333333333232363636B6B697959595959594941414545C5C5D5D5D5D4DCDCCCCCCCCCCCCCECFCFCF4F4F4F4F4E4E4E4A4A4A0A8B8B8B8B8B8BABABAAAAA8282828282929292929292929A8A8A8A8A8A8E8E8E8E9E9E961616161636262626666666676F6F6F7F7F7F7F7F7F7F7F7F7F6D6565656561616161616171715151515159595959595949494949494949494949494941414151515151515151515151515151515151515101010D0D0D0D0D0D0D0D0D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D3D3D3D3D3D3D3D3535353535353535353535353535353535,
		ram_block1a_118.operation_mode = "rom",
		ram_block1a_118.port_a_address_clear = "none",
		ram_block1a_118.port_a_address_width = 12,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "none",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 0,
		ram_block1a_118.port_a_first_bit_number = 118,
		ram_block1a_118.port_a_last_address = 4095,
		ram_block1a_118.port_a_logical_ram_depth = 4096,
		ram_block1a_118.port_a_logical_ram_width = 256,
		ram_block1a_118.ram_block_type = "M144K",
		ram_block1a_118.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "none",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "sinc_table0.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'hA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B8F8F8F8F8F8FCFCFCFCFCFCFCF4F4F4F4F4F4F4F4F4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4C4C4C4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCDCDCDCDCDC5C5C54555555555555555555555515151515151514141414149696969696969696969696B7B7B7B7B7B3B3B3B3B3B33333333332323232323232323232323232323333B3B3B3B3F3F3F3F3F1F1F1F1F1F0F0F0F0F0F0707070707070707071717171717171717171F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_119.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F17171717070707070707070707070707171717171F1F1F1F3F3F3F3F3F2F2F2F2B2B2B2B2B2B2B2B232333333333333333333333333333332323236363636B6B6B6B6B6B696969797959595959595959595959595951414141414145454545454545C5C5C5C5C5D5D5D5D5D5D5D4DCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCECECECECE4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4A4A4A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8,
		ram_block1a_119.operation_mode = "rom",
		ram_block1a_119.port_a_address_clear = "none",
		ram_block1a_119.port_a_address_width = 12,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "none",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 0,
		ram_block1a_119.port_a_first_bit_number = 119,
		ram_block1a_119.port_a_last_address = 4095,
		ram_block1a_119.port_a_logical_ram_depth = 4096,
		ram_block1a_119.port_a_logical_ram_width = 256,
		ram_block1a_119.ram_block_type = "M144K",
		ram_block1a_119.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "none",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "sinc_table0.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'h6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B3B3B3B3B3B3B3B3B3B3B3B3B33333333333333333333333333333333333333333333333333333333333333333333232323232323232323232323232323232323232323232323232323232323232323232B2B2B2B3B3B3B3B3B3B3B3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_120.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717170707070707070707070707070707070707070707070707070707071717171717171F1F1F1F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F3F3F3F3F3F2F2F2F2F2F2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B23232323232323232323232323333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333363636B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B,
		ram_block1a_120.operation_mode = "rom",
		ram_block1a_120.port_a_address_clear = "none",
		ram_block1a_120.port_a_address_width = 12,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "none",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 0,
		ram_block1a_120.port_a_first_bit_number = 120,
		ram_block1a_120.port_a_last_address = 4095,
		ram_block1a_120.port_a_logical_ram_depth = 4096,
		ram_block1a_120.port_a_logical_ram_width = 256,
		ram_block1a_120.ram_block_type = "M144K",
		ram_block1a_120.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "none",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "sinc_table0.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_121.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717171717171717171717171707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_121.operation_mode = "rom",
		ram_block1a_121.port_a_address_clear = "none",
		ram_block1a_121.port_a_address_width = 12,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "none",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 0,
		ram_block1a_121.port_a_first_bit_number = 121,
		ram_block1a_121.port_a_last_address = 4095,
		ram_block1a_121.port_a_logical_ram_depth = 4096,
		ram_block1a_121.port_a_logical_ram_width = 256,
		ram_block1a_121.ram_block_type = "M144K",
		ram_block1a_121.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "none",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "sinc_table0.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'h17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_122.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_122.operation_mode = "rom",
		ram_block1a_122.port_a_address_clear = "none",
		ram_block1a_122.port_a_address_width = 12,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "none",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 0,
		ram_block1a_122.port_a_first_bit_number = 122,
		ram_block1a_122.port_a_last_address = 4095,
		ram_block1a_122.port_a_logical_ram_depth = 4096,
		ram_block1a_122.port_a_logical_ram_width = 256,
		ram_block1a_122.ram_block_type = "M144K",
		ram_block1a_122.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "none",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "sinc_table0.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_123.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_123.operation_mode = "rom",
		ram_block1a_123.port_a_address_clear = "none",
		ram_block1a_123.port_a_address_width = 12,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "none",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 0,
		ram_block1a_123.port_a_first_bit_number = 123,
		ram_block1a_123.port_a_last_address = 4095,
		ram_block1a_123.port_a_logical_ram_depth = 4096,
		ram_block1a_123.port_a_logical_ram_width = 256,
		ram_block1a_123.ram_block_type = "M144K",
		ram_block1a_123.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "none",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "sinc_table0.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_124.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_124.operation_mode = "rom",
		ram_block1a_124.port_a_address_clear = "none",
		ram_block1a_124.port_a_address_width = 12,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "none",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 0,
		ram_block1a_124.port_a_first_bit_number = 124,
		ram_block1a_124.port_a_last_address = 4095,
		ram_block1a_124.port_a_logical_ram_depth = 4096,
		ram_block1a_124.port_a_logical_ram_width = 256,
		ram_block1a_124.ram_block_type = "M144K",
		ram_block1a_124.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "none",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "sinc_table0.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_125.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_125.operation_mode = "rom",
		ram_block1a_125.port_a_address_clear = "none",
		ram_block1a_125.port_a_address_width = 12,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "none",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 0,
		ram_block1a_125.port_a_first_bit_number = 125,
		ram_block1a_125.port_a_last_address = 4095,
		ram_block1a_125.port_a_logical_ram_depth = 4096,
		ram_block1a_125.port_a_logical_ram_width = 256,
		ram_block1a_125.ram_block_type = "M144K",
		ram_block1a_125.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "none",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "sinc_table0.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_126.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_126.operation_mode = "rom",
		ram_block1a_126.port_a_address_clear = "none",
		ram_block1a_126.port_a_address_width = 12,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "none",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 0,
		ram_block1a_126.port_a_first_bit_number = 126,
		ram_block1a_126.port_a_last_address = 4095,
		ram_block1a_126.port_a_logical_ram_depth = 4096,
		ram_block1a_126.port_a_logical_ram_width = 256,
		ram_block1a_126.ram_block_type = "M144K",
		ram_block1a_126.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "none",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "sinc_table0.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_127.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_127.operation_mode = "rom",
		ram_block1a_127.port_a_address_clear = "none",
		ram_block1a_127.port_a_address_width = 12,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "none",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 0,
		ram_block1a_127.port_a_first_bit_number = 127,
		ram_block1a_127.port_a_last_address = 4095,
		ram_block1a_127.port_a_logical_ram_depth = 4096,
		ram_block1a_127.port_a_logical_ram_width = 256,
		ram_block1a_127.ram_block_type = "M144K",
		ram_block1a_127.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "none",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "sinc_table0.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'h09011111232332263666CEDECEDEF2E0B888851D2D677B5B53AEA48880F877571B318DCCE2860E3951C5A29AFC685B2F8BFC6C1A2FD9AD967245B98FE0143BCFE11E72F5896648A5CB0428C7A56A46B1DF1630CF0972B7816ABCCB1A7CAB594EBD6B38CD1F60B3650ED90364BF6D82D11BD42F6CA279B2D9578C470CC303C823A8FA35FE3DF4672DEE3DF667A45F1D8E4F9C5FC415E665BF6EB9AA4B9803D021BE6DFC07C459AA73E01E9744BB22E158976CF5328B45FE378841DA37EC4102BF74CF02A17CD71AB964CE2BA0855EF3309D7CF30685696AC724A14ACF2A814566CB0CAD4AC366208166EB0AAD28CBEF2C892CE742A5A500E7668124A5C366A500,
		ram_block1a_128.mem_init1 = 2048'hBD46DBF004BF62D96419A23FCD70CB962FD06DF60239845FE219A43D42E61D803BC64DB08B16FD419A378CF178870EF158C32E945B6AA50CF37A911CEF42C920AFCE51BA7BD41DBE63C80BA665EC1A9071AA0FC457BA69EA139047BE3DEE5F8053D221F261B0429594479407F635E675BF6E2DBE75A66FED3EF5B67DB832F1BA71B278B7BE6D874893D802ED367DA75893C43EE5BA48934C3EE1125CAD7230C7FC3AD98F6AA1D75432D5947ADD9F781CE3E1047ADDA3621CBBC7380EF3DD225E618DF34C308FE3DD38064BFD95BA4E482587EBEC482A3FDBF1F5800A3E7C49D9B7A392CE7C6450081F27BFB3C9DDD5CCE4F8F2322A260E0E060E0E0703131919,
		ram_block1a_128.operation_mode = "rom",
		ram_block1a_128.port_a_address_clear = "none",
		ram_block1a_128.port_a_address_width = 12,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "none",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 0,
		ram_block1a_128.port_a_first_bit_number = 128,
		ram_block1a_128.port_a_last_address = 4095,
		ram_block1a_128.port_a_logical_ram_depth = 4096,
		ram_block1a_128.port_a_logical_ram_width = 256,
		ram_block1a_128.ram_block_type = "M144K",
		ram_block1a_128.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "none",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "sinc_table0.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'h1E161616040404101000282838382838704055DDCDDFD7E7F7ABBB83939B0C346C7C50485A26BEA7979BC1F9E56D561A223EB6CCC1F9B58F072A7A545CA0A38F8771795434BA9AD7F519193672D0FCBD9B777740A0AECBFB7D192ACECAB91D2B6EDCB88D6B7B1CA8D6F701157ACEBC9967538CB8CA67112CDAA6116D5EA09C4B3709FCC23F09E69AA4596F80FC631F71CEB20D6996B845339DE08E116D82BE51238EF03F13E48A35598BE4483FD1FC2A41E59A74339AEC0347E89E75519E780BA7E00E6BD9967015BFF81F73B006698DCE6807C5A007E1AA4E29AFCC2A67C4226585E2640BE90C4BE98E4829CFC82BCF886A4583E205C3E00643A1C641A3C600,
		ram_block1a_129.mem_init1 = 2048'hDEBB4196B16D0EF0B70DC8B65102EE5917E4AA5F7CA24539FAC4037D9C5B6586DA3D53C02C5B95F64B0DE2305FFB944629CDC2355D92345B8BE4422DE1826C6B87681A97F91E30FD8F604C8BE50A23C58B3658BFD35826CBED027EF19F620CBFD33C22CFB11E62CCB3CF601CD3ED107ECAB58B6618A5D32D00FEC3B50A7688BDC37E08B0C7A93542FE89A5576A1CB0E75B380CE2D7912D4E7A9481E3473A1CDCEBCF09294CE2B295B173563AB89CFBFB0F292844C6F2979D39694656B2B88DC5F36B0F1430A8DCD6EBFBA70D1D20786656CEB2A9B58D95497B636E7E461C1088B0BCA5E5DFD7CBCBD3FB6B67253D35341C08000000080808000000080C0C0E0E,
		ram_block1a_129.operation_mode = "rom",
		ram_block1a_129.port_a_address_clear = "none",
		ram_block1a_129.port_a_address_width = 12,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "none",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 0,
		ram_block1a_129.port_a_first_bit_number = 129,
		ram_block1a_129.port_a_last_address = 4095,
		ram_block1a_129.port_a_logical_ram_depth = 4096,
		ram_block1a_129.port_a_logical_ram_width = 256,
		ram_block1a_129.ram_block_type = "M144K",
		ram_block1a_129.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "none",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "sinc_table0.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'hA0A8A8A8B8B8B8B8B8A8A0A0A0A0B0B0B080858D9D9F9F8F8FD7D7E7E7EF7B7B6363534B491D1504243C2C2430A88AD2C2CEDEE6F7FFAB91011911253D6D764A5AD2CAFEA6BC84918971697F675F431A20B4AC84DCC2FBE37F070D312970CCC6DAE2BA970D1569615F46AEB2A08CD4ED635B1F072DB0C8CCF6BA03073D7541CA96B6AA80557D73030FBEB0D8CC67131B3D65C0C8B6B61B496D6503BABED4C0692F0B13F4DCD8BA2707616DCD9AB2B654797D0F83E0C4C02B0F0F79F4D4B2325559799F9EAAC444212707E0E88C2A2B4F69E986A2E245452387C6E0C4062B0FCDE88C8E2A494DA98A8EE8480D2B0BCCE8880E234145A082866041052382C4E000,
		ram_block1a_130.mem_init1 = 2048'hF8DC9A2B0D656096B6B85D6D2B0EE6F0D0371B4B6CC88AB65351750F8AEECC49351753F4DC882A4F436184B2FA5E5D3917D7F2C08C290B47E38084AE4A4F250181EEFA5A343513FBEF888024464B6FAD81A0EE4E0A2515D9FBFE9630384D47E3A78CB870565F2BA185DDFAF2162C2941DDFFE3828C3C704A4FA7B39984E47A52062F3191C9F7F7AA021C2C645953E7BFB38890646C724A133FADB1C9D1FCE63E021A043C65D1D9C3FFA7BE8A1008746C645A431B83BFA7B589C1D8C07C6E663E02021A013DBDE5FDD9C1C9DBC3EEBEB6AE2E1210080810546C6465757D6F63E3DBDBD393838B8F8F97B7B7BFBDADA5A4A4A0A8A8A8A8A8A8A0A0A0A0A0A0A0A0,
		ram_block1a_130.operation_mode = "rom",
		ram_block1a_130.port_a_address_clear = "none",
		ram_block1a_130.port_a_address_width = 12,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "none",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 0,
		ram_block1a_130.port_a_first_bit_number = 130,
		ram_block1a_130.port_a_last_address = 4095,
		ram_block1a_130.port_a_logical_ram_depth = 4096,
		ram_block1a_130.port_a_logical_ram_width = 256,
		ram_block1a_130.ram_block_type = "M144K",
		ram_block1a_130.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "none",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "sinc_table0.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'h4D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5D6D68606062627272727262626AEAEAFAFADAC2C2868696969E8E8E8E96B4B4A4A8A8B8B9B1E1C15159594D4555576F6F6F7773232B1B1A02829A9C8CA4B4FCECE8F0C0C8DAD3C34F3F27273F3F031119094174ECECF4E4CADA82829AA6A6BF2D05594951516975772F9E828A9AA2B8FCE4FCCC41594B332F27370F1380E8F0ECFCC4DC9A823B233F2F555D417169F0AE96968AB2AAF0655D4559612B3B279F869AE0F0E8D4CC172B333B2F174DD5E8F0E8968E96A23A637D455D4539A3BA869E86F0E8F04D550F332B330FD5CCF0E8F08C960E372B7349554DF5A8B28A968EF66879415D053F23BB82DEC4FCE0F800,
		ram_block1a_131.mem_init1 = 2048'hE0F8E4DCC6BEA32B13055D65796098968EB6A2FAC15D456D312B13039EE6FCE0C8D08C37273B035B477DE4C898809AA6BE665B41516D752D918A92A2FEE6DCC05829253D071F03F3FBE4FCC49C88B02A360F5F475B6179AD958C94AABAF2EA564E5D613921311D879FCFF2EAF2D0CC94043C30293B035F5F47FFE3F1F880948C84B4AA32724A52574F5D752D3921899985869EF6E6FAFAE2D25844041C2D2535392923135BC7D7DFEFE7F6F2E8E89090988C84941C2C2436327A6B6353535B4B4747575D6DEDA5B5B1B9B9A9A18090989898848686869EDEFEF6F6E6E6E6EA6A7A7A7272727272726A4A4A4A4848404141454545454545454D4D4D4D4D4D4D4D,
		ram_block1a_131.operation_mode = "rom",
		ram_block1a_131.port_a_address_clear = "none",
		ram_block1a_131.port_a_address_width = 12,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "none",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 0,
		ram_block1a_131.port_a_first_bit_number = 131,
		ram_block1a_131.port_a_last_address = 4095,
		ram_block1a_131.port_a_logical_ram_depth = 4096,
		ram_block1a_131.port_a_logical_ram_width = 256,
		ram_block1a_131.ram_block_type = "M144K",
		ram_block1a_131.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "none",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "sinc_table0.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'h51515151515151515151515151515151514141414143434343434353535B5B5B5B5B7B6B6B2F2F2F2F27373737373737272F2F2F2E2E3E1E9E9696828282809898989898C8C0E0E0F0F0F8FCECECECE4F4F4F4C4CCCECFDF531303030B0B3B3B332323273F3F3F2F050555555D494940D0F0F8E8E8E8F0F4F6AE8E9E9696868E8A9A92A2232B39796565655D5D4D4545595969612333BAAAA6B6969E8E8E9696C8E8E8F0F0E8E87D55454D5D1717032B3B3323233B1F07C4DCDCD4C0E0F8F8E0E0F89E8686961E0F03333B2B6371794D4555554D4DF0F0AAAAB2B28E8E96968E8EF2F068697171494D55550D0F37332B2BB3B2828EDED4C4CCFCF0E0E8F8F000,
		ram_block1a_132.mem_init1 = 2048'hF0E0E8F8F0C0CCDCC4C696BEAAA3332B2B1317474D5D556579796161F0988A86968E8EB6B6A2AAFAF2C0495D4D45557D6D25313B2B0B13138F8E96B6E6EEFCF0E0C0D8C8C0D0DC2C2C27373F2F2B13130B0B5B53476D7DFDE5E4FCD8C8808098988AA6B6BEAEAE2636764B4B5351514949797575656D3D3D3585899B9A9282828ABABEA6E6E6FEFEFEECC4C4D0D8584840415139392D2D2535373F3F2F0F071713131B0B4BC3D3D3F3FBEAEEECECF4F4F4F4FCECECCCC4D4D09090988888888880809092B2323A2A2E2E2E2E2627373737373F3F3F3F2F6F4F4747474747434353535B5B5B5B5B5B5B5B5B5B5959515151515151515151515151515151515151,
		ram_block1a_132.operation_mode = "rom",
		ram_block1a_132.port_a_address_clear = "none",
		ram_block1a_132.port_a_address_width = 12,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "none",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 0,
		ram_block1a_132.port_a_first_bit_number = 132,
		ram_block1a_132.port_a_last_address = 4095,
		ram_block1a_132.port_a_logical_ram_depth = 4096,
		ram_block1a_132.port_a_logical_ram_width = 256,
		ram_block1a_132.ram_block_type = "M144K",
		ram_block1a_132.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "none",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "sinc_table0.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'h45454545454545454545454545454545455555555557575757575757575F5F5F5F5F5F4F4F0B0B0B0B0B0B0B0B0B0B0B1B13131313131333333333232323232B2B2B2B2B3B3B3B3B3B3B333727272727272727171F1D1C1C9CDCCCCCC4C4C4C4C4D4D4D0D8D8D8C8E8E8E8E8E0F0F0F0F0F0F8E8E8E8E8ECEEB696969696868E8E8E8E9E1F1717170303032B2B3B3B3B33332323616169797D7D5D55454545455D5D5D5D5D4545C0E0F0F8F8BABAAAA2A2A2B2B2BA9E8E8E86868696969E9E8E8E86E0F0F0F07869696961717171794D4D4D4D555555550F0F0F0F333333332B2B2B2BB3B2B2B28A8E8E8ED6D4D4D4CCCCCCCCFCF0F0F0E0E8E8E8F8F0F0F000,
		ram_block1a_133.mem_init1 = 2048'hF0F0F0E0E8E8E8F8F0F0E0C0C4CCDCDCDCC4C48486969EBEAAAAA2A23333333B2B2B2B13131717474F4D4D5D5D554565656D797979796161E1E0F8D898988A86868696969E8E8EAEAEA6B6B6B6B2AAAAAAAAFAF2F2D0C0404849595D5D55554545456D7D7D7D7D7565252121393B3B3B3B0B0303030313131B9B9F8F8E86868686B6B6BEFEFEEEEEEEECE4E4F0F0F0F0F8F8E8C8C8C8C8C0D0D0D0D0D0D0D8C8CCCCCCCC8C0414143434353537372F2F2F2F2F2F2F2F273733333333333333333B3B2B2B0B0B0B0B0B0B0B0B030313131313131313131353535B5B5B5B5B5F5F4F4F4F4F4F4F4F4F4F4F4F4F4D4D454545454545454545454545454545454545,
		ram_block1a_133.operation_mode = "rom",
		ram_block1a_133.port_a_address_clear = "none",
		ram_block1a_133.port_a_address_width = 12,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "none",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 0,
		ram_block1a_133.port_a_first_bit_number = 133,
		ram_block1a_133.port_a_last_address = 4095,
		ram_block1a_133.port_a_logical_ram_depth = 4096,
		ram_block1a_133.port_a_logical_ram_width = 256,
		ram_block1a_133.ram_block_type = "M144K",
		ram_block1a_133.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "none",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "sinc_table0.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8EAEAEAEAEAEAEAEAE2E2E2E2E2E2F2F2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2AAAAAAAAAAAAAAAAAAAAAAAAAEBEBEBEBEBEBEBE9E969696969696868686868686868686868E8E8E9E9E9E9E9E9E9E9E9E9E9E96868686868280C0E0E0E0E0F0F8F8F8F8F879797979696969616161616161617171717179797D7D5D5D4D4D4D4D454545454555555555555D5D1F1F0F0F0F0F0F0F0723333333333333333B3B2B2B2B2B2B2B2BA3B2B2B2B2B2B2B2BA8E8E8E8E8E8E8E8ED4D4D4D4D4D4D4D4CCCCCCCCCCCCCCCCF4F0F0F0F0F0F0F0E8E8E8E8E8E8E8E8F8F0F0F0F0F0F0F000,
		ram_block1a_134.mem_init1 = 2048'hF0F0F0F0F0F0F0E0E8E8E8E8E8E8F8F8F8F0F0F0F0E0E0C0C4C4CCCCDCDCDCDCDCDCDCC4C4C4C48484868696969E9EBEBEBEAAAAAAAAA2A2222333333333333B3B3B2B2B2B2B2B0B0B031313131717171717474F4F4D4D4D4D4D5D5D5D555555555575656565656D6D6D696979797979797971717171616161E1E1E1E0E8E8E8E8D8D8D898989898989A929286868686868686868686868E9E9E9E9E9E9E9E9E9E9E9E9E9E968686A6A6A6A6A6A6A6A6A6A6A6A6A6A6AEBEBABABABABABABABABABABABABABABABABABABABAB2B2A2A2A2A2A2A2A2A2A2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_134.operation_mode = "rom",
		ram_block1a_134.port_a_address_clear = "none",
		ram_block1a_134.port_a_address_width = 12,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "none",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 0,
		ram_block1a_134.port_a_first_bit_number = 134,
		ram_block1a_134.port_a_last_address = 4095,
		ram_block1a_134.port_a_logical_ram_depth = 4096,
		ram_block1a_134.port_a_logical_ram_width = 256,
		ram_block1a_134.ram_block_type = "M144K",
		ram_block1a_134.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "none",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "sinc_table0.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'h5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F070707070707070707070707030303030303030323232323232323333333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2323232323A2A2A2A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2BABABEBE9E9E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8686C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_135.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0E0E0E0E0C0C0C0C4C4C4C4CCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4C4C4C4C4C4C4C4C484848486868686869696969E9E9E9E9EBEBEBEBEBEBEBEBEBABAAAAAAAAAAAAAA2A2A2A2A2A2A222222223232323233333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2323230303030303030303030303030303031317171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D,
		ram_block1a_135.operation_mode = "rom",
		ram_block1a_135.port_a_address_clear = "none",
		ram_block1a_135.port_a_address_width = 12,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "none",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 0,
		ram_block1a_135.port_a_first_bit_number = 135,
		ram_block1a_135.port_a_last_address = 4095,
		ram_block1a_135.port_a_logical_ram_depth = 4096,
		ram_block1a_135.port_a_logical_ram_width = 256,
		ram_block1a_135.ram_block_type = "M144K",
		ram_block1a_135.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "none",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "sinc_table0.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'h86868686868686868686868686868686868686868684848484848484848484848484848484C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C0C0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_136.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C48484848484848484848484848484848484848484848686868686868686868686868686868686868686,
		ram_block1a_136.operation_mode = "rom",
		ram_block1a_136.port_a_address_clear = "none",
		ram_block1a_136.port_a_address_width = 12,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "none",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 0,
		ram_block1a_136.port_a_first_bit_number = 136,
		ram_block1a_136.port_a_last_address = 4095,
		ram_block1a_136.port_a_logical_ram_depth = 4096,
		ram_block1a_136.port_a_logical_ram_width = 256,
		ram_block1a_136.ram_block_type = "M144K",
		ram_block1a_136.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "none",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "sinc_table0.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_137.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_137.operation_mode = "rom",
		ram_block1a_137.port_a_address_clear = "none",
		ram_block1a_137.port_a_address_width = 12,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "none",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 0,
		ram_block1a_137.port_a_first_bit_number = 137,
		ram_block1a_137.port_a_last_address = 4095,
		ram_block1a_137.port_a_logical_ram_depth = 4096,
		ram_block1a_137.port_a_logical_ram_width = 256,
		ram_block1a_137.ram_block_type = "M144K",
		ram_block1a_137.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "none",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "sinc_table0.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_138.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_138.operation_mode = "rom",
		ram_block1a_138.port_a_address_clear = "none",
		ram_block1a_138.port_a_address_width = 12,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "none",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 0,
		ram_block1a_138.port_a_first_bit_number = 138,
		ram_block1a_138.port_a_last_address = 4095,
		ram_block1a_138.port_a_logical_ram_depth = 4096,
		ram_block1a_138.port_a_logical_ram_width = 256,
		ram_block1a_138.ram_block_type = "M144K",
		ram_block1a_138.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "none",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "sinc_table0.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_139.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_139.operation_mode = "rom",
		ram_block1a_139.port_a_address_clear = "none",
		ram_block1a_139.port_a_address_width = 12,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "none",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 0,
		ram_block1a_139.port_a_first_bit_number = 139,
		ram_block1a_139.port_a_last_address = 4095,
		ram_block1a_139.port_a_logical_ram_depth = 4096,
		ram_block1a_139.port_a_logical_ram_width = 256,
		ram_block1a_139.ram_block_type = "M144K",
		ram_block1a_139.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "none",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "sinc_table0.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_140.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_140.operation_mode = "rom",
		ram_block1a_140.port_a_address_clear = "none",
		ram_block1a_140.port_a_address_width = 12,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "none",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 0,
		ram_block1a_140.port_a_first_bit_number = 140,
		ram_block1a_140.port_a_last_address = 4095,
		ram_block1a_140.port_a_logical_ram_depth = 4096,
		ram_block1a_140.port_a_logical_ram_width = 256,
		ram_block1a_140.ram_block_type = "M144K",
		ram_block1a_140.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "none",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "sinc_table0.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_141.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_141.operation_mode = "rom",
		ram_block1a_141.port_a_address_clear = "none",
		ram_block1a_141.port_a_address_width = 12,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "none",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 0,
		ram_block1a_141.port_a_first_bit_number = 141,
		ram_block1a_141.port_a_last_address = 4095,
		ram_block1a_141.port_a_logical_ram_depth = 4096,
		ram_block1a_141.port_a_logical_ram_width = 256,
		ram_block1a_141.ram_block_type = "M144K",
		ram_block1a_141.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "none",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "sinc_table0.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_142.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_142.operation_mode = "rom",
		ram_block1a_142.port_a_address_clear = "none",
		ram_block1a_142.port_a_address_width = 12,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "none",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 0,
		ram_block1a_142.port_a_first_bit_number = 142,
		ram_block1a_142.port_a_last_address = 4095,
		ram_block1a_142.port_a_logical_ram_depth = 4096,
		ram_block1a_142.port_a_logical_ram_width = 256,
		ram_block1a_142.ram_block_type = "M144K",
		ram_block1a_142.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "none",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "sinc_table0.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_143.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_143.operation_mode = "rom",
		ram_block1a_143.port_a_address_clear = "none",
		ram_block1a_143.port_a_address_width = 12,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "none",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 0,
		ram_block1a_143.port_a_first_bit_number = 143,
		ram_block1a_143.port_a_last_address = 4095,
		ram_block1a_143.port_a_logical_ram_depth = 4096,
		ram_block1a_143.port_a_logical_ram_width = 256,
		ram_block1a_143.ram_block_type = "M144K",
		ram_block1a_143.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "none",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "sinc_table0.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'h98C8C0E0707060707064544C4F1F2733ABBB93CDFDE4F8100A263E7349C5ED9B923E7C5001AF8FDBFC541237D7E1A412725DA9BFD2601CBBC7F10C32CFB1867A44BBCF701CE3DD3846C5BB5E2087C7381EF9BB5E29AB4C2AEB8556F19B5C3FE30C4EB53A48877C32C9125DA77C23C91AE5BE6CB7401BC912E1B67DED1E4D8E5D8F4C1DBE6DAF7CB7F665AE7DB476FDAE67AC6FE029E229A9420D864F844BCA01FA77BC7DE209C857965DEA23F0558E095837A665D013C67DB82BDE5D8A73F5049342F738895ECF30A556DA2974C31A8F70E11E8F31EC5982BF68D10DB263DC01B86742BC259847FA219C406FB60BF469D30EB3FC4598269B46FD200FDB62BD00,
		ram_block1a_144.mem_init1 = 2048'hA566C3A5248166E700A5A542E7349134F7D314B550D766810466C352B530D366A28154F3528524E35696A160CF3EB90CCF7AA105D473269D58EB3E8540F32EFD408237EC5B8211EC7FA2D14CAF36E91A8744DD22E97807CE559A23E03FB67D840BC019D2559D76FDA667A823FA39F271B8FA25E66FBC77B4E62FBC7FAC5F15C413C0C330E231EA9B4D9E4536F42BD88B41B6FD26C09B70A6CD06F8B31CD6BD729AD53E58D33D5681ED4E90F30C68FB8D6256A5E31420D3A5126691AF4E7887F3DC2807F19DA24E69B59BF458363FD1F4DA163F5945A38A9C70614733B18CD8EAEE1F01112575CADADEE6B4B8A1111D074F7B737B73666C644CC4C48888809098,
		ram_block1a_144.operation_mode = "rom",
		ram_block1a_144.port_a_address_clear = "none",
		ram_block1a_144.port_a_address_width = 12,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "none",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 0,
		ram_block1a_144.port_a_first_bit_number = 144,
		ram_block1a_144.port_a_last_address = 4095,
		ram_block1a_144.port_a_logical_ram_depth = 4096,
		ram_block1a_144.port_a_logical_ram_width = 256,
		ram_block1a_144.ram_block_type = "M144K",
		ram_block1a_144.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "none",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "sinc_table0.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'h7030301000000010101000000010382CACBCA4E6D6DFCBD3D3EBFBA7A53D0D110838627E76C6DE92A9B1AD954D736A661E04B8B0E5DFD76B3B150C28F0D6CFA3B11D4D6A62969CB9E94F63221494F0DFDF391D5C6ACE8DA94D47329490F3D73B385CE2C781295E72B489EB47301CDAE70D3856EAA5917F42AC95E30D107EC3BD116E50ADC37F00B4CBA51866D1AD537E08B7CB3806F3CD3346788DF3443CCBFD3046F98F7E40B7D3641ACBFD1A6CD1A3C450A7D13206F1BF0C789FE95816E1D6364187B44227D1DA2C49BAAC43B3946229DFFA0C47B0D26FA9DA3403CABC5B61A6DA39BEC0235F9CA2453EFA5527E89A77408A6D13B0ED0F70B68D6982DD7B00,
		ram_block1a_145.mem_init1 = 2048'h63C5826385C26007C3A047C1A25611F3D413F394127197D23097D02647A1A64423E65433F594725587E005A3E01673B196600DCEF81FFDA80E699BD67007E5D01E798AAE7917E2C03759CC2E59A782543F8BFC1227D19AAC5127C8FC0F71C48A7D41B6887107B9CCA21D6996B04D738EF8C63F01F69A25596790FC433F90ECD239057AB688655B3488E6531D31CAE6993D735EA880EF6B1538DED6B11D3B76D4B89D53735498BEDFD3750502EEEED9BD3F0B4E6C9898AFEB595D2C2A9E8EE1F1C5053A2A5E54E0F1AD9F83336D7C44586AB6A79F83D9E9E57D645A120A3E362C30D9C9C1DDD5EFE7EBFBB3BBAA020E1C141C1C14140008082020206868687870,
		ram_block1a_145.operation_mode = "rom",
		ram_block1a_145.port_a_address_clear = "none",
		ram_block1a_145.port_a_address_width = 12,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "none",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 0,
		ram_block1a_145.port_a_first_bit_number = 145,
		ram_block1a_145.port_a_last_address = 4095,
		ram_block1a_145.port_a_logical_ram_depth = 4096,
		ram_block1a_145.port_a_logical_ram_width = 256,
		ram_block1a_145.ram_block_type = "M144K",
		ram_block1a_145.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "none",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "sinc_table0.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'h05050505050505151515151515052525A5B5BDFDEDEDE9F1F1D1C1C9CBDBDBC7C6F6BEAEA626362A081010084874756D7D77C3DB93839BBFA7BDBC805840407C66763E031B8391ADE5FDC1D8C25A26362E1008517DE5FFC39B8BA63C2058407C673F8B938DB5FCC8524E36260911CDFDE7CA9A2634384055EFEF93898CF4604A5E272199CDE5F2520E3C3141C7FFBB829434684F5FBBA185D4FA6A0E1D31E5C7E2B21C0C697FDF9BA8A45072770581B5F6D262240111F7DFC8AC2C5A5F778180A4F252752101C7E2D09431034FEBE89CBA7A5F4D2186C2F254113B2FCAE8AC92337751F0AE8ACA6D511336D2D8EC0B0F6770D4B6BA1D6D6906A6B0D4593B1F00,
		ram_block1a_146.mem_init1 = 2048'h072341C4A08206614105A282C470111733D0D4B01217715195B29254713117B3F0D460230763E1C4A2A24745619796F2D454311707E0E48422235579F99E9AAA4C4D2B2F9EF0F0D4032307C1F0BE9E2A6D4D59B3B686E0E45D1B3B2FC8D0F496032B7D5DC0A6B692D86D6D1303A6BCD8C8E6331B0D7DF0C0CEBEAA01556D695382AEBCE0C05D6F33130DB4E0F8DAC6B72B31054D7562FA8696A8B0E95D475B63330E948CB0E0FEC7DF433B21352D0458C2FAE6FE968E9189213D657F534B5A526EB6BCA488988089D5FFEF677B73434B51150C24343C2420A8B892D2CAC6C6DEDEF7E7E7EBEBF1F1F9F9B9B1A1010D0D0D05050505151D1D1D1D1D1515150505,
		ram_block1a_146.operation_mode = "rom",
		ram_block1a_146.port_a_address_clear = "none",
		ram_block1a_146.port_a_address_width = 12,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "none",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 0,
		ram_block1a_146.port_a_first_bit_number = 146,
		ram_block1a_146.port_a_last_address = 4095,
		ram_block1a_146.port_a_logical_ram_depth = 4096,
		ram_block1a_146.port_a_logical_ram_width = 256,
		ram_block1a_146.ram_block_type = "M144K",
		ram_block1a_146.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "none",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "sinc_table0.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'hB2B2B2B2B2B2B2A2A2A2A2A2A2A28282021212525252564E4E4E4E4E4E5E5E56576767676F6F7F7B7961616121191919090185959D9D8DADA5B7B6BAEAE2E2D2DACACAC6D65E4C6C24343829213119090917174F6FE7F7FBEBE3DAC8C4949CACA4B43820221A4B475F5F676F7961A19991849CB4AEBAF2EA4A524E4C552D213129011F8FC7FFE2FAFAC0DC940C3C2029330B4F574FF3F9E1B88C849C86BA726A574F5D552931A9B59E86DAE2FAF06C540D1139233F27DFCFC0F8E0BCA4941A033B677F45495189B4AEB68A82DA667D655901191327BEE2DAC0DCE4EC310B13073F6779C0C8D48CB6A2BA835F456D716919069EA6BAA0C8D4C57D633B271F0700,
		ram_block1a_147.mem_init1 = 2048'h1F073F237B41DDC4FCA0BA829E166F7169514D15AFB2AA92CED4EC7069310F170F33ABF0CCD4CCF0AAB20F170F6179615DC59CA2BAA2BEC65C45697169170F17ABB2E8F4DCCCD4E8332B170F075961F9E4DCD4869AA2BAA60F554D516969750F968E82BAAAF4FCC4DC41593B233F370F1701C8F0ECE4F4CCD29A82333F273F1D4559514179F4EEAE968A8A929AA0B4FD65655941415B53272F37372E82909888C0FCFCE4E4FCF2C3CB5B13030F17373F2D25313959414058D8D4C4CEEEF6F6F6EAAAA2B29A9A8A83878D9D1D1515252D2D69717171796969616143435B5F5F57575646464E4E4E4E4646060616B6BABABABABABABABAB2B2B2B2B2B2B2B2B2B2,
		ram_block1a_147.operation_mode = "rom",
		ram_block1a_147.port_a_address_clear = "none",
		ram_block1a_147.port_a_address_width = 12,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "none",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 0,
		ram_block1a_147.port_a_first_bit_number = 147,
		ram_block1a_147.port_a_last_address = 4095,
		ram_block1a_147.port_a_logical_ram_depth = 4096,
		ram_block1a_147.port_a_logical_ram_width = 256,
		ram_block1a_147.ram_block_type = "M144K",
		ram_block1a_147.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "none",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "sinc_table0.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'h8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A9A9ADADADADADADADADADADACACAC2C2E2E2E2E2E2F2F6F4FCFCFCFCECECECECE46474747474545C4C4D49090101111111111909090B2B233337373F2F2F2F2F37377757DFCFCBCBC3D2D0D8C8C8E8E0F0F4FCFCECACA4B4B49C9C8A8202121A1B0B2323377F7F7F6767657D5D5141414959D991A1ACBCBCB6A6AEAE9E92928A8ACAD2D26E6C6475757D6D655119190101131B3F27A7BFBEB6E2CADAD0D0C8C8D4F4FCECE434343B0B03131B03070F3F77676D6971F1C8C8D0D4DC8CA4B6BEAAA2B2BA92034F5F55456D6D7171696151190F86869E9EA6AABAB2E2E8C8D4D4CCC5557D6963233B33030F1F17070F00,
		ram_block1a_148.mem_init1 = 2048'h0F1F17070F3F33232B7B71414DCDD4D4CCECF0B0AAAAB2928E8E96160F4F7171696971714D4D55550F0FB2B2AAAAA2B29E8EC6D4DCCCC0F078696161791F07071F1F07032B3B3B23E0F8DCC4C4CCDCD4C0E8E8BAB2A2AABE17170F0F1717136969717179696D65555DCCC486969A9AA2A2B2BABAA6A6A69E9CD4C445495951716169697971756F2F0F1717171F0F0B029292BAAAAAA0A0F4FCFCFCE4C4C4CCDCDCD0D0C0C0C8CAFBF37333232F2F2F273737373F1F0F0F07070313191919191901414141696979787C7474F4F4F4E4ECECECECECECE4F4F4F4F4D6D6DEDADADADADACACAC2C2C2C2C2C2828282828A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A,
		ram_block1a_148.operation_mode = "rom",
		ram_block1a_148.port_a_address_clear = "none",
		ram_block1a_148.port_a_address_width = 12,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "none",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 0,
		ram_block1a_148.port_a_first_bit_number = 148,
		ram_block1a_148.port_a_last_address = 4095,
		ram_block1a_148.port_a_logical_ram_depth = 4096,
		ram_block1a_148.port_a_logical_ram_width = 256,
		ram_block1a_148.ram_block_type = "M144K",
		ram_block1a_148.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "none",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "sinc_table0.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'hA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2B2B2F2F2F2F2F2F2F2F2F2F2F2F2FAFADADADADADACACAC8C8C8C8C8C8C8C8C8C0C0D0D0D0D0D0D0D0D0D4D4DCDCCCCCCCCCCCCCCCCCECE4F4F4F4F4F4F4F4F4ECECACAC2C2C2828203133333333131B0B0B0B0B0B0B0313131313171F1F0F0F0F0F2727377777777F7F7D6D6D6161616171F1F9D9D8C8C8C0C0C0C0D0DCDCDCDC9C8484A4A6AEBEBEBEBEB6A2A2A2AAAABABA9A921202030B4F4F5F555555554D6D6D6D65757571717969696161615119191B1F078786869E9E9E9EB6A6A6A2AABABAB2B2F2E2E8E8C8C8D4D4D4DCCCCCCC454555557D7969612123233B3B3B332303070F0F1F171717070F0F0F00,
		ram_block1a_149.mem_init1 = 2048'h0F0F0F1F171717070F0F0F3F333333332B2B2B6B717171514D4D4DCDD4D4D4D4CCCCCCCCF0F0F0F0AAAAAAAAB2B2B2B29E8E8E8E869696961E0F0F0F07617171797969696161617171795D4D4D454545555D5D1F1F0F0703A2A2BABABABABAA2A2A2A2AABABEBE9E968686C4C4CCCCDCDCDCD4D4C0C0C0E8E8E8F8797171717161696969696D7737171717171F0F0F0F0F0F0717171717131B1B1B0B2B2B232323232333333B393838B8F8E8E4E4E4E4E4E4E4ECCCDCDCDCDCDCDCD4D4D4D4D4C4C4C4C4CCCCCCCCC8C8C8C8C8C8D8D0D0D0D0D0D0D0D0D0D0D0F2F2FAFAFAFAFAFAEAEAEAEAEAEAEAEAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2,
		ram_block1a_149.operation_mode = "rom",
		ram_block1a_149.port_a_address_clear = "none",
		ram_block1a_149.port_a_address_width = 12,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "none",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 0,
		ram_block1a_149.port_a_first_bit_number = 149,
		ram_block1a_149.port_a_last_address = 4095,
		ram_block1a_149.port_a_logical_ram_depth = 4096,
		ram_block1a_149.port_a_logical_ram_width = 256,
		ram_block1a_149.ram_block_type = "M144K",
		ram_block1a_149.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "none",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "sinc_table0.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'h171717171717171717171717171717171707074747474747474747474747474747474747474747474545454545454545454D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D7D7565656565656565656565656565656161697979797979797979797979797971616161616161616161616149495919191919191B1B1B17171717078787878686868E8E8E8E9E9E9E9E9E9E9696B6B6B6A6A6A6A6AEAAAAAAAAAABABABAB2B2B2B2B2F2F2E2E8E8E8E8E8C8C8C8C0D0D0D4D4D4D4D4DCDCDCCCCCCCCCCCC4444545555555557D7D7D7979696961612121232323233B3B3B3B3B3B3B333323230307070F0F0F0F1F1F1F171717171717070F0F0F0F0F0F0F00,
		ram_block1a_150.mem_init1 = 2048'h0F0F0F0F0F0F0F1F17171717171717170F0F0F0F0F0F0F2F33333333333333332B2B2B2B2B2B2B2B71717171717171715D4D4D4D4D4D4D4DC5D4D4D4D4D4D4D4DCDCCCCCCCCCCCCCCCC4E0F0F0F0F0F0F0F8F8BABAAAAAAAAAAAA2A2A2A2A2B2B2B2B2BABABEBE9E9E8E8E8E8E868686868686869696969E9E9E9E1F1F1F1F1F0F070707070301416161616169797979797979797979797971717161616161616161616161696969696969797D7D7D7D7D7D7D75555555555555555555555555454545454D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F474747474747575757575757575717171717171717171717171717171717171717171717,
		ram_block1a_150.operation_mode = "rom",
		ram_block1a_150.port_a_address_clear = "none",
		ram_block1a_150.port_a_address_width = 12,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "none",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 0,
		ram_block1a_150.port_a_first_bit_number = 150,
		ram_block1a_150.port_a_last_address = 4095,
		ram_block1a_150.port_a_logical_ram_depth = 4096,
		ram_block1a_150.port_a_logical_ram_width = 256,
		ram_block1a_150.ram_block_type = "M144K",
		ram_block1a_150.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "none",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "sinc_table0.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'hBABABABABABABABABABABABABABABABABABABAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C8C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCC4C4C4C4C4444444454545454545455555555555555D5D7D7D7D7D7D7D7D7D7979797979696969616161616121212123232323232323232B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3333333323232323030303070707070F0F0F0F0F0F0F0F1F1F1F1F1F1F1F17171717171717171717170707070F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_151.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F171717171717171717171717171717170F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F233333333333333333333333333333333B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B23236161717171717171717171717171717179797D7D5D5D4D4D4D4D4D4D4D4D4D4D4D4D4D4D45454545C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFABABABABABABABABABABABABABABABABABABABABABABA,
		ram_block1a_151.operation_mode = "rom",
		ram_block1a_151.port_a_address_clear = "none",
		ram_block1a_151.port_a_address_width = 12,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "none",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 0,
		ram_block1a_151.port_a_first_bit_number = 151,
		ram_block1a_151.port_a_last_address = 4095,
		ram_block1a_151.port_a_logical_ram_depth = 4096,
		ram_block1a_151.port_a_logical_ram_width = 256,
		ram_block1a_151.ram_block_type = "M144K",
		ram_block1a_151.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "none",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "sinc_table0.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'h6161616161616161616161616161616161616121212121212121212121212121212121212121212123232323232323232323232323232323232323232323232323232323232323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3333333333333333333333333333332323232323232323030303030303030307070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171717171717070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_152.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F17171717171717171717171717171717171717171717171717171717171717171F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070303232333333333333333333333333333333333333333333333333333333333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B232323232323232323232323232323232323232323232121212121212121212121212121212161616161616161616161616161616161616161616161,
		ram_block1a_152.operation_mode = "rom",
		ram_block1a_152.port_a_address_clear = "none",
		ram_block1a_152.port_a_address_width = 12,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "none",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 0,
		ram_block1a_152.port_a_first_bit_number = 152,
		ram_block1a_152.port_a_last_address = 4095,
		ram_block1a_152.port_a_logical_ram_depth = 4096,
		ram_block1a_152.port_a_logical_ram_width = 256,
		ram_block1a_152.ram_block_type = "M144K",
		ram_block1a_152.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "none",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "sinc_table0.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_153.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_153.operation_mode = "rom",
		ram_block1a_153.port_a_address_clear = "none",
		ram_block1a_153.port_a_address_width = 12,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "none",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 0,
		ram_block1a_153.port_a_first_bit_number = 153,
		ram_block1a_153.port_a_last_address = 4095,
		ram_block1a_153.port_a_logical_ram_depth = 4096,
		ram_block1a_153.port_a_logical_ram_width = 256,
		ram_block1a_153.ram_block_type = "M144K",
		ram_block1a_153.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "none",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "sinc_table0.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'h1717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_154.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707071717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_154.operation_mode = "rom",
		ram_block1a_154.port_a_address_clear = "none",
		ram_block1a_154.port_a_address_width = 12,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "none",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 0,
		ram_block1a_154.port_a_first_bit_number = 154,
		ram_block1a_154.port_a_last_address = 4095,
		ram_block1a_154.port_a_logical_ram_depth = 4096,
		ram_block1a_154.port_a_logical_ram_width = 256,
		ram_block1a_154.ram_block_type = "M144K",
		ram_block1a_154.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "none",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "sinc_table0.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_155.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_155.operation_mode = "rom",
		ram_block1a_155.port_a_address_clear = "none",
		ram_block1a_155.port_a_address_width = 12,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "none",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 0,
		ram_block1a_155.port_a_first_bit_number = 155,
		ram_block1a_155.port_a_last_address = 4095,
		ram_block1a_155.port_a_logical_ram_depth = 4096,
		ram_block1a_155.port_a_logical_ram_width = 256,
		ram_block1a_155.ram_block_type = "M144K",
		ram_block1a_155.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "none",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "sinc_table0.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_156.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_156.operation_mode = "rom",
		ram_block1a_156.port_a_address_clear = "none",
		ram_block1a_156.port_a_address_width = 12,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "none",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 0,
		ram_block1a_156.port_a_first_bit_number = 156,
		ram_block1a_156.port_a_last_address = 4095,
		ram_block1a_156.port_a_logical_ram_depth = 4096,
		ram_block1a_156.port_a_logical_ram_width = 256,
		ram_block1a_156.ram_block_type = "M144K",
		ram_block1a_156.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "none",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "sinc_table0.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_157.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_157.operation_mode = "rom",
		ram_block1a_157.port_a_address_clear = "none",
		ram_block1a_157.port_a_address_width = 12,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "none",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 0,
		ram_block1a_157.port_a_first_bit_number = 157,
		ram_block1a_157.port_a_last_address = 4095,
		ram_block1a_157.port_a_logical_ram_depth = 4096,
		ram_block1a_157.port_a_logical_ram_width = 256,
		ram_block1a_157.ram_block_type = "M144K",
		ram_block1a_157.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "none",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "sinc_table0.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_158.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_158.operation_mode = "rom",
		ram_block1a_158.port_a_address_clear = "none",
		ram_block1a_158.port_a_address_width = 12,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "none",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 0,
		ram_block1a_158.port_a_first_bit_number = 158,
		ram_block1a_158.port_a_last_address = 4095,
		ram_block1a_158.port_a_logical_ram_depth = 4096,
		ram_block1a_158.port_a_logical_ram_width = 256,
		ram_block1a_158.ram_block_type = "M144K",
		ram_block1a_158.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "none",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "sinc_table0.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_159.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_159.operation_mode = "rom",
		ram_block1a_159.port_a_address_clear = "none",
		ram_block1a_159.port_a_address_width = 12,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "none",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 0,
		ram_block1a_159.port_a_first_bit_number = 159,
		ram_block1a_159.port_a_last_address = 4095,
		ram_block1a_159.port_a_logical_ram_depth = 4096,
		ram_block1a_159.port_a_logical_ram_width = 256,
		ram_block1a_159.ram_block_type = "M144K",
		ram_block1a_159.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_160portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "none",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.init_file = "sinc_table0.mif",
		ram_block1a_160.init_file_layout = "port_a",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mem_init0 = 2048'hEBF3F3F3E3E7DFDFCFC7D5C5A5B1A93900144E766E7AC299B5ADB1C34F76380884F5F3DBAD2C0846E6D39DB95A7E3085A7CB4C301EF3C12D625EA18D7B542897E10C3EC3B5827E09BFCC182FC9BA0671B34C7893C42A51D7BE41ABE45E11FA145FBA604B8CE635D2987BBC5F15E62163905B2AEC2FD4874CBE7526FF14C61D46AD34EFB56E954C97445F87548B78A1A271AE7FAC2FF32063F235E63FB86BAA5DD413C8C91ED7188966A528F33EB5509B06CD40AB66EC29C64F8009EE23A86DC2038C68A126C3589D3AF73690C54EAB2ED9589F3BEE69881FFA7FA9C045B237D24C8D2AFF52D5292CFF529728EC519633EAC5119C6BE6039F70E50C0BF67A8D00,
		ram_block1a_160.mem_init1 = 2048'hBD62DB0F20FD469B26904DF4AB16C37DA419867BC89429F64F9225F8429FA23DD443BE22D944A936CFD01CA77AC70CB16EC31A9469F21F40C936BF6AC51DB27BAC01CA579439E6278849C617F978B776D91A9754913AFB3CA562A104C79659DA0BCC4F9E598322F53667BC3BEA19D2439CCF15C41F9C431AF922F8213AE912D9005AB162B9F208C11279B2608FCC37F5965D9A783BD01675B65113A0C70DEEB95BA4A75D3AE0853EC08B7D02B9E51E20DFA5586EB5CA7E11E3DE3847F191364A6D9BFE781F23C5E0860B6DC3A6A854735F14A8C6DA372D017EF2C29CA923574F78ECB48293A7F77141514C2E3A32A28E9CD5D9C9C1E9E5EDF7FFF7F7EFE7E3EB,
		ram_block1a_160.operation_mode = "rom",
		ram_block1a_160.port_a_address_clear = "none",
		ram_block1a_160.port_a_address_width = 12,
		ram_block1a_160.port_a_data_out_clear = "none",
		ram_block1a_160.port_a_data_out_clock = "none",
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 0,
		ram_block1a_160.port_a_first_bit_number = 160,
		ram_block1a_160.port_a_last_address = 4095,
		ram_block1a_160.port_a_logical_ram_depth = 4096,
		ram_block1a_160.port_a_logical_ram_width = 256,
		ram_block1a_160.ram_block_type = "M144K",
		ram_block1a_160.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_161portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "none",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.init_file = "sinc_table0.mif",
		ram_block1a_161.init_file_layout = "port_a",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mem_init0 = 2048'hB3BBBBBBABAF8F8F9F9F9F8FCFCFD75767637979616151180C14142EB2B2EAD2C6CFD5EDB12911071F36627AC0DC84A9B3831F47716840948EBAF3C75569291616E2F4DD89AB3F5E486C9C9BBBED49583E9282E5C10B3E1854F5BB9F21404EAA85CD69462A2CC1EB870864CBAFB158761ABDE3CF200C73D799344A6D81BF5A6421CFF894224FF99622453B9FE86C1365C0B2156196B84C7B1DECDA3541F680017780BCCB291EE2952752AC8B710492ED1F22D4AB19649B897602FDC7304CF7A15E2699EE140BF78C7241BFE249B7C8322FD1AA557F82DC2719E28F11EA946F7190EF112AF48D6A90AF710AEED50A708FA9708FFD5228F7843853857A40B7FE00,
		ram_block1a_161.mem_init1 = 2048'hC6BF5966AD4B3694CB2056992946BCFB4426DB9966C99B7600ABF5166BCD16708FF7700BED92006D9B70479BF80631FB8E7453ACFE1325DE2825D3A05E79A0D6611BEE80376598AE5D2BD6F02354E89F6D58A6D16336C0F71968DEA95D6A18EDCB3C48FF8D297E88BDDB6414F3E51076C9AD9B7C40B7D7E80E2BD5F38E687D93B4C86E03BDD8D6300D63C6A8204F7B9598F65B3519DEF698357B57E8A0866B4509B29ED8F50B0326F8DCB6AB0D75704E8EB0F5C56B3E1E00F4F5C39B3D29184C7EFA8B9D8DB96B5E4E5220B4859BCBFFE7F4580814242E3A43D7DFC5E9F9A1A9961E0E021A326A646C74755D4149C1C1DB93979F97B7BFBFA7A7AFAFBFB7B3B3,
		ram_block1a_161.operation_mode = "rom",
		ram_block1a_161.port_a_address_clear = "none",
		ram_block1a_161.port_a_address_width = 12,
		ram_block1a_161.port_a_data_out_clear = "none",
		ram_block1a_161.port_a_data_out_clock = "none",
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 0,
		ram_block1a_161.port_a_first_bit_number = 161,
		ram_block1a_161.port_a_last_address = 4095,
		ram_block1a_161.port_a_logical_ram_depth = 4096,
		ram_block1a_161.port_a_logical_ram_width = 256,
		ram_block1a_161.ram_block_type = "M144K",
		ram_block1a_161.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_162portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "none",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.init_file = "sinc_table0.mif",
		ram_block1a_162.init_file_layout = "port_a",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mem_init0 = 2048'h7B7B7B7B6B6F4F4F4F4F4F5F5F5F5FDFCFCFC7C7D7D7F7BFABABABB1B1B1A9899D94948CCC5474626A6A727A4A46160F0D35B9A9A1B989C5DFD7C6FA726A32140C1418217963EFD7CFD3BBA0B8A41C144A726A774F9D91A9B5ACFEC25A62742C110199A7F7EBD2C0BC2C30035F47F7E9998C86B26A5E457121BD9F8AF2E45458093F2F53D1E4F48A0A3F6D5959CDB6B282D461611707A3B0C4C0F227071171C4D2B2AE8D596F6F1A9CACE0D34723111CEAEADE9521255E7AEC8C91B7674B5C3C82C6FFF90D26325ECCE9B7973A6C4492BF8FC1747A1A26E1D9DFB2020C78F7C7ABA4545A6E0389FDF2422C2015FFEB848C38574BE9A592FE66412DB793CCE000,
		ram_block1a_162.mem_init1 = 2048'hE0C482BB1D5970F682ADED4B7F3690F4EFCB0F2950D6F29B8D29434632B09DFB6B072034D6DBED8D096676D2B5AD8B6F7E1014A7C3CFFD380E26E2D595B30E4E787C8D83A3D550602612DBFDC98A3E3E484DF5B387A670504633B385C5F0F606123165C5D3E7861030645753A7B5B0C05E6E6A190DADF9C6D6E220140D7B7BEFDC80B0A40E5B4B7D651180BEAEF6D2405D2D31031FCEFEE0D08C9C33233B475549F8E0BE8E8292AB756D5D514B3B262EB680D8D0ECF5EDEB130B071F2529307840DCD4CEC6FAB2ABA3BF950D051159616972767E664E4E521A828288ACB4BCBCA5A5ADA1B199D9D3D3CBCBCBC7C74F4F5F5757575F7F7F7F77777777777F7B7B,
		ram_block1a_162.operation_mode = "rom",
		ram_block1a_162.port_a_address_clear = "none",
		ram_block1a_162.port_a_address_width = 12,
		ram_block1a_162.port_a_data_out_clear = "none",
		ram_block1a_162.port_a_data_out_clock = "none",
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 0,
		ram_block1a_162.port_a_first_bit_number = 162,
		ram_block1a_162.port_a_last_address = 4095,
		ram_block1a_162.port_a_logical_ram_depth = 4096,
		ram_block1a_162.port_a_logical_ram_width = 256,
		ram_block1a_162.ram_block_type = "M144K",
		ram_block1a_162.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_163portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "none",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.init_file = "sinc_table0.mif",
		ram_block1a_163.init_file_layout = "port_a",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mem_init0 = 2048'h838383839397B7B7B7B7B7B7B7B7B7B7A7A7A7A7A7A7A7EFFFFFFFFFFFFFE7C7C3C3C3DBDB5B5B4941414149797D3D2424242C3C3C3404000A0A1A12928ACAEEF6F6FEEFE7F5F9D9C1C1899991852D2D37372F2A125A5A42465E5464ECFCF0A88991998F879FBFA7EB73734844545C442C30222AB29E8F87DFD3E9F1F1ED455D040A12322A363E44DCD1C9E1F9E5A7BF878B120A647C646C5048429FA7AFB78B81D9CDF47C627A120E160E25B9E1C9DDC7DFF3AA322E0C1408707967FFCFC39BA1BDBCA458424A7E667F31099985BDF7E2DAC24E5C243821011F47FFEBE3FCC4948820322E57474B51E9BDA5889A82FEEE665949510D2733AB92C6CCF4E0F800,
		ram_block1a_163.mem_init1 = 2048'hF8E0FCC4DE82B32B271D45596170EE969E829AA4F56D5149437F2F360A9088F4FCECD3CB130F253D215048D4EEE6FA829B8D953D6179435E5666BAA0B8848DD5EBF37B6F570D1038203CE4DED2CBF3EBA5BD0D1119207E666E52CAC098A5BDB5A993DB435F776E7048001804ACB6ABE3F3DBC7DDD56D3138200C160E0E726AE2F9F5CDC5D58981BBB3AF26161E465A504068747C6CA59D938B8B93BFB7A7EFF5F148405058544C6C36362E22221A13138B85D5DDFDE5E5E9F1F1F9E9C3C7DE9E96060E0E06323A3A322228282034745C5C4545454D4D4D5151D9D9DBFBE3E3E3EBEBEBE7F7F7B7BFBFBFBFBFB7B7B7B7A7AFAFAFAF8F8F8F8787878787878383,
		ram_block1a_163.operation_mode = "rom",
		ram_block1a_163.port_a_address_clear = "none",
		ram_block1a_163.port_a_address_width = 12,
		ram_block1a_163.port_a_data_out_clear = "none",
		ram_block1a_163.port_a_data_out_clock = "none",
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 0,
		ram_block1a_163.port_a_first_bit_number = 163,
		ram_block1a_163.port_a_last_address = 4095,
		ram_block1a_163.port_a_logical_ram_depth = 4096,
		ram_block1a_163.port_a_logical_ram_width = 256,
		ram_block1a_163.ram_block_type = "M144K",
		ram_block1a_163.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_164portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "none",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.init_file = "sinc_table0.mif",
		ram_block1a_164.init_file_layout = "port_a",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mem_init0 = 2048'h15151515151111111111111111111111010101010101010909090909090919393939393131B1B1A1A1A1A1A9A9ADEDFDFDFDF5F5F5F5C5C5CFCFCFCFCFD7D7D3D3D3DBCACACAC2E2F2F2BABABAAE262624243C3C1C141404000808181010104869696177777F7F6F67E7E7DFDBDBD3C38B8B999191BDACACA4A4BCBCBCA00008585252524A4E46767E7F67676F7B393101098991959D8D85A5BDBFF2E2EAEAD2D2DAC6C64E5C5434282830313929010D1F17174FCFD3FBFBE3E3EAFCF4CCCC8494989080283A323E2E27675F57434B49517969E5EDBDB5A48C82929A82828EBEF6EE6E647859414949511D0D252F3F332BAB829A9AC6C4CCD4F4E8E0E0F8F000,
		ram_block1a_164.mem_init1 = 2048'hF0F8E8E0F0FCC4C4CCDE9682AAB3332B2B27371D454559595161697074EEEE96969E82829A9AB0A0ACF5F56D4D45515949435B7B37272F3E361E8A80909898C0E4FCFCF4ECEEF3D3DBCB03131F1F27272D3D3529290050585844C4CEDEF6E6EEEAF2B2BAAA82839D9D95858D2D353179696961737B5B47464E4E5656562A2AA2B0B8B8B0A0A4AC9C94949D8D8DC5D1DBDBFBE3E3E36B7B7777776F4F4747071D19181000000808283030303C3C2C2424A4AEFEFEDED6D6D2CACACACAC2C2D3D3DBDBDBDBD3E7E7E7EFEFEDEDE5F5B5B5B5BDBDBDBDBDBDA1A1212121010909090909090111111111111111111919191919191919191919191111111111111515,
		ram_block1a_164.operation_mode = "rom",
		ram_block1a_164.port_a_address_clear = "none",
		ram_block1a_164.port_a_address_width = 12,
		ram_block1a_164.port_a_data_out_clear = "none",
		ram_block1a_164.port_a_data_out_clock = "none",
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 0,
		ram_block1a_164.port_a_first_bit_number = 164,
		ram_block1a_164.port_a_last_address = 4095,
		ram_block1a_164.port_a_logical_ram_depth = 4096,
		ram_block1a_164.port_a_logical_ram_width = 256,
		ram_block1a_164.ram_block_type = "M144K",
		ram_block1a_164.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_165portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "none",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.init_file = "sinc_table0.mif",
		ram_block1a_165.init_file_layout = "port_a",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mem_init0 = 2048'h31313131313131313131313131313131212121212121212929292929292929292929292929292939393939313135353535353535353505050F0F0F0F0F0F0F0F0F0F07171717171717175F5F5F4BCBCBCBCBC3C3E3E3E3F3F3FBFBFBFBFBFBE3E2E2E2E4E4ECECFCFCFCFCD4D4D4D4C48C8C8C8C8C8090909090989898882820202222223A3E3E3E363727272F2F6F6F5F575757535B4B4B4B4341415159597979716565EDEDEDADB5B5B5B4BCAC8C808282829A9A9A929282828A8E8EB6B6F6F6FEFEEE666464687879795151414949494151555D1D1D0D2527272F3F3F3333332BABABA382929A9A9AD6C6C6CCCCCCD4D4F4FCFCE8E8E0E0E0F8F8F8F0F000,
		ram_block1a_165.mem_init1 = 2048'hF0F0F0F8E8E8E0E0E0F0F8FCDCC4C4C4C4CCDCDE969682828AAAAAB3B333332B2B2B272737371D1D1D454545454D595959514161696969787070F4FEEEEEEEA68696969E9E9E828282828A9A9A9AB2B2B0A0A8ACACA5F5F5F5FD7D7D6D4545454159595959515143434B4B4B6B73773737373F2F2F2F272626263E3E3E1A1A9280808088888888989090909090D8CCCCCCECE4E4E4E4F4FCFCFCFCFCF4F4F4E6E2E3EBEBEBEBEBCBD3D3D3D3D3D3DBDB5B5B0B0B0B030307070707070F0F1F1F1F1F1F1F17373737373735353D2D2D2D2D2D2D2D2D2D2D2121212121212121212121212939393939393939393939393939393939393939393131313131313131,
		ram_block1a_165.operation_mode = "rom",
		ram_block1a_165.port_a_address_clear = "none",
		ram_block1a_165.port_a_address_width = 12,
		ram_block1a_165.port_a_data_out_clear = "none",
		ram_block1a_165.port_a_data_out_clock = "none",
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 0,
		ram_block1a_165.port_a_first_bit_number = 165,
		ram_block1a_165.port_a_last_address = 4095,
		ram_block1a_165.port_a_logical_ram_depth = 4096,
		ram_block1a_165.port_a_logical_ram_width = 256,
		ram_block1a_165.ram_block_type = "M144K",
		ram_block1a_165.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_166portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "none",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.init_file = "sinc_table0.mif",
		ram_block1a_166.init_file_layout = "port_a",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mem_init0 = 2048'hACACACACACACACACACACACACACACACACBCBCBCBCBCBCBCB4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B0B0B0B0B0B0B0B0B080808A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8282829292929292929292929292929A9A9A9A9A9A8A8A8A8A8E8E868686868686A6A6A6A6B6FEFEFEFEFEFEFEFEFEFEF6F6F6E66666666464646C686868686979797171717151515151515949494949494949414141414155555D5D5D1D1D1D1D1D150525252727272F2F2F2F2F3F3F373333333333333B3B2BABABABA3A3A2A28282929A9A9A9A9A9E96D6D6C6C6C4C4CCCCCCCCCCCCD4D4D4D4F4F4FCFCFCF8E8E8E0E0E0E0E0E0E8E8F8F8F8F8F8F0F0F0F0F000,
		ram_block1a_166.mem_init1 = 2048'hF0F0F0F0F0F0F8F8F8E8E8E8E8E0E0E0E0E0F0F0F8F8FCFCFCDCDCC4C4C4C4C4C4C4CCCCDCDCDEDEDE96969696968282828A8AAAAAAAAABBB3B333333333333B3B2B2B2B2B2B27272727273737371F1F1D1D1D1D1D15454545454545454D4D4D49595959595151515151515171696969696969696969616060607070707474FCFEFEFEFEFEFEFEEEE6E6E6E6E6A6A6A6A6868E8E8E8E9E9E9E9E9E9E9696969692929292929292928A8A8A8A8A8A8A8A8A8A8A8A8A8282828282828282829292929292929ABABABABABAB8B8B8B8B8B8B8B8B8B8B8B8B8B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACACACACACACAC,
		ram_block1a_166.operation_mode = "rom",
		ram_block1a_166.port_a_address_clear = "none",
		ram_block1a_166.port_a_address_width = 12,
		ram_block1a_166.port_a_data_out_clear = "none",
		ram_block1a_166.port_a_data_out_clock = "none",
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 0,
		ram_block1a_166.port_a_first_bit_number = 166,
		ram_block1a_166.port_a_last_address = 4095,
		ram_block1a_166.port_a_logical_ram_depth = 4096,
		ram_block1a_166.port_a_logical_ram_width = 256,
		ram_block1a_166.ram_block_type = "M144K",
		ram_block1a_166.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_167portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "none",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.init_file = "sinc_table0.mif",
		ram_block1a_167.init_file_layout = "port_a",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mem_init0 = 2048'h15151515151515151515151515151515151515151515151515151515151515151515151515151515151515151515151515151515151525252F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F27272727272737373737333333333333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B2BABABABABABABA3A3A3A3A3A2A2A2A2A2A2A282828282828A9A9A9A9A9A9A9A9A9A9A9A9A9E9E969696D6D6D6D6D6D6C6C6C6C4C4C4CCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4D4D4D4D4D4D4D4D4F4F4F4FCFCFCFCFCF8F8F8F8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_167.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0F0F0F0F0F0F8F8F8F8F8FCFCFCFCFCDCDCDCDCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCCCCCCDCDCDCDCDCDEDEDEDEDED69696969696969696969692828282828A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAA2A3A3A3B3B3B3B3B33333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B232323232727272727272727272727272727272727272727272F2F2F2F2F2F2F2F2F3F3F3F3F3F3F3F1F1F1F1F1F1D1D1D1D1D1D1D1D1D1D1D1D1D1515151515151515151515151515151515151515151515151515151515151515151515151515151515,
		ram_block1a_167.operation_mode = "rom",
		ram_block1a_167.port_a_address_clear = "none",
		ram_block1a_167.port_a_address_width = 12,
		ram_block1a_167.port_a_data_out_clear = "none",
		ram_block1a_167.port_a_data_out_clock = "none",
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 0,
		ram_block1a_167.port_a_first_bit_number = 167,
		ram_block1a_167.port_a_last_address = 4095,
		ram_block1a_167.port_a_logical_ram_depth = 4096,
		ram_block1a_167.port_a_logical_ram_width = 256,
		ram_block1a_167.ram_block_type = "M144K",
		ram_block1a_167.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_168portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "none",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.init_file = "sinc_table0.mif",
		ram_block1a_168.init_file_layout = "port_a",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mem_init0 = 2048'hD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F4F4F4F4FCFCFCFCFCFCFCFCFCFCFCFCFCF8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_168.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8FCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCD4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6,
		ram_block1a_168.operation_mode = "rom",
		ram_block1a_168.port_a_address_clear = "none",
		ram_block1a_168.port_a_address_width = 12,
		ram_block1a_168.port_a_data_out_clear = "none",
		ram_block1a_168.port_a_data_out_clock = "none",
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 0,
		ram_block1a_168.port_a_first_bit_number = 168,
		ram_block1a_168.port_a_last_address = 4095,
		ram_block1a_168.port_a_logical_ram_depth = 4096,
		ram_block1a_168.port_a_logical_ram_width = 256,
		ram_block1a_168.ram_block_type = "M144K",
		ram_block1a_168.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_169portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "none",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.init_file = "sinc_table0.mif",
		ram_block1a_169.init_file_layout = "port_a",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mem_init0 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_169.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_169.operation_mode = "rom",
		ram_block1a_169.port_a_address_clear = "none",
		ram_block1a_169.port_a_address_width = 12,
		ram_block1a_169.port_a_data_out_clear = "none",
		ram_block1a_169.port_a_data_out_clock = "none",
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 0,
		ram_block1a_169.port_a_first_bit_number = 169,
		ram_block1a_169.port_a_last_address = 4095,
		ram_block1a_169.port_a_logical_ram_depth = 4096,
		ram_block1a_169.port_a_logical_ram_width = 256,
		ram_block1a_169.ram_block_type = "M144K",
		ram_block1a_169.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_170portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "none",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.init_file = "sinc_table0.mif",
		ram_block1a_170.init_file_layout = "port_a",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mem_init0 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_170.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_170.operation_mode = "rom",
		ram_block1a_170.port_a_address_clear = "none",
		ram_block1a_170.port_a_address_width = 12,
		ram_block1a_170.port_a_data_out_clear = "none",
		ram_block1a_170.port_a_data_out_clock = "none",
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 0,
		ram_block1a_170.port_a_first_bit_number = 170,
		ram_block1a_170.port_a_last_address = 4095,
		ram_block1a_170.port_a_logical_ram_depth = 4096,
		ram_block1a_170.port_a_logical_ram_width = 256,
		ram_block1a_170.ram_block_type = "M144K",
		ram_block1a_170.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_171portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "none",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.init_file = "sinc_table0.mif",
		ram_block1a_171.init_file_layout = "port_a",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_171.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_171.operation_mode = "rom",
		ram_block1a_171.port_a_address_clear = "none",
		ram_block1a_171.port_a_address_width = 12,
		ram_block1a_171.port_a_data_out_clear = "none",
		ram_block1a_171.port_a_data_out_clock = "none",
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 0,
		ram_block1a_171.port_a_first_bit_number = 171,
		ram_block1a_171.port_a_last_address = 4095,
		ram_block1a_171.port_a_logical_ram_depth = 4096,
		ram_block1a_171.port_a_logical_ram_width = 256,
		ram_block1a_171.ram_block_type = "M144K",
		ram_block1a_171.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_172portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "none",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.init_file = "sinc_table0.mif",
		ram_block1a_172.init_file_layout = "port_a",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_172.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_172.operation_mode = "rom",
		ram_block1a_172.port_a_address_clear = "none",
		ram_block1a_172.port_a_address_width = 12,
		ram_block1a_172.port_a_data_out_clear = "none",
		ram_block1a_172.port_a_data_out_clock = "none",
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 0,
		ram_block1a_172.port_a_first_bit_number = 172,
		ram_block1a_172.port_a_last_address = 4095,
		ram_block1a_172.port_a_logical_ram_depth = 4096,
		ram_block1a_172.port_a_logical_ram_width = 256,
		ram_block1a_172.ram_block_type = "M144K",
		ram_block1a_172.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_173portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "none",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.init_file = "sinc_table0.mif",
		ram_block1a_173.init_file_layout = "port_a",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_173.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_173.operation_mode = "rom",
		ram_block1a_173.port_a_address_clear = "none",
		ram_block1a_173.port_a_address_width = 12,
		ram_block1a_173.port_a_data_out_clear = "none",
		ram_block1a_173.port_a_data_out_clock = "none",
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 0,
		ram_block1a_173.port_a_first_bit_number = 173,
		ram_block1a_173.port_a_last_address = 4095,
		ram_block1a_173.port_a_logical_ram_depth = 4096,
		ram_block1a_173.port_a_logical_ram_width = 256,
		ram_block1a_173.ram_block_type = "M144K",
		ram_block1a_173.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_174portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "none",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.init_file = "sinc_table0.mif",
		ram_block1a_174.init_file_layout = "port_a",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_174.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_174.operation_mode = "rom",
		ram_block1a_174.port_a_address_clear = "none",
		ram_block1a_174.port_a_address_width = 12,
		ram_block1a_174.port_a_data_out_clear = "none",
		ram_block1a_174.port_a_data_out_clock = "none",
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 0,
		ram_block1a_174.port_a_first_bit_number = 174,
		ram_block1a_174.port_a_last_address = 4095,
		ram_block1a_174.port_a_logical_ram_depth = 4096,
		ram_block1a_174.port_a_logical_ram_width = 256,
		ram_block1a_174.ram_block_type = "M144K",
		ram_block1a_174.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_175portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "none",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.init_file = "sinc_table0.mif",
		ram_block1a_175.init_file_layout = "port_a",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_175.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_175.operation_mode = "rom",
		ram_block1a_175.port_a_address_clear = "none",
		ram_block1a_175.port_a_address_width = 12,
		ram_block1a_175.port_a_data_out_clear = "none",
		ram_block1a_175.port_a_data_out_clock = "none",
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 0,
		ram_block1a_175.port_a_first_bit_number = 175,
		ram_block1a_175.port_a_last_address = 4095,
		ram_block1a_175.port_a_logical_ram_depth = 4096,
		ram_block1a_175.port_a_logical_ram_width = 256,
		ram_block1a_175.ram_block_type = "M144K",
		ram_block1a_175.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_176portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "none",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.init_file = "sinc_table0.mif",
		ram_block1a_176.init_file_layout = "port_a",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mem_init0 = 2048'h5D55756D6D6D7D75656555490A1A8AA2B6AE96C0D9E17D271F033A6CE4D0C8BF370341745082A6A151753B0EA4E0CF232D4CE28F81654A2690FD5B1420C7F91D6A4EBD9B6400B7CD3816E19B267883BC403BC5DE2853AE2C53A1C61523C81F7586C371B2CD2FE49758B2F14A82ED26CD8764AF4407CD2E67A4479DDE3DFC2F4DCE1DF43760AB7A90430C9546AD70ABE039A66C9D429984579C499207D40BDAC91CCF188D5E8B08DD0ED340857AEBB470EB36F168B75AC114DB468F78F42BB27D8005CE13B468ED32D35E890CF2F732E14C891EFA7FB80DC80F9B7EF9388542C6A32CF91C9077E22F8844C12CBBF6529D18E5688A07CA6DB03CD9D63BB662CD00,
		ram_block1a_176.mem_init1 = 2048'h8D7AF60B0CE5789713EE63B419D5EA2F8659FC30BF42C728B4DD5A972AED418C0BF27F9814D9FE33884DC026AB668508CF62A62DC845826F7CB935D2539C69EA27A255941ACF0CA97EFF38ED4E9B58CD0A5BCC0DFB7EA570A32EFD28B374AD7A63B46FBE21F82FF52CB3E825F62DB44B88D10EC51CB6E12AF330CB8C559674EFAE4D8E4537F031D29173B87B1CDD27648F4C36B55E09E32853B9660D966C03D8A255DEA05329FECF3142B52750A2D77502F1D70A78DFA1407E11B3CE200FD3F8967B55B39EF0771BBCD4D2230520E6D0B52147727C8C93F7E959342A128CD1E9F78B1A243C6842D7C7EBB9ADAC9C980A4266767E7A736169614D454D454D4555,
		ram_block1a_176.operation_mode = "rom",
		ram_block1a_176.port_a_address_clear = "none",
		ram_block1a_176.port_a_address_width = 12,
		ram_block1a_176.port_a_data_out_clear = "none",
		ram_block1a_176.port_a_data_out_clock = "none",
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 0,
		ram_block1a_176.port_a_first_bit_number = 176,
		ram_block1a_176.port_a_last_address = 4095,
		ram_block1a_176.port_a_logical_ram_depth = 4096,
		ram_block1a_176.port_a_logical_ram_width = 256,
		ram_block1a_176.ram_block_type = "M144K",
		ram_block1a_176.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_177portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "none",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.init_file = "sinc_table0.mif",
		ram_block1a_177.init_file_layout = "port_a",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mem_init0 = 2048'hAEAE8E8686869696969686828393133B2B2B3375654D5D5545497832AAB6B68E969AC0F9E56D554B132B373E8CD0C8FCE6BF0B1305756858DEA6B2A195456B7B0E1EB8ACD7C363351008FEFAC3A5391A4662B89DA3EF5E703C82CBE5D91E3650CDA18F227854B3BFD0741A07A1CBEE200463CF88AC426701A6E25C391FF8DC9A7F49A682E14532BCD8FF0164C2B91D7244A9CF51388EE19D3A50ED837C5CA3CDF21E25CBB61C639DB0422D93CA24136884B3492692E90F30C8AF1142B59D6A14B7C13C0ED9B2447583FC5E29F80E3DDBA41663B0C67513E0D4277082B55B2ADD4F38CAFD0652B187740BF9EE1EE192245799EA5B25D6803B4CBE4351AECD3B00,
		ram_block1a_177.mem_init1 = 2048'h73CDB67189B6401BE4C6394196AD4BB0EE5B21DEAD2358ACD740BEC5231AC5B7487685D92215EF1054EF916A1DA7FA0C37C9B24759A2DC6F83FC0719E6962957ACD25B25D2E9156AC0BF4378A6C9750EF0DFA758778DF85629D3FE0067DFA00E7911AEC0351BE0C43A5D6182AC513788ECCB3114FABC896740A49BFB5C3ABEC1A70264C187A344620781E5422601CFEB8C287653F5949A7E4105ABCEF0741F2B65D8FEB6094D735E86A8F55B632D108CE6FBC52D310E4EF2EC9D83AF7F40504C3AA397C5F9E97E06122634E5D1C1D7F7A232040410606B7F6FCF9381A9BDB4A4AADA524E4E567C716969213D351D158F8F838B838B8A929A9AB6B6BEBEB6B6A6,
		ram_block1a_177.operation_mode = "rom",
		ram_block1a_177.port_a_address_clear = "none",
		ram_block1a_177.port_a_address_width = 12,
		ram_block1a_177.port_a_data_out_clear = "none",
		ram_block1a_177.port_a_data_out_clock = "none",
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 0,
		ram_block1a_177.port_a_first_bit_number = 177,
		ram_block1a_177.port_a_last_address = 4095,
		ram_block1a_177.port_a_logical_ram_depth = 4096,
		ram_block1a_177.port_a_logical_ram_width = 256,
		ram_block1a_177.ram_block_type = "M144K",
		ram_block1a_177.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_178portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "none",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.init_file = "sinc_table0.mif",
		ram_block1a_178.init_file_layout = "port_a",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mem_init0 = 2048'h49494949494959595959595D5D4D4D6D6D6D75373737272F2F2B1A12928A8A8A9296DCECE4E4FCF8E0C0D8D9530F0F373F2F233B31494C54CCE4F8F2EAA2968E879F212979754D574A42BAA6A69C8099D9E57F67431B02342CA8F0C2DEC7F7A1291D05306A7ACED681B1ADAD1B4372647400988FBFEBDBCD7C28221606F1E1F585932A3E48587DEFBB8B95E47056463B299DCDC3F66618182D73C3DFBCA814466B7B4591B8AED2506D31038FFAC0CCBB230F5960EC9A82AD79414F32988CF1FB47193824CAF7AD811D7E625CB1A9875B606C10BFE7C9D52A221E71EDC79BA66C507FA3899CF04E563925CBF2FE08053F73CDB0BC8E437D510AA6F2DC653B1700,
		ram_block1a_178.mem_init1 = 2048'h1F3365CCA0B61E61654B92B6C8C56F3B15ACE8D69B3905497ED688AD675B7E20889EF3CB0D303ECEE2ED9D136E6850BCAB83D57840063AB5C5D93E06007CF5C38FBD00447E73878DB9E6465A3C0591FFEFD0942C3B5747F1B88E9272655919A7B6C2CCFC29131723F9CCCCBAA61741697D4E9AAEB4E0C1576733081CA8FAEECF99293D0C5A4AFEEC99899D2F7B4A5C4C38A8A69783F3E1754C180A3E36A2D1C1DDFDEBB302161C2870606DDFC793BBAFB5B4885850667E76620B11058DB5BDA9E3FAD6CECED6582028343C250D151B134BC3FFF7FFE7ECE0F8D09088808C8C949EB6362A22222A2B333B7B77775F5F4545454D4D4545454D4D49494141414141,
		ram_block1a_178.operation_mode = "rom",
		ram_block1a_178.port_a_address_clear = "none",
		ram_block1a_178.port_a_address_width = 12,
		ram_block1a_178.port_a_data_out_clear = "none",
		ram_block1a_178.port_a_data_out_clock = "none",
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 0,
		ram_block1a_178.port_a_first_bit_number = 178,
		ram_block1a_178.port_a_last_address = 4095,
		ram_block1a_178.port_a_logical_ram_depth = 4096,
		ram_block1a_178.port_a_logical_ram_width = 256,
		ram_block1a_178.ram_block_type = "M144K",
		ram_block1a_178.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_179portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "none",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.init_file = "sinc_table0.mif",
		ram_block1a_179.init_file_layout = "port_a",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mem_init0 = 2048'h2727272727273737373737373737371717170F0F0F0F0F0F0F0B1A12929292928A8AC8E8E0E0F0F4FCFCECECE4E4E4DCDCDCD0C0CA8A8B93133B2F27272F3F3F3727090951595941444CFCF4FCEEE2F2BA92828A86969FA5A529717969615957574F477A3A22AAB2BC84848C90D8E1EBF3FF6F675F130B0138342C343CC2CAD2DAC6EFF7B9A199110D05177E627A724E44DC9480B9B1AFB79FCB435B606C7C340810128EB7BFEBF1D9CDC55D20223A06061E4061F9E5E5DF83839BAE343C4850504E7777AB9B91859DE4E0FA4E46560A2931259DDDC3D3FEEEF680081804257F6B53D7CDDCA8A0B08E8E52637B7D6D55018BBEA6A6F2C8DCD565312B0B170700,
		ram_block1a_179.mem_init1 = 2048'h071F03336B65D5CCD0E2AAB6869B09417D6D755B0A92AEBEB088D8C55F7F633B0B051C2CF0F8EED6CEDBB3293D250D59427A76E6DE80809DA5A57B435B5F467C28209884869FE3F3FBE55D5D013830263E164ADAD1EDF5FDAD939B031E3E667870485C548DA7BBA3A39F87CDD17860707C460E121A023BB5ADE5D5D9C1CBD7EEA63E320A0018140C657D71EBE3DBD7CF879F99B0A8A0B8340C445E52524A637B777F65259D919981819994BEAEE6EEF2F2FAC24A4A545C5C442D2D31393931292B23071F17179FCFC7C3CBDAF2F2F8F8E0E0ECECE4F4FCFCF4D4948C8C8080808A8A0A1212121A1B1B131317173F3F2F2F2F27272727272F2F2F2F2F2F2F2F2F,
		ram_block1a_179.operation_mode = "rom",
		ram_block1a_179.port_a_address_clear = "none",
		ram_block1a_179.port_a_address_width = 12,
		ram_block1a_179.port_a_data_out_clear = "none",
		ram_block1a_179.port_a_data_out_clock = "none",
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 0,
		ram_block1a_179.port_a_first_bit_number = 179,
		ram_block1a_179.port_a_last_address = 4095,
		ram_block1a_179.port_a_logical_ram_depth = 4096,
		ram_block1a_179.port_a_logical_ram_width = 256,
		ram_block1a_179.ram_block_type = "M144K",
		ram_block1a_179.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_180portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "none",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.init_file = "sinc_table0.mif",
		ram_block1a_180.init_file_layout = "port_a",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mem_init0 = 2048'hCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD9C8C040404040404002222A2A3A3A3A3A3A3A3232322222222E2E2E2E2E363616161E1E1E0E0E06060000585858505151E1E9E9E9E5F5F5FDFDFDF5E5E5CFCFCB9393939B8B8383838BBEBEB6362E2C2424243878505048484840505C5C56676F6F7777BBBBA3A3AB8B93959D8D85858D95F4F8E8E0E0EA7A727E4E46465E5E121A0A21213931352D25A59D9DD1CBCBC3CBDBF6FEEEE6EEFEB09808000818141C0C253F3F736B63635B53D7CFC5CDDDB4B8A8A0A8B0B49E868E1E565A42636B737D7D656D45151901898B92BEB6AEAEA6FAD2C2C8C0D8D4546D656D31332B230B17171F070F00,
		ram_block1a_180.mem_init1 = 2048'h0F07171F07032B33332961655D54CCCCC0D8D8F2AAAAB6BEBE868E9B11190941797D756D6D657B5B434A0A929E8EA6AEBCB4B0A880D0D8D5C5CD47777F73636B33331B0F050C1C141C08A0A8F8F0F0EEE6C6DED6D7CBCBC39BB9B1212D25353D3D05090950525A4A426E7E7676FEEEE6EAD89090988881859D9DB5BDADA7A3BBFB73734B4B43475F5E56564C4C64607838303030282820A49C9C9696968E8F87838B9BDBF3F3FBEBEBE3E7EDFDFDF5F5F5FDCD454541494959101010181818000202262E2E2E263636363E3E3E3E363626262A2A2A2A22222202425A5A5A5A5A5050D0D0D0D0D8D9D9D9D9DDDDD5D5C5C5C5C5C5C5C5C5CDCDCDCDCDCDCDCDCD,
		ram_block1a_180.operation_mode = "rom",
		ram_block1a_180.port_a_address_clear = "none",
		ram_block1a_180.port_a_address_width = 12,
		ram_block1a_180.port_a_data_out_clear = "none",
		ram_block1a_180.port_a_data_out_clock = "none",
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 0,
		ram_block1a_180.port_a_first_bit_number = 180,
		ram_block1a_180.port_a_last_address = 4095,
		ram_block1a_180.port_a_logical_ram_depth = 4096,
		ram_block1a_180.port_a_logical_ram_width = 256,
		ram_block1a_180.ram_block_type = "M144K",
		ram_block1a_180.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_181portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "none",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.init_file = "sinc_table0.mif",
		ram_block1a_181.init_file_layout = "port_a",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mem_init0 = 2048'hD3D3D3D3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C7C6CECECECECECECECEEEEEEEFEFEFEFEFEFEF6F6F6F6F6F6F6F6F6F6F6EEEEEEEEEEEEEEEEEEE6E6E0E0B0B0B0B8B8B81818181810000000000008080808080C14141414141C1C1C1C2D2D252525272F2F2F3B7B73737373737B6B6B6B634343435B5BDFDFD7D7D7D7CFCDCDCDC5C5C5DDBCB8B8B0B0B0A0A8A8A8A0A0B0B0BCBCBC9696868E8E8E860616165A5A5A5252426B6B6B6363737D7D7D7575656D6D6D4555551919111101098989838393BABEBEB6B6AEAEAEA6A6B6FEFAF2D2D2CAC8C8C0C0C8D8DCD454544D6D6565656D393131333B2B2323030B0B1717171F1F0707070F0F00,
		ram_block1a_181.mem_init1 = 2048'h0F0F0F0717171F1F1F0707032B2B3333333B3B396161656D6D5D5554D4DCCCCCC4C0C0D8D8D8D2F2E2EAAAAAA6B6B6BEBEBEBEA686868E8B9B931111191909014141697D7D7575757D6D6D656565657B7B5B5353524A4A4A020202929E9E9E9696A6AEAEAEACA4B4B4B8B8B8B8B0A0A0A888C8C8C0D0D1D5DDDDDDD5C5C7C7CFCF4F4F777777737B7B7B7B636363636B2B2B2B2B333333371F1F1D1D1D050404040C0C0C0C0C04141414101818181818181020A0A0A0A8A8A8E8E8E8E0E0E0F0F2F2F6FEFEFEFEFEFEFEF6F6F6F6F6F6E6E6EEEEEEEEEEEEEECECEC6C6C6C6C6C6C6C6C6C6C6CECFCFCFCFCBCBCBCBDBDBDBDBDBDBDBDBD3D3D3D3D3D3D3D3D3,
		ram_block1a_181.operation_mode = "rom",
		ram_block1a_181.port_a_address_clear = "none",
		ram_block1a_181.port_a_address_width = 12,
		ram_block1a_181.port_a_data_out_clear = "none",
		ram_block1a_181.port_a_data_out_clock = "none",
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 0,
		ram_block1a_181.port_a_first_bit_number = 181,
		ram_block1a_181.port_a_last_address = 4095,
		ram_block1a_181.port_a_logical_ram_depth = 4096,
		ram_block1a_181.port_a_logical_ram_width = 256,
		ram_block1a_181.ram_block_type = "M144K",
		ram_block1a_181.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_182portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "none",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.init_file = "sinc_table0.mif",
		ram_block1a_182.init_file_layout = "port_a",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mem_init0 = 2048'h52525252525252525252525252525252525252525252525252525353535353535353537373736363636363636B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B63636565757575757575757575757D7D7D7D7D7D7D7D7D7D7D7D65656565656565656545454D4D4D4D4D4D4D5919111111111111111111191919190909898981818181818383838B8B8B9BBABEBEB6B6B6B6B6B6B6BEBEAEAEAEAEAEA6A6A6A6A6A6AEAEBEBEFAFAFAF2F2F2D2D2D2DADACAC8C8C8C0C0C0C0C0C0C8D8D8DCDCD4D4D4D454545C5C4C6D6D6D65656565656D6D7D3D393131313133333B3B3B2B2B23232323030B0B0B0B1F17171717171F1F1F1F1F07070707070F0F0F0F0F00,
		ram_block1a_182.mem_init1 = 2048'h0F0F0F0F0F0F0707071717171F1F1F1F1F1717170707030B0B2B2B2B2B2333333333333B3B3B3939292161616565656D6D6D6D7D5D5D55545454D4D4DCDCCCCCCCCCC4C0C0C0C0C0C8D8D8D8D8D8D8D2D2F2F2F2F2EAEAEAAAAAAAAAA6A6A6A6A6B6BEBEBEBEBEBEBEB6B6B6B6B6A6A6AE8E8E8E8E8E8F8B838383839391919999191919191919111111110101010109494949494949494D6565656565757575757D7D7D7D7D7D7D7D7D7D75757575757575656565656D6D6D6D6D6D6D6D6D6D6F6F6B6363636363636363636363636373737B7B7B7B7B7B7B5B5B5B5B5B5B5B5B5B5B5B5B5B5352525252525252525252525252525252525252525252525252,
		ram_block1a_182.operation_mode = "rom",
		ram_block1a_182.port_a_address_clear = "none",
		ram_block1a_182.port_a_address_width = 12,
		ram_block1a_182.port_a_data_out_clear = "none",
		ram_block1a_182.port_a_data_out_clock = "none",
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 0,
		ram_block1a_182.port_a_first_bit_number = 182,
		ram_block1a_182.port_a_last_address = 4095,
		ram_block1a_182.port_a_logical_ram_depth = 4096,
		ram_block1a_182.port_a_logical_ram_width = 256,
		ram_block1a_182.ram_block_type = "M144K",
		ram_block1a_182.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_183portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "none",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.init_file = "sinc_table0.mif",
		ram_block1a_183.init_file_layout = "port_a",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mem_init0 = 2048'hFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD2D2D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8DCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D454545C5C5C5C5C5C5C5C5C5C5C4C6D6D6D65656565656565656565656565656D6D6D6D6D6D6D6D7D7D3939393131313131313131313333333B3B3B3B3B3B3B2B2B2B2B2323232323232323230303030B0B0B0B0B0B0B1B1B1F17171717171717171717171F1F1F1F1F1F1F1F1F0F070707070707070707070F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_183.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F07070707070707071717171F1F1F1F1F1F1F1F1F1F1F1F1717171717070707070303030B0B0B0B0B2B2B2B2B2B2B2B2B2323333333333333333333333B3B3B3B3B3B3B393939393939212121616161616565656565656D6D6D6D6D6D6D6D6D6D6D6D7D7D7555555555555454545454545454545C5CDCDCDCDCDCDCDCDCDCDCCCCCCCCCC4C4C4C4C4C4C4C4C0C0C0C0C0C0C0C0C0C0C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D0D0D0D0D0D0D0D0D0D0D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA,
		ram_block1a_183.operation_mode = "rom",
		ram_block1a_183.port_a_address_clear = "none",
		ram_block1a_183.port_a_address_width = 12,
		ram_block1a_183.port_a_data_out_clear = "none",
		ram_block1a_183.port_a_data_out_clock = "none",
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 0,
		ram_block1a_183.port_a_first_bit_number = 183,
		ram_block1a_183.port_a_last_address = 4095,
		ram_block1a_183.port_a_logical_ram_depth = 4096,
		ram_block1a_183.port_a_logical_ram_width = 256,
		ram_block1a_183.ram_block_type = "M144K",
		ram_block1a_183.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_184portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "none",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.init_file = "sinc_table0.mif",
		ram_block1a_184.init_file_layout = "port_a",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mem_init0 = 2048'h3131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313139393B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B23232323232323232323232323232323232323232323232323232323230303030B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B1B1B1F1F1F17171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_184.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717070707070707070303030303030B0B0B0B0B0B0B0B0B0B0B0B0B0B0B2B2B2B2B2B2B2B2B2B2B2B2B2B2B232323232323232323232323333333333333333333333333333333333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B39393939393939393939393939393939393931313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131,
		ram_block1a_184.operation_mode = "rom",
		ram_block1a_184.port_a_address_clear = "none",
		ram_block1a_184.port_a_address_width = 12,
		ram_block1a_184.port_a_data_out_clear = "none",
		ram_block1a_184.port_a_data_out_clock = "none",
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 0,
		ram_block1a_184.port_a_first_bit_number = 184,
		ram_block1a_184.port_a_last_address = 4095,
		ram_block1a_184.port_a_logical_ram_depth = 4096,
		ram_block1a_184.port_a_logical_ram_width = 256,
		ram_block1a_184.ram_block_type = "M144K",
		ram_block1a_184.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_185portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "none",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.init_file = "sinc_table0.mif",
		ram_block1a_185.init_file_layout = "port_a",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mem_init0 = 2048'h17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_185.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_185.operation_mode = "rom",
		ram_block1a_185.port_a_address_clear = "none",
		ram_block1a_185.port_a_address_width = 12,
		ram_block1a_185.port_a_data_out_clear = "none",
		ram_block1a_185.port_a_data_out_clock = "none",
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 0,
		ram_block1a_185.port_a_first_bit_number = 185,
		ram_block1a_185.port_a_last_address = 4095,
		ram_block1a_185.port_a_logical_ram_depth = 4096,
		ram_block1a_185.port_a_logical_ram_width = 256,
		ram_block1a_185.ram_block_type = "M144K",
		ram_block1a_185.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_186portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "none",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.init_file = "sinc_table0.mif",
		ram_block1a_186.init_file_layout = "port_a",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mem_init0 = 2048'h070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_186.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_186.operation_mode = "rom",
		ram_block1a_186.port_a_address_clear = "none",
		ram_block1a_186.port_a_address_width = 12,
		ram_block1a_186.port_a_data_out_clear = "none",
		ram_block1a_186.port_a_data_out_clock = "none",
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 0,
		ram_block1a_186.port_a_first_bit_number = 186,
		ram_block1a_186.port_a_last_address = 4095,
		ram_block1a_186.port_a_logical_ram_depth = 4096,
		ram_block1a_186.port_a_logical_ram_width = 256,
		ram_block1a_186.ram_block_type = "M144K",
		ram_block1a_186.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_187portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "none",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.init_file = "sinc_table0.mif",
		ram_block1a_187.init_file_layout = "port_a",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_187.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_187.operation_mode = "rom",
		ram_block1a_187.port_a_address_clear = "none",
		ram_block1a_187.port_a_address_width = 12,
		ram_block1a_187.port_a_data_out_clear = "none",
		ram_block1a_187.port_a_data_out_clock = "none",
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 0,
		ram_block1a_187.port_a_first_bit_number = 187,
		ram_block1a_187.port_a_last_address = 4095,
		ram_block1a_187.port_a_logical_ram_depth = 4096,
		ram_block1a_187.port_a_logical_ram_width = 256,
		ram_block1a_187.ram_block_type = "M144K",
		ram_block1a_187.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_188portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "none",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.init_file = "sinc_table0.mif",
		ram_block1a_188.init_file_layout = "port_a",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_188.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_188.operation_mode = "rom",
		ram_block1a_188.port_a_address_clear = "none",
		ram_block1a_188.port_a_address_width = 12,
		ram_block1a_188.port_a_data_out_clear = "none",
		ram_block1a_188.port_a_data_out_clock = "none",
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 0,
		ram_block1a_188.port_a_first_bit_number = 188,
		ram_block1a_188.port_a_last_address = 4095,
		ram_block1a_188.port_a_logical_ram_depth = 4096,
		ram_block1a_188.port_a_logical_ram_width = 256,
		ram_block1a_188.ram_block_type = "M144K",
		ram_block1a_188.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_189portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "none",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.init_file = "sinc_table0.mif",
		ram_block1a_189.init_file_layout = "port_a",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_189.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_189.operation_mode = "rom",
		ram_block1a_189.port_a_address_clear = "none",
		ram_block1a_189.port_a_address_width = 12,
		ram_block1a_189.port_a_data_out_clear = "none",
		ram_block1a_189.port_a_data_out_clock = "none",
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 0,
		ram_block1a_189.port_a_first_bit_number = 189,
		ram_block1a_189.port_a_last_address = 4095,
		ram_block1a_189.port_a_logical_ram_depth = 4096,
		ram_block1a_189.port_a_logical_ram_width = 256,
		ram_block1a_189.ram_block_type = "M144K",
		ram_block1a_189.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_190portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "none",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.init_file = "sinc_table0.mif",
		ram_block1a_190.init_file_layout = "port_a",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_190.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_190.operation_mode = "rom",
		ram_block1a_190.port_a_address_clear = "none",
		ram_block1a_190.port_a_address_width = 12,
		ram_block1a_190.port_a_data_out_clear = "none",
		ram_block1a_190.port_a_data_out_clock = "none",
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 0,
		ram_block1a_190.port_a_first_bit_number = 190,
		ram_block1a_190.port_a_last_address = 4095,
		ram_block1a_190.port_a_logical_ram_depth = 4096,
		ram_block1a_190.port_a_logical_ram_width = 256,
		ram_block1a_190.ram_block_type = "M144K",
		ram_block1a_190.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_191portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "none",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.init_file = "sinc_table0.mif",
		ram_block1a_191.init_file_layout = "port_a",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_191.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_191.operation_mode = "rom",
		ram_block1a_191.port_a_address_clear = "none",
		ram_block1a_191.port_a_address_width = 12,
		ram_block1a_191.port_a_data_out_clear = "none",
		ram_block1a_191.port_a_data_out_clock = "none",
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 0,
		ram_block1a_191.port_a_first_bit_number = 191,
		ram_block1a_191.port_a_last_address = 4095,
		ram_block1a_191.port_a_logical_ram_depth = 4096,
		ram_block1a_191.port_a_logical_ram_width = 256,
		ram_block1a_191.ram_block_type = "M144K",
		ram_block1a_191.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_192portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "none",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.init_file = "sinc_table0.mif",
		ram_block1a_192.init_file_layout = "port_a",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mem_init0 = 2048'hBDB5A5ADA5B5FDFCCAC2D2D2C2CA7E2E34140919017FE7EBD38AACB4205A4F7F618594AAEE5E792507DAF6C8012F53DCF09E8B6145A28CC96F0B2CC6C335587E90AD476896FBC12E42F18F6859B7C07225C7FA097F84326986F44D02F80374EE9562A8DB2872D50665974C2FFD1443A86B519A612AC70DF6BD7E95553EED2ACB8803E12C6F8C5B92713AFF34CA4308C71EF13AE36C2DF211CC4B9A5504C3509542937CED3AF7A439FE23F86DA37EE538E51A93449906D38E14C1168B5EA93CE137A271A411C65B8F48D520F76ABE31C41904D35FA679E439BF42DF0AC579A42DF2479B56C13CB5615E9B06D33DAC79F4029752EB3CF86D989147F237A270D500,
		ram_block1a_192.mem_init1 = 2048'hCD62B63BD6D934A865C20B8678F538954BE6A32ED15D903FE22F825CD934AB664A9518C560AE73DE018C59F72AE7709D00CE5BB66DE835824E9304C9BE27E27DA97643865DC81FC257B560FF2AF96CBB6EFF28FD3EAB7CAC7366A570AF3CF922F778A9E63FE8639E5D804B449D73BA61AEE7109B529DFE37E02BC98047A46F6E995A98F93AD90E65A5769DDE65A7DC1DE68C57ACEF15C6ED16C8B3401BF94615E79C6BE99A6D1FACFA1962D4BD4AA0977D220AF59E304FE7887A5591BEDC3917F0D0B73155FA8CAD634738B6C3ED011E32ECDDB3AF185462D38FB9ACFE4A5621318D9FC2F6FCE058170F333B296555D8D8C8C6E6F6F6BABABAB2B1B9B5B5BDB5,
		ram_block1a_192.operation_mode = "rom",
		ram_block1a_192.port_a_address_clear = "none",
		ram_block1a_192.port_a_address_width = 12,
		ram_block1a_192.port_a_data_out_clear = "none",
		ram_block1a_192.port_a_data_out_clock = "none",
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 0,
		ram_block1a_192.port_a_first_bit_number = 192,
		ram_block1a_192.port_a_last_address = 4095,
		ram_block1a_192.port_a_logical_ram_depth = 4096,
		ram_block1a_192.port_a_logical_ram_width = 256,
		ram_block1a_192.ram_block_type = "M144K",
		ram_block1a_192.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_193portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "none",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.init_file = "sinc_table0.mif",
		ram_block1a_193.init_file_layout = "port_a",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mem_init0 = 2048'h0B0313131B1B1B1B292121213139BDEDEDCDD4D4C4CADAD2F2AAB6B62E041911017D75677BD3CA96ACACB080594F67736B1D0C94A0F2C6D74131251302D6EEF88885332B5D4460BE8E93FD65580E26B8D5EBFB160864FEDBA5B91C76628D99BFC2402413D7E9CC2A2F59F5B28660430FA89CF277193AD6C0AD0366C886AB456A06E1ED0F204CE38D00664DA197781C37D1DC3A05E582AC497B9CFA532502E6853354DCAB4D6E1AF5D7200CFF983247A99A54338BE4163943A699730CA6DB3106ED933E448BB1562D91FA042FD9B24F55B2486794EE4B31D6AD3350A69F7802F1DF0C6BD1A4463D8A483FC5E21361C6BC6B08BECD2D1AE9AF54E7817204A5F600,
		ram_block1a_193.mem_init1 = 2048'hF6AF186A9567789BE51426D98A7447B9D807B5C2384FF4A04B7D86F1031CFC8370CEBD5300B5CF3812E5974A6997E45239CCBE2147B48A6B1CA6C133A6C83B4DEE93F14630D3E70C7AED8E7A59AFC8781FE9CA3C19FB8C2B5B3C9AE94532D0F50368CEAB9576128DEB482443FD9D3254F99F84680FA1CCEA012DE3C4A8076B048EE34D230EC0FD933D50D6BB85296E40BDBBD7600C02F7D1DC2A065175938AAC585F2B9D98EAEE593D2B5EDCE0B503037D4854B6AB9DC5716E02108CB5EBD7C738241C025AEFE5D9859DAA327E4C50417DBFAF939384DCF868685E5F0F0B1B3D2DA5B5F0C0CACED6D6DEEAE2E8A8B03D353D3D150D050109010903030B03030B,
		ram_block1a_193.operation_mode = "rom",
		ram_block1a_193.port_a_address_clear = "none",
		ram_block1a_193.port_a_address_width = 12,
		ram_block1a_193.port_a_data_out_clear = "none",
		ram_block1a_193.port_a_data_out_clock = "none",
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 0,
		ram_block1a_193.port_a_first_bit_number = 193,
		ram_block1a_193.port_a_last_address = 4095,
		ram_block1a_193.port_a_logical_ram_depth = 4096,
		ram_block1a_193.port_a_logical_ram_width = 256,
		ram_block1a_193.ram_block_type = "M144K",
		ram_block1a_193.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_194portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "none",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.init_file = "sinc_table0.mif",
		ram_block1a_194.init_file_layout = "port_a",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mem_init0 = 2048'h3F37373737373737272F2F2F2F272333331313130309090909515555CDEDE4E4F4F8F8E2EACAD2968E8686BE3729292139554D4D555F636AF2BAA68C94988880F8E56F7F534B53152D2430A888D6CECEF3E1E11D0D1113227E7ECAD0C0B5B5A39B0B5F7C68784C9E8BABBFEDD9497A2636120095EDFBCFDF8230241C4A53E7FD8998847A6A564539A9B78ADAE47C00172F33E9CCD0AAB60F116D77C28EB4A8D54F73672C908EF6EBD51D29364ED0FDAD932F74504CB2A38DD1E07E1A0435E9C7D2A83C10637FC98CB4A24E59693792AEFC5847333584D8EEAB11256356C6A8BD8B6F7C4004B2E7C571260A18EDE9DF8B285C4A6FBB898CFA464131A7C3D6E000,
		ram_block1a_194.mem_init1 = 2048'hE8D4DBA7255976EA9895A9675A38248AD7E749143A62C5F9A58F1A746843BFABC45C722619B1EDC2D62C205D63E39C90AE775B6D359A86FAF1451B378ED0FCA61B1F6178568AB2ADC17B660A14ACF3DFC739240E12EEF5C985BE225C4469B78F93E47C404A372BB9C5DAE2BE1C003D67D3CBD4A0B806576B75459982B6AEDAC155293B0716C8F8E4D68B1B2F2511405EEEFAA2859589796F7E5A421424B0B183D7C7E37164041402323667F5D1C1C5D5AFAABA0A06145460697D6FE7D79B8B8BB4B4ACA8F0585A46465E73632B21353D058D85919992CAE6EEE6FEF6FEF2EAC0C84058151D1D150D05052921232B33333B3B333B3B3337373F3F3737373F3F3F,
		ram_block1a_194.operation_mode = "rom",
		ram_block1a_194.port_a_address_clear = "none",
		ram_block1a_194.port_a_address_width = 12,
		ram_block1a_194.port_a_data_out_clear = "none",
		ram_block1a_194.port_a_data_out_clock = "none",
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 0,
		ram_block1a_194.port_a_first_bit_number = 194,
		ram_block1a_194.port_a_last_address = 4095,
		ram_block1a_194.port_a_logical_ram_depth = 4096,
		ram_block1a_194.port_a_logical_ram_width = 256,
		ram_block1a_194.ram_block_type = "M144K",
		ram_block1a_194.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_195portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "none",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.init_file = "sinc_table0.mif",
		ram_block1a_195.init_file_layout = "port_a",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mem_init0 = 2048'h0E06060606060606161616161616161616363636262E2E2E2E2E2A2A32323232323A3A28200000445C5C5C54D5CDCDCDC5E1F9F9F9F3E3EBEBA3B79F9F978F8F87921810302828647C7C746C44425A52534B43AFB7B7BDA5A9A1999981CCC4DEF66E626A727A460C151D110921B9B3EFE7CFD7DACAC0FCF4AC243818020B17176F677BF9E1CDD4948C82B2BAA6265E51414959656D3F33828A9E94ACF8F0E0CD5F5743133B2D253418C8D8D6E6EEFBAB81151D2D397362565E4EC8B8A4A5B58B8BDB5F67747040141C0EBABBABE5D5C1C1716E2E3A0A0A1C4DE5F1E3C7D78782B024241C484A5F6FEFB989899C8CAAFA6A4E5C4909392D2F9382C2D4E4E0F000,
		ram_block1a_195.mem_init1 = 2048'hF8E8F4D4C69AAB2735250959447676EABA9A8495A9E97B47475F4A3834249C98CBD3E7E7F9490114042E3A6246D6CDD9F1A1BD9F8F12126E7C7C6050D98FB7B7ABBBDDC4D4586862360E0F1301A9FDE5E5DBDAC2D63E2C2030090D57576BFBF3E78C949088B8B42E6E73534B51556D2DB1B9AA869E9EC6EAF8F06C6D555D01031B372F2F36F8C0C0D8D4CCE4E6FAB3AB031F1F150D0179716864647E56CAC2CA929AB6ACA5ADB5B98189C15B575F574F6F627A727A602804041C149C84808880BBB3B3BFE7E7EFE7EFFFD3DBDBD1C9C9C1414955555C1C34343C2C2424282822222A3A3232323A3A3232161E1E1E060606060E0E0E06060606060E0E0E0E0E0E,
		ram_block1a_195.operation_mode = "rom",
		ram_block1a_195.port_a_address_clear = "none",
		ram_block1a_195.port_a_address_width = 12,
		ram_block1a_195.port_a_data_out_clear = "none",
		ram_block1a_195.port_a_data_out_clock = "none",
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 0,
		ram_block1a_195.port_a_first_bit_number = 195,
		ram_block1a_195.port_a_last_address = 4095,
		ram_block1a_195.port_a_logical_ram_depth = 4096,
		ram_block1a_195.port_a_logical_ram_width = 256,
		ram_block1a_195.ram_block_type = "M144K",
		ram_block1a_195.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_196portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "none",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.init_file = "sinc_table0.mif",
		ram_block1a_196.init_file_layout = "port_a",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mem_init0 = 2048'hD6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECEC6C6C6C6C6C6C6C6C6C6C6C6CECEDEDEFEFEFAF2F2F2F2F3EBEBEBEBEBE3E3E3E1F1F9F9B9BD9595958D8D8D8D0505051D1D1911111109292B2323223A3A7676767E6E66664E4E5E52525858C0C0C8C8C0F4BCBDB5B5ADADA5A7BBBB93939B83838F8FD7575F77656C6860787870786844440C14161E16028AA2A3BBB3BBAFA7EDEDD5DDD1D1C9C1C1D9F47E7E662E263A3A321A020A0C141C154D6DE1E9F1F9FBE3CFC7DFD79F8B828AB0B8B03C2C242C1458504A424B53577F676FE7F9B1B98189859C9C948EA2AAF2FAF26E664E565C514941093139352D272FB79B938AC2CAD6DCFCE4ECE0F8F0F800,
		ram_block1a_196.mem_init1 = 2048'hF0F8E0E8E0F4DCD4CEC6C29A93ABA3273F373D250149515951414C767E76E6EAA2BA929A8C848C959DBDA1E9E1797B674F47575F574A422238303C24A4AC949C9880CAC3DBDFF7FFE7E7EFF3F959010901151C140C2C262A32323A626A4ED6DED6D5CDC1C1F9F1F1B9A5ADADB7BF9F970B0B020A1A125A7E646C6C647C7C70786840404851979F97878F8FA7AFBBB3B3BBABA3A9A9A5D5DDDCD4DCCCC44048485050787A72726A6E66662E3E36363E3E1E13030B0B01010909191191999D9D95A5ADADADE5E5E5EDEDFDF1F1F1FBFBFBF3F3F3EBEBEAEAC2C2C2C2CACACECEC6C6C6D6DEDEDEDEDED6D6D6D6D6D6DEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6D6D6,
		ram_block1a_196.operation_mode = "rom",
		ram_block1a_196.port_a_address_clear = "none",
		ram_block1a_196.port_a_address_width = 12,
		ram_block1a_196.port_a_data_out_clear = "none",
		ram_block1a_196.port_a_data_out_clock = "none",
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 0,
		ram_block1a_196.port_a_first_bit_number = 196,
		ram_block1a_196.port_a_last_address = 4095,
		ram_block1a_196.port_a_logical_ram_depth = 4096,
		ram_block1a_196.port_a_logical_ram_width = 256,
		ram_block1a_196.ram_block_type = "M144K",
		ram_block1a_196.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_197portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "none",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.init_file = "sinc_table0.mif",
		ram_block1a_197.init_file_layout = "port_a",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mem_init0 = 2048'h1414141414141414141414141414141414141414040404040404040404040404040C0C0C0C0C0C0C0C0C0C0C0D151515151515151515151D1D5D5979797961616161E1E1E1E9E9E9E9E9E9F1F1F3F3F3F3FBFBFFFFFFF7E7E7E7CFCFCFCFCFC7C7D7D7DFDFDFDB939292928A8A8A888080A0A0A8B8B8B4B4B4343C3C2C2424242C2C2C2434101058585A5252424A4A4B43434B5F5F5757777F7F7F6767676F6BE1E1F1B9B9B1B1B199898185858D8C9494949C9C949686AAAAA2A2EAFAFAF2F2FAFA7666666E4E46465C5C5555515949414149090131393D3535352F2F27272F2FB3B39B9B93928A8AC2C2CACED6D4DCDCF4F4ECECE4E0E8E8F8F0F0F8F8F000,
		ram_block1a_197.mem_init1 = 2048'hF0F0F8F8F0E0E0E8E8E0E4F4FCDCD4D4C4CCCEC6C2829A9A929293ABABA323272F3F3737353D3D25250509494151515959514141494C4464767E7E76F6F6EEEEEAE2A2AABABA92929A9A9A8684848C8C8494959D9DBDB5B1A9A9A9E1E1E179797173737F7F4F4747474F4F4F5757575F5B5B5252424A0A2A2020202838383434343C3C3C24A4A4ACACACAC848490989898989092929ACACACBC3C3C3CBCFCFCFD7D7F7F7FFFFFFFFF7F7F7E7EFEFEFEFEFE3E3E3E3E9E9E9E9F9F17171717179595959591111111111010D0D0D0D0D0D050505050504040C0C0C0C0C0C0C0C0404041414141414141C1C1C1C1C1C1C1C1C1C1C1C1C1414141414141414141414,
		ram_block1a_197.operation_mode = "rom",
		ram_block1a_197.port_a_address_clear = "none",
		ram_block1a_197.port_a_address_width = 12,
		ram_block1a_197.port_a_data_out_clear = "none",
		ram_block1a_197.port_a_data_out_clock = "none",
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 0,
		ram_block1a_197.port_a_first_bit_number = 197,
		ram_block1a_197.port_a_last_address = 4095,
		ram_block1a_197.port_a_logical_ram_depth = 4096,
		ram_block1a_197.port_a_logical_ram_width = 256,
		ram_block1a_197.ram_block_type = "M144K",
		ram_block1a_197.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_198portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "none",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.init_file = "sinc_table0.mif",
		ram_block1a_198.init_file_layout = "port_a",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mem_init0 = 2048'h9595959595959595959595959595959595959595858585858585858585858585858D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C84848484848484949494949494949C9C9C9C9C9C9C9C9E9E9E9E969692929292828282AAAAAAAAAAAAAAAAAAA2A2A2A2E2E2E2E2FAFAFAFAFAFAFAFAF2F2F2F6F6F6767E7E6E6E6E6E666666666646464E4E4C4C4C5C54545555555D5959595959515151414141494949494901010101012939393D3D35353535353D3D3D3F2F272727272F2F2F2F2F2727A3B3B3BB9B9B9B93939292929A8A8A8A82C2C2C2CACECECECED4D4D4D4DCDCDCDCF4F4F4F4ECECECECE4E0E0E0E8E8E8E8F0F0F0F0F8F8F8F8F8F0F0F000,
		ram_block1a_198.mem_init1 = 2048'hF0F0F0F0F8F8F8F8F8F0F0E0E0E0E8E8E8E8E8E0E4E4F4F4FCFCFCDCDCD4D4D4D4C4CCCCCECECEC6C6C6C2828A9A9A9A9A92929292939BBBABABABA323232323272F2F2F3F3F37373737373F3D3D3D3D3525252525050D090909094141415151595959595959515151515151494949494D4D4444444444646E6E6E6E7E7E7676767676767EFEFEFEFEFEFEF6F6E2E2E2E2E2EAEAEAEAAAAAAAA2A2A2A2A2A2A2BABA9A9A9A9A9A9A9292929292929292929E9E9E9E9C9C9C9C8C848484848484848484848C8C8C8C8C8C8C8C8C8C8C8C8484848484858585858585858585858D8D8D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9595959595959595959595,
		ram_block1a_198.operation_mode = "rom",
		ram_block1a_198.port_a_address_clear = "none",
		ram_block1a_198.port_a_address_width = 12,
		ram_block1a_198.port_a_data_out_clear = "none",
		ram_block1a_198.port_a_data_out_clock = "none",
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 0,
		ram_block1a_198.port_a_first_bit_number = 198,
		ram_block1a_198.port_a_last_address = 4095,
		ram_block1a_198.port_a_logical_ram_depth = 4096,
		ram_block1a_198.port_a_logical_ram_width = 256,
		ram_block1a_198.ram_block_type = "M144K",
		ram_block1a_198.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_199portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "none",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.init_file = "sinc_table0.mif",
		ram_block1a_199.init_file_layout = "port_a",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mem_init0 = 2048'h2525252525252525252525252525252525252525353535353535353535353535353D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3535353535353535373737373737373737372727272F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2727272727272727272727232323A3ABABBBBBBBBBBBBBBBBBBB9B9B93939393939393939292929A9A9A9A9A9A9A9A9A8A8A8A8282828282C2C2C2C2C2CACACACECECECECECECEC6C6C6C4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCD4F4F4F4F4F4F4F4F4FCECECECECECECECE4E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F000,
		ram_block1a_199.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F0F0F0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E0E0E0E4E4E4F4F4F4F4FCFCFCFCFCFCDCDCDCDCD4D4D4D4D4D4D4D4D4C4C4CCCCCCCCCCCCCECECECEC6C6C6C6C6C6C6C2C2C2C28A8A8A9A9A9A9A9A9A9A9A9292929292929292929292929B9B9B9B9BBBBBBBBBBBABABA3A3A3A3A3A3A32323232323232B2B2F2F2F2F2F2F2F2F2F2F2F2F2727272727272737373737373737373F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3D353535353535353535353535353535353535353535353D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2525252525252525252525,
		ram_block1a_199.operation_mode = "rom",
		ram_block1a_199.port_a_address_clear = "none",
		ram_block1a_199.port_a_address_width = 12,
		ram_block1a_199.port_a_data_out_clear = "none",
		ram_block1a_199.port_a_data_out_clock = "none",
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 0,
		ram_block1a_199.port_a_first_bit_number = 199,
		ram_block1a_199.port_a_last_address = 4095,
		ram_block1a_199.port_a_logical_ram_depth = 4096,
		ram_block1a_199.port_a_logical_ram_width = 256,
		ram_block1a_199.ram_block_type = "M144K",
		ram_block1a_199.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_200portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "none",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.init_file = "sinc_table0.mif",
		ram_block1a_200.init_file_layout = "port_a",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mem_init0 = 2048'hCECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C4C4C4C4C4C4C4C4C4C4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4F4F4F4F4F4F4F4F4F4F4F4F4F4FCFCFCFCFCFCFCFCFCECECECECECECECECECECECECECE4E4E4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_200.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCECECECECEC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6CECECECECECECECECECECE,
		ram_block1a_200.operation_mode = "rom",
		ram_block1a_200.port_a_address_clear = "none",
		ram_block1a_200.port_a_address_width = 12,
		ram_block1a_200.port_a_data_out_clear = "none",
		ram_block1a_200.port_a_data_out_clock = "none",
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 0,
		ram_block1a_200.port_a_first_bit_number = 200,
		ram_block1a_200.port_a_last_address = 4095,
		ram_block1a_200.port_a_logical_ram_depth = 4096,
		ram_block1a_200.port_a_logical_ram_width = 256,
		ram_block1a_200.ram_block_type = "M144K",
		ram_block1a_200.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_201portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "none",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.init_file = "sinc_table0.mif",
		ram_block1a_201.init_file_layout = "port_a",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mem_init0 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_201.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_201.operation_mode = "rom",
		ram_block1a_201.port_a_address_clear = "none",
		ram_block1a_201.port_a_address_width = 12,
		ram_block1a_201.port_a_data_out_clear = "none",
		ram_block1a_201.port_a_data_out_clock = "none",
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 0,
		ram_block1a_201.port_a_first_bit_number = 201,
		ram_block1a_201.port_a_last_address = 4095,
		ram_block1a_201.port_a_logical_ram_depth = 4096,
		ram_block1a_201.port_a_logical_ram_width = 256,
		ram_block1a_201.ram_block_type = "M144K",
		ram_block1a_201.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_202portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "none",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.init_file = "sinc_table0.mif",
		ram_block1a_202.init_file_layout = "port_a",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_202.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_202.operation_mode = "rom",
		ram_block1a_202.port_a_address_clear = "none",
		ram_block1a_202.port_a_address_width = 12,
		ram_block1a_202.port_a_data_out_clear = "none",
		ram_block1a_202.port_a_data_out_clock = "none",
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 0,
		ram_block1a_202.port_a_first_bit_number = 202,
		ram_block1a_202.port_a_last_address = 4095,
		ram_block1a_202.port_a_logical_ram_depth = 4096,
		ram_block1a_202.port_a_logical_ram_width = 256,
		ram_block1a_202.ram_block_type = "M144K",
		ram_block1a_202.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_203portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "none",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.init_file = "sinc_table0.mif",
		ram_block1a_203.init_file_layout = "port_a",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mem_init0 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_203.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_203.operation_mode = "rom",
		ram_block1a_203.port_a_address_clear = "none",
		ram_block1a_203.port_a_address_width = 12,
		ram_block1a_203.port_a_data_out_clear = "none",
		ram_block1a_203.port_a_data_out_clock = "none",
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 0,
		ram_block1a_203.port_a_first_bit_number = 203,
		ram_block1a_203.port_a_last_address = 4095,
		ram_block1a_203.port_a_logical_ram_depth = 4096,
		ram_block1a_203.port_a_logical_ram_width = 256,
		ram_block1a_203.ram_block_type = "M144K",
		ram_block1a_203.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_204portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "none",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.init_file = "sinc_table0.mif",
		ram_block1a_204.init_file_layout = "port_a",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_204.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_204.operation_mode = "rom",
		ram_block1a_204.port_a_address_clear = "none",
		ram_block1a_204.port_a_address_width = 12,
		ram_block1a_204.port_a_data_out_clear = "none",
		ram_block1a_204.port_a_data_out_clock = "none",
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 0,
		ram_block1a_204.port_a_first_bit_number = 204,
		ram_block1a_204.port_a_last_address = 4095,
		ram_block1a_204.port_a_logical_ram_depth = 4096,
		ram_block1a_204.port_a_logical_ram_width = 256,
		ram_block1a_204.ram_block_type = "M144K",
		ram_block1a_204.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_205portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "none",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.init_file = "sinc_table0.mif",
		ram_block1a_205.init_file_layout = "port_a",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_205.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_205.operation_mode = "rom",
		ram_block1a_205.port_a_address_clear = "none",
		ram_block1a_205.port_a_address_width = 12,
		ram_block1a_205.port_a_data_out_clear = "none",
		ram_block1a_205.port_a_data_out_clock = "none",
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 0,
		ram_block1a_205.port_a_first_bit_number = 205,
		ram_block1a_205.port_a_last_address = 4095,
		ram_block1a_205.port_a_logical_ram_depth = 4096,
		ram_block1a_205.port_a_logical_ram_width = 256,
		ram_block1a_205.ram_block_type = "M144K",
		ram_block1a_205.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_206portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "none",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.init_file = "sinc_table0.mif",
		ram_block1a_206.init_file_layout = "port_a",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_206.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_206.operation_mode = "rom",
		ram_block1a_206.port_a_address_clear = "none",
		ram_block1a_206.port_a_address_width = 12,
		ram_block1a_206.port_a_data_out_clear = "none",
		ram_block1a_206.port_a_data_out_clock = "none",
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 0,
		ram_block1a_206.port_a_first_bit_number = 206,
		ram_block1a_206.port_a_last_address = 4095,
		ram_block1a_206.port_a_logical_ram_depth = 4096,
		ram_block1a_206.port_a_logical_ram_width = 256,
		ram_block1a_206.ram_block_type = "M144K",
		ram_block1a_206.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_207portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "none",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.init_file = "sinc_table0.mif",
		ram_block1a_207.init_file_layout = "port_a",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_207.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_207.operation_mode = "rom",
		ram_block1a_207.port_a_address_clear = "none",
		ram_block1a_207.port_a_address_width = 12,
		ram_block1a_207.port_a_data_out_clear = "none",
		ram_block1a_207.port_a_data_out_clock = "none",
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 0,
		ram_block1a_207.port_a_first_bit_number = 207,
		ram_block1a_207.port_a_last_address = 4095,
		ram_block1a_207.port_a_logical_ram_depth = 4096,
		ram_block1a_207.port_a_logical_ram_width = 256,
		ram_block1a_207.ram_block_type = "M144K",
		ram_block1a_207.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_208portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "none",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.init_file = "sinc_table0.mif",
		ram_block1a_208.init_file_layout = "port_a",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mem_init0 = 2048'h050D0D051C143C242C2A323202425EC6C4F5E1A991879F237A74445828B7B783D164700A0E31E1CDF22E04507FC385B05653618582E6583317D8F49B35509EBCD17710B0D7210AEEC1B35C758BE45639C3E21577A89A7586B45B08F28B34CE857E0493E01AEBB84BE9BA4192E80BD0AB72988378BBC404FFBC4F8E793BC005EEBD729B400FE72C93521DDE3BF0274681408F2C69A66F88439E1158B772BD64E3266D885FDA1DCC0986539CD8478A5B9409E63BF661AD7AF722CD188D4A1E9B4C991CCF13964B9C11CC3AA36EB32CF07DAE53CE1AD54C990CF023A67366B441D4058156833AEE7BA075C818954A9B27FA63B428D10C11C956AB6AF62FB24DDD00,
		ram_block1a_208.mem_init1 = 2048'hD570A237F24791906DF83CEB5A8F0AD461A035C11E9B4AFFA934F1049643CE3BAC78A934C3469247D02DBC6ABF2ADF489C49DE0BBE6FB92CF92EBB4E9805C0178257880DDB069354AD38F722BC71A46BF625E8B73ACF00D9579A458813D69950AF2AE52CFBB655D01BDC19E2A764E106D51053BC7DBF5A11C62FA8F318D5266DA15A91EE2FD41F61B25B48AB7506D73467956635C67D2DD6257E84B76C96ED0658EB107B89967407E8DA3948EE9D73708BED4622C9F61C53FB9432597D92F0551328C6E305137ADCA1A758742A87B9FD423E390DD3E6F094223B6D51C6BAA2949961776B42148CB8BAAFEFDBD9C5456538323A262E060A0A1210101C1C1D1505,
		ram_block1a_208.operation_mode = "rom",
		ram_block1a_208.port_a_address_clear = "none",
		ram_block1a_208.port_a_address_width = 12,
		ram_block1a_208.port_a_data_out_clear = "none",
		ram_block1a_208.port_a_data_out_clock = "none",
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 0,
		ram_block1a_208.port_a_first_bit_number = 208,
		ram_block1a_208.port_a_last_address = 4095,
		ram_block1a_208.port_a_logical_ram_depth = 4096,
		ram_block1a_208.port_a_logical_ram_width = 256,
		ram_block1a_208.ram_block_type = "M144K",
		ram_block1a_208.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_209portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "none",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.init_file = "sinc_table0.mif",
		ram_block1a_209.init_file_layout = "port_a",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mem_init0 = 2048'h7A727A7A63634B4B4347575757170F8785B5B1B1A9A9B995C4CEC6D2FA627A762C051911093FF7EFDAD2C094AC283A0F5F4B69F9EC9C8AB6A671495D673AAA94C8F0EF530B3528D0C6EAB185196A6E5084B1B3C7787C0693B5E1D63A2E05D1EF8A94384743BD92CE604D1BB6C8C4231F78F6C2AD095E7894B3E7402206D9FF1A3C55D3AC88664189E6C02D07E8D49B315EF29DF7523CB7D36C0E61C5A6086F8FA8C64531D2F41331DCAE096A06A5D37C1EF3C12E44E39A745FB9826C053AD0BF056A82B15E348BE9061FFD92204FBCD27301EEDD3B50E285567691E304B7D52200E396346780F2592FCCFF1170C28D7E14A3C03A1DE70479FB906F4DB6D02B00,
		ram_block1a_209.mem_init1 = 2048'h23D5A64573A0C5378CEA192EEC9F6948BFCD2E39D3A4167580625587E45329CEBE196A889F6D0AB9DD2644F390666591F24527D0B2016496B14324B6D3280EED9B384CAF887215B5C2240FF9983745E2887D5B30D6E5092EC5A31A7C93B9DC7221CFE6002F45E8866149A6B8D37F10FAC729064EE18F21446EA1CDFA1635FBD6B00E6B6186B25D592F80A4E3533502C6E195136640D5B38D487E1205A1DFDA24141BE7F09CA23E51417FA28E90ED7F432C3086DEE3F5091A0672E0DDC9BBAF1A48546A7B8F8D99ADF4E2425E0C31312D97D3CAF6FCE0E8940E071B3B256D7D5158C8CED6F6B2AAAAA8BDBD9D9D810101414B4B57577F7F777F777F7B737A7A72,
		ram_block1a_209.operation_mode = "rom",
		ram_block1a_209.port_a_address_clear = "none",
		ram_block1a_209.port_a_address_width = 12,
		ram_block1a_209.port_a_data_out_clear = "none",
		ram_block1a_209.port_a_data_out_clock = "none",
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 0,
		ram_block1a_209.port_a_first_bit_number = 209,
		ram_block1a_209.port_a_last_address = 4095,
		ram_block1a_209.port_a_logical_ram_depth = 4096,
		ram_block1a_209.port_a_logical_ram_width = 256,
		ram_block1a_209.ram_block_type = "M144K",
		ram_block1a_209.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_210portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "none",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.init_file = "sinc_table0.mif",
		ram_block1a_210.init_file_layout = "port_a",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mem_init0 = 2048'hA1A1A9A9A9A9A1A1A1A1B1B1B1B1B931330307070707171F5E5E5642626A7A7270786C64645C949489818B93B3BFA7AFF7FBD149405854646C323A22021F9785C9F9F1E5EDDFD202023E2C2C30514157D7E3F3B38C9C94003276675353499DBDA8B286CEDA6875350B1B07BEF8E0DCCCB32B271509506EF6CA829DA1B9675F42782CB09B87F7E975041A2236C9D9C5F3AA1E0470655FCB9FA4B0C656637D0D99AEFEE8CC192B3F09D8ECFA8F9721655642BEA899C773760C18AEB3C1DDF82616087DE1CF9EA0344A53778994AAFA5509352BDAD4E8B70B117C40DEA2B9154B7668949DA3DF402C320AD5F9EF920E34594FF3AC809A6E711DA1B6CED0752B1700,
		ram_block1a_210.mem_init1 = 2048'h172365D0C2A69345697B8E88BCCB4B7F280CDAEBDD992F3A5ACCF99F8B38744216A7A1D5E266140135F3C7D4A026136375D086B6E04551273690C4F2C307312456C2E6B1811F6A7E5C88BFAFDB4460720693A1FDCBCE3E281547F3E79C88BC26635549B9AE9282FC6D59071728BCC4D2EF3F01150C7AE2DEC891A5AF534E5C60388E978BF5FD48500E362A319DC1FBE7FE9208142C217B47DFD1A1BCA48A92466E75616915078BBAA2ACFCC0C0DD5F6F3333050D1C18E0E2F6F6E6CBDB998D2D3D392B2A5E5E5E4A4250F0F4A4ADADB99393838F8F9797FB6960606874747C54544C424A420A1A121A171F373F2FA7AFA7ADA5A1A9A1A9A9A1A1A9A1A1A9A9A9,
		ram_block1a_210.operation_mode = "rom",
		ram_block1a_210.port_a_address_clear = "none",
		ram_block1a_210.port_a_address_width = 12,
		ram_block1a_210.port_a_data_out_clear = "none",
		ram_block1a_210.port_a_data_out_clock = "none",
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 0,
		ram_block1a_210.port_a_first_bit_number = 210,
		ram_block1a_210.port_a_last_address = 4095,
		ram_block1a_210.port_a_logical_ram_depth = 4096,
		ram_block1a_210.port_a_logical_ram_width = 256,
		ram_block1a_210.ram_block_type = "M144K",
		ram_block1a_210.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_211portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "none",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.init_file = "sinc_table0.mif",
		ram_block1a_211.init_file_layout = "port_a",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mem_init0 = 2048'hEEEEE6E6E6E6E6E6E6E6F6F6F6F6FEF6F6F6F6F6F6F6E6E6A7A7AFAB8B8B9B939191919999890101050D0D1535353D3D65616B6B62727A52524E4E464E5ED6DC98A0A8A0A0B8B5BDB5858F879BD3DBC34B677F77746C6C60581018040C069EB6BBABA3EBF7DDCDC5C9D1D16826263E36020A0A101C4D65F5F9F9E3C7DF9F8782B8B82C2424545A4A4B577767A9B9B98D849496E2E2FA7E6E4D5919092D3737A382D2D4C4D0F0E0E6371703031B3D6D7C78C8CEDE96A2B3B1A505195B4B7E766660109C8C9DB3A3E7FFCF495074243E3A0206D7CDE9F1F5EF9E92022E3C2460595FC7D7FBABA494888852666E7373491D15A9AAB6A6CED0C06C75352B13170F00,
		ram_block1a_211.mem_init1 = 2048'h07170323316544D0C8CABEAEAA99090D5D696B7A5E0E9898A8BCBDCBDB5B4F7D3928381C0E9AFAEBEFFDC9C9990F2E3E3A0A5C5C4CF9F9AFAF9F8B89B86C6C785A4A5E1F2FA9B9BD8DDDDACAEA766664101101053723E3F3DECCCCD8B8A8AC3627031353456D7D79E8C896968682BAB8AD6D555141435B7F6F263230988C8C94D4E2EBFBF7F7474F191101082C34362A2A42D2DECEC7C5F9F9F1A9ADB5979F03030A12127E64646C74707840484DC7DF979FA3A3ABA3BBB1BDB5AD8C84CCD0585058424A666E667E7E767E722A232B230109111D15151D158D8D858D898189A9A1B9BBB3B3FBF3F3FBFEF6F6FEEEEEE6E6EEEEEEE6E6EEEEEEEEE6E6E6EEEEEE,
		ram_block1a_211.operation_mode = "rom",
		ram_block1a_211.port_a_address_clear = "none",
		ram_block1a_211.port_a_address_width = 12,
		ram_block1a_211.port_a_data_out_clear = "none",
		ram_block1a_211.port_a_data_out_clock = "none",
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 0,
		ram_block1a_211.port_a_first_bit_number = 211,
		ram_block1a_211.port_a_last_address = 4095,
		ram_block1a_211.port_a_logical_ram_depth = 4096,
		ram_block1a_211.port_a_logical_ram_width = 256,
		ram_block1a_211.ram_block_type = "M144K",
		ram_block1a_211.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_212portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "none",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.init_file = "sinc_table0.mif",
		ram_block1a_212.init_file_layout = "port_a",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mem_init0 = 2048'h0B0B0B0B0B0B0B0B0B0B1B1B1B1B131B1B1B1B1B1B1B1B1B1B1B1B1F1F1F0F070505050505050D0D0D0D0D15353535357D79797970606068686868606070F8FAFED6D6DEDECEC6C6CECECEC6D29A9A9292BAAAA2A1A1A9A5B5BDBDB5B5BD2D0501090141595B535B5F474F6E666E7E767A7A726868200890949C949C8C848C81B3BBB3BBB3EBEFE7EFF7DFD7514941494058503C34242C242E323A321A020A868FD7DDD5C9E1E9E1F9F1FDF5EDC78F969A121A02022E363C343C2068605959515F47CFC7DFFBF3BBA3ABA5B49C948C808088505A76666E667F7B735B41410D151D9D85A9A1A2BAB6BEEEC6CEDAD2D8C0C06C65757D35232B03131B17070F0700,
		ram_block1a_212.mem_init1 = 2048'h0F071F171F032B233339756D654CD4D8D0C8C2CAE6BEB6BEA6AAA3999119050D455D5579636B637A767E464E0698909890A8A4ACB4BDB5EBE3CBD3DBD34F474F657D71382028202C141C160E06829A92FAF3EBE7EDF5FDF5D9C1C9C189919D1F062E262E323A323A220A4C445C545C5449C1E1E9F1FBF3FFE7A7AFA78F939B9B938980888C843C347C7C646C60606A727A5A525E46474F474F4F171B1B3139A9A1A9A9A1ADBDB5BDBDB5BD8D85888A82C2CADAD2DADAD2D2DEDEC6EEEEE6E66E6E66747C7870707878787070282921210109090505050D0D1515151D1D1D1515151D1F1F1F1717171F1B1B1B13030303030B0B0B0B0B030303030303030B0B0B,
		ram_block1a_212.operation_mode = "rom",
		ram_block1a_212.port_a_address_clear = "none",
		ram_block1a_212.port_a_address_width = 12,
		ram_block1a_212.port_a_data_out_clear = "none",
		ram_block1a_212.port_a_data_out_clock = "none",
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 0,
		ram_block1a_212.port_a_first_bit_number = 212,
		ram_block1a_212.port_a_last_address = 4095,
		ram_block1a_212.port_a_logical_ram_depth = 4096,
		ram_block1a_212.port_a_logical_ram_width = 256,
		ram_block1a_212.ram_block_type = "M144K",
		ram_block1a_212.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_213portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "none",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.init_file = "sinc_table0.mif",
		ram_block1a_213.init_file_layout = "port_a",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mem_init0 = 2048'hE5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5FDFFFFFFFFFFFFFFFFFFFFFFE7C7C7C7C7878383838A8A8A8A8A8A8A8282921212121A1A1A1A1A12121212121A0E0E0E060626262E2C2C2C243434343C3C3C3C34303038786868606060686849414151595D5D5557575F5FC7C7C7CFCFCFC7C7CBFBFBF3F3FBBBBBB3B3ABABA3A5A5ADADA4B4BC9C9494949C9C808088888080080850525A5E76767E6E66666E6E66667F7B73737B73534B4941414D0D05151D15151D9D9585A9A1A1A9A9A3BABAB2B2BEB6B6EEEEC6CECEC6D6DAD2D2D8D0D0C8C840486C646D7D75753D35352921232B23030B13131B17171F07070F07070F00,
		ram_block1a_213.mem_init1 = 2048'h0F0F07070F1F17171F17130B0B23232B2B3331393D75757D6D65644C4CC4D0D8D8D0D0D8CAC2C2CACEC6F6FEBEB6B6BEBEA6A2AAAAA3A3B9B99191999905050D0D05054D5D5555597971736B6B6B63636B6A72767E7E76765E4E46460E0E0280909898909098989080A8ACACA4A4ACACB5B5B5BDBDB7B7BBABEBE3E3CBCBC3C3C3DBDBD3D7D75F5F5757474F4F4F45454D6D6D61717078787070303838383020202828282424242C2C2C2414141C1E1E1E1616161E1E1E1E1212020A0A0A0A828282828A8A8A8A8282828282DADBDBDBFBF3F3F7F7F7FFFFFFFFFFF7F7F7F7F7F7FFFDFDFDFDFDFDF5F5F5F5F5E5E5E5E5EDEDEDEDEDEDEDEDEDEDEDEDE5E5E5,
		ram_block1a_213.operation_mode = "rom",
		ram_block1a_213.port_a_address_clear = "none",
		ram_block1a_213.port_a_address_width = 12,
		ram_block1a_213.port_a_data_out_clear = "none",
		ram_block1a_213.port_a_data_out_clock = "none",
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 0,
		ram_block1a_213.port_a_first_bit_number = 213,
		ram_block1a_213.port_a_last_address = 4095,
		ram_block1a_213.port_a_logical_ram_depth = 4096,
		ram_block1a_213.port_a_logical_ram_width = 256,
		ram_block1a_213.ram_block_type = "M144K",
		ram_block1a_213.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_214portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "none",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.init_file = "sinc_table0.mif",
		ram_block1a_214.init_file_layout = "port_a",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mem_init0 = 2048'h7E7E7E7E7E7E7E7E7E7E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E666666666666626262636363636363636B6B7B7B7B7B7B7B7B7B7B7373737373737373737B7B5B5B5B5959595141414141414141494D4D4D0D0D0D0505050505050D0D1D1D1D1D15151515159D9D9D9D9D9D959591A1A1A9A9A9A9A9A1A1A1A1A9ABABABABA2B2B2B2BABABABABAB6B6B6B6BEBEBEBEE6E6E6E6CECECECEC6C6C6C6CECEDEDAD2D2D2DADADAD8D0D0D0D0D8C8C8C0C0C04048486C646464646C7D7D7575757D7D3D3D3535353D2D292121232B2B2B2B2323030B0B1B1313131B1B1F1717171F1F1F0707070F0F0F0707070F0F0F00,
		ram_block1a_214.mem_init1 = 2048'h0F0F0F0F070707070F0F0F171717171F1F1F1F171313131B0B0B0B232323232B2B2B2B23313131393D3D3D357575757D7D6D6D656564646C6C4C4C4444D0D0D8D8D8D8D0D0D0D0D8D8D8DAC2C2C2C2C2CACACACEC6C6C6C6EEFEFEFEB6B6B6B6B6BEBEBEBEB6B6B6A6AEAAAAAAAAA2A2A3A3A3ABABA9A9A1B1B1B1B1999999999991919195951D1D1D1D0D05050505050D0D0D0D0D0D05050505454D4D4D4D5D5D555555515151595959597979717373737373737B7B7B7B7B7B6B63636363636363636B6B6B6B6B6B6B6B6B636262626262626666666E6E6E6E6E6E6E6E6E6E6E666666666666666666666666767676767E7E7E7E7E7E7E7E7E7E7E7E7E7E7E,
		ram_block1a_214.operation_mode = "rom",
		ram_block1a_214.port_a_address_clear = "none",
		ram_block1a_214.port_a_address_width = 12,
		ram_block1a_214.port_a_data_out_clear = "none",
		ram_block1a_214.port_a_data_out_clock = "none",
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 0,
		ram_block1a_214.port_a_first_bit_number = 214,
		ram_block1a_214.port_a_last_address = 4095,
		ram_block1a_214.port_a_logical_ram_depth = 4096,
		ram_block1a_214.port_a_logical_ram_width = 256,
		ram_block1a_214.ram_block_type = "M144K",
		ram_block1a_214.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_215portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "none",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.init_file = "sinc_table0.mif",
		ram_block1a_215.init_file_layout = "port_a",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mem_init0 = 2048'hC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6CECECECECECECACACACACACACACACACACACADADADADADADADADADAD2D2D2D2D2D2D2D2D2D2D2D2D2D2D0D0D0D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D0D0D0D0D0D0D0D0C0C0C0C0C8C8C8C8C8484848484848404044646464646464646C6C6C6C6C6C6C6C6C6575757575757575757D7D7D7D7D7D7D7D35353535353535353D3D3D3D3D3D2D29212121212121232B2B2B2B2B2B2B232323232323030B0B0B0B0B1B1B131313131313131B1B1B1B1B1F171717171717171F1F1F1F1F0F0707070707070F0F0F0F0F0F0707070707070F0F0F0F0F0F00,
		ram_block1a_215.mem_init1 = 2048'h0F0F0F0F0F0F0F0F070707070707070F0F0F0F0F0F0F0F07171717171717171F1F1F1F1F1F1F1F17131313131313131B1B0B0B0B0B0B0B03032323232323232B2B2B2B2B2B2B2B2323232131313131313939393D3D3D3D3D3535353575757575757D7D7D7D7D7D7D6D656565656565656464646C6C6C6C6C6C6C6C6C44444444444444444040C8C8C8C8D8D8D8D8D8D8D0D0D0D0D0D0D0D0D0D0D0D8D8D8D8D8D8D8D8D8D8D8D8D0D0D0D0D0D0D0D2D2D2D2D2D2DADADADADADACACACACACACACACACAC2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C6C6C6CECECECECECECECECECECECECECECECECECECECECECECECECECECEC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6,
		ram_block1a_215.operation_mode = "rom",
		ram_block1a_215.port_a_address_clear = "none",
		ram_block1a_215.port_a_address_width = 12,
		ram_block1a_215.port_a_data_out_clear = "none",
		ram_block1a_215.port_a_data_out_clock = "none",
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 0,
		ram_block1a_215.port_a_first_bit_number = 215,
		ram_block1a_215.port_a_last_address = 4095,
		ram_block1a_215.port_a_logical_ram_depth = 4096,
		ram_block1a_215.port_a_logical_ram_width = 256,
		ram_block1a_215.ram_block_type = "M144K",
		ram_block1a_215.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_216portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "none",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.init_file = "sinc_table0.mif",
		ram_block1a_216.init_file_layout = "port_a",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mem_init0 = 2048'h3535353535353535353535353535353535353535353535353535353535353535353535353535353535353535353535353531313131313131313131313121212121212121212129292929292929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B23232323232323232323232323232323232323232323232B2B2B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B03131313131313131313131313131313131B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1F17171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F0F0F070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_216.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171713131313131313131313131313131B1B1B1B1B1B1B0B0B0B0B0B0B0B0B0B0B0B030303030303030303232323232323232323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B23232323232323232323232323232323232323212121212121292929292929393939393939393939393939393939393939393939393939393D3D3D353535353535353535353535353535353535353535353535353535353535353535353535353535353535,
		ram_block1a_216.operation_mode = "rom",
		ram_block1a_216.port_a_address_clear = "none",
		ram_block1a_216.port_a_address_width = 12,
		ram_block1a_216.port_a_data_out_clear = "none",
		ram_block1a_216.port_a_data_out_clock = "none",
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 0,
		ram_block1a_216.port_a_first_bit_number = 216,
		ram_block1a_216.port_a_last_address = 4095,
		ram_block1a_216.port_a_logical_ram_depth = 4096,
		ram_block1a_216.port_a_logical_ram_width = 256,
		ram_block1a_216.ram_block_type = "M144K",
		ram_block1a_216.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_217portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "none",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.init_file = "sinc_table0.mif",
		ram_block1a_217.init_file_layout = "port_a",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mem_init0 = 2048'h1313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131317171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_217.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707071717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717171717171717171717171717171717171717131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313,
		ram_block1a_217.operation_mode = "rom",
		ram_block1a_217.port_a_address_clear = "none",
		ram_block1a_217.port_a_address_width = 12,
		ram_block1a_217.port_a_data_out_clear = "none",
		ram_block1a_217.port_a_data_out_clock = "none",
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 0,
		ram_block1a_217.port_a_first_bit_number = 217,
		ram_block1a_217.port_a_last_address = 4095,
		ram_block1a_217.port_a_logical_ram_depth = 4096,
		ram_block1a_217.port_a_logical_ram_width = 256,
		ram_block1a_217.ram_block_type = "M144K",
		ram_block1a_217.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_218portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "none",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.init_file = "sinc_table0.mif",
		ram_block1a_218.init_file_layout = "port_a",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_218.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_218.operation_mode = "rom",
		ram_block1a_218.port_a_address_clear = "none",
		ram_block1a_218.port_a_address_width = 12,
		ram_block1a_218.port_a_data_out_clear = "none",
		ram_block1a_218.port_a_data_out_clock = "none",
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 0,
		ram_block1a_218.port_a_first_bit_number = 218,
		ram_block1a_218.port_a_last_address = 4095,
		ram_block1a_218.port_a_logical_ram_depth = 4096,
		ram_block1a_218.port_a_logical_ram_width = 256,
		ram_block1a_218.ram_block_type = "M144K",
		ram_block1a_218.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_219portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "none",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.init_file = "sinc_table0.mif",
		ram_block1a_219.init_file_layout = "port_a",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mem_init0 = 2048'h0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_219.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_219.operation_mode = "rom",
		ram_block1a_219.port_a_address_clear = "none",
		ram_block1a_219.port_a_address_width = 12,
		ram_block1a_219.port_a_data_out_clear = "none",
		ram_block1a_219.port_a_data_out_clock = "none",
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 0,
		ram_block1a_219.port_a_first_bit_number = 219,
		ram_block1a_219.port_a_last_address = 4095,
		ram_block1a_219.port_a_logical_ram_depth = 4096,
		ram_block1a_219.port_a_logical_ram_width = 256,
		ram_block1a_219.ram_block_type = "M144K",
		ram_block1a_219.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_220portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "none",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.init_file = "sinc_table0.mif",
		ram_block1a_220.init_file_layout = "port_a",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_220.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_220.operation_mode = "rom",
		ram_block1a_220.port_a_address_clear = "none",
		ram_block1a_220.port_a_address_width = 12,
		ram_block1a_220.port_a_data_out_clear = "none",
		ram_block1a_220.port_a_data_out_clock = "none",
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 0,
		ram_block1a_220.port_a_first_bit_number = 220,
		ram_block1a_220.port_a_last_address = 4095,
		ram_block1a_220.port_a_logical_ram_depth = 4096,
		ram_block1a_220.port_a_logical_ram_width = 256,
		ram_block1a_220.ram_block_type = "M144K",
		ram_block1a_220.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_221portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "none",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.init_file = "sinc_table0.mif",
		ram_block1a_221.init_file_layout = "port_a",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_221.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_221.operation_mode = "rom",
		ram_block1a_221.port_a_address_clear = "none",
		ram_block1a_221.port_a_address_width = 12,
		ram_block1a_221.port_a_data_out_clear = "none",
		ram_block1a_221.port_a_data_out_clock = "none",
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 0,
		ram_block1a_221.port_a_first_bit_number = 221,
		ram_block1a_221.port_a_last_address = 4095,
		ram_block1a_221.port_a_logical_ram_depth = 4096,
		ram_block1a_221.port_a_logical_ram_width = 256,
		ram_block1a_221.ram_block_type = "M144K",
		ram_block1a_221.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_222portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "none",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.init_file = "sinc_table0.mif",
		ram_block1a_222.init_file_layout = "port_a",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_222.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_222.operation_mode = "rom",
		ram_block1a_222.port_a_address_clear = "none",
		ram_block1a_222.port_a_address_width = 12,
		ram_block1a_222.port_a_data_out_clear = "none",
		ram_block1a_222.port_a_data_out_clock = "none",
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 0,
		ram_block1a_222.port_a_first_bit_number = 222,
		ram_block1a_222.port_a_last_address = 4095,
		ram_block1a_222.port_a_logical_ram_depth = 4096,
		ram_block1a_222.port_a_logical_ram_width = 256,
		ram_block1a_222.ram_block_type = "M144K",
		ram_block1a_222.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_223portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "none",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.init_file = "sinc_table0.mif",
		ram_block1a_223.init_file_layout = "port_a",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_223.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_223.operation_mode = "rom",
		ram_block1a_223.port_a_address_clear = "none",
		ram_block1a_223.port_a_address_width = 12,
		ram_block1a_223.port_a_data_out_clear = "none",
		ram_block1a_223.port_a_data_out_clock = "none",
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 0,
		ram_block1a_223.port_a_first_bit_number = 223,
		ram_block1a_223.port_a_last_address = 4095,
		ram_block1a_223.port_a_logical_ram_depth = 4096,
		ram_block1a_223.port_a_logical_ram_width = 256,
		ram_block1a_223.ram_block_type = "M144K",
		ram_block1a_223.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_224portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "none",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.init_file = "sinc_table0.mif",
		ram_block1a_224.init_file_layout = "port_a",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mem_init0 = 2048'h49616961E8F8F8F8ECECECD4948E82BABA27775D49514166BE8A928CFCE15F4F1B283CC8D6EFA9150A7A56C1B5B34660349BA5E9563A15C1E680247751BC9279551AB4D73B18FED1B15E7C93E84427CDFA187FCCAE51708AC13E9CE70476E5827083D87209F02B59A2A152A0F704FDA654EFA8518AF92FDC1D6AB1420FF52EC3986FAE5112E72CFB92448972BDDC03C66DB8FF30C106CBA47DF23FD015DA9B0DE82DEA27E0ED02CF02CD488453B63174B176BB3AE429E46BA67FF914D10487C21691508D40C71FD25F8661FD3CF166A673F627E078BD70E12FB65B820EDB108D5D9801C476B362E73FFA6BB414C9001CD548915FE62FFA72A73EFA298455D100,
		ram_block1a_224.mem_init1 = 2048'hDD4DB227FE62A35EC91904D128BC6FE237875A8F1CC865B461F726BB5E8F19CC5D9044F722E777AABD7C891DD2039653851CD94CAB73F6237CF929E473BE6BA434F93CA366BB35F029E66BBE71BCB26FA24DC01DD21FD85599DE33BC7DB277B05D589F5EB974B3766D884F887136F318CD023BF433CA055EB3608DD619E83655807BBCCF1EE9BB5685760D9A6339CE356E97653E81E238CBB261C3B04320FAD92AD1BB2043ADD6750FE4C2395AB89F7E0CABC1620DE7C22807ED8AB2555FB88CEF490CB6D1ED26107CC385B85A4771B782F4E05F1B2538C6DEE1BD09166260D4C197AFABB44C405A76663B399D8D899B96F6EEE2EAE0E8FCF474545450595951,
		ram_block1a_224.operation_mode = "rom",
		ram_block1a_224.port_a_address_clear = "none",
		ram_block1a_224.port_a_address_width = 12,
		ram_block1a_224.port_a_data_out_clear = "none",
		ram_block1a_224.port_a_data_out_clock = "none",
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 0,
		ram_block1a_224.port_a_first_bit_number = 224,
		ram_block1a_224.port_a_last_address = 4095,
		ram_block1a_224.port_a_logical_ram_depth = 4096,
		ram_block1a_224.port_a_logical_ram_width = 256,
		ram_block1a_224.ram_block_type = "M144K",
		ram_block1a_224.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_225portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "none",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.init_file = "sinc_table0.mif",
		ram_block1a_225.init_file_layout = "port_a",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mem_init0 = 2048'hEBEBE3E3EBE3EBE3FFF7FFD79F8D8585851818382828383E7646465A5243EDF5BDA5A9919F8ED67A686854450113A7B7F3C8DCC4623A0F170971EDE2DA8EB4211D4F5364B48096A7F34D592A2692CDF1EB1708247AC3DFB9845266699D8BAEDC482F1385E8FE112D6B56E8A49F73640AB6B1D56A0C19FBCF282E5BFD96826C4B37BCD2670902E6D9B71F78E687A14E6CA9DFFC183FDDF2B20D6B80A44F610EE7E9022CC7EB886645AB8A6C07A0E2072542E08F6D5CB3917E1CB7DA3817ED86A8432E84F75932D1FF1C66C3A0426D9FFC5B39CAEE0566C0B3583AB5C72C03E398335DAE846F00BAD1321CE78F4473997A51A7CC6F15F6D03B48AA8D7C3695F200,
		ram_block1a_225.mem_init1 = 2048'hF69D046A99F2582FC5FE11EBE8177F94AA41329CE70C42F9936E45B7D87209E69C375880AB453E9D6308A2DD341EE18B2457BDD25A21CEE4937952BDC56208A7DC3E11F996244BA0826F0DB2D87F1670DB9D7640A98F6C02A1C4EE096FC6A003452682E5472888EF911276D5B396747B8DACC22505DAFC91334CC2A78D725618A3CF603C13E9C58A34594FE698BE634D38B6C0E57F0A2CF8D7A1351246719D8BBE784473279DD8E6FA0D113F62DCC4B9A71B45786A968BBDA553467A283C8B8BFFE9F84C1A32273149CDD7EAB6B688101D676B7B674D589080AEBEBAA3C7C5555141696D7E36322A0A021E149C94988089E1E1EDEDE7E7F7FFFFFFFFFBF3F3F3,
		ram_block1a_225.operation_mode = "rom",
		ram_block1a_225.port_a_address_clear = "none",
		ram_block1a_225.port_a_address_width = 12,
		ram_block1a_225.port_a_data_out_clear = "none",
		ram_block1a_225.port_a_data_out_clock = "none",
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 0,
		ram_block1a_225.port_a_first_bit_number = 225,
		ram_block1a_225.port_a_last_address = 4095,
		ram_block1a_225.port_a_logical_ram_depth = 4096,
		ram_block1a_225.port_a_logical_ram_width = 256,
		ram_block1a_225.ram_block_type = "M144K",
		ram_block1a_225.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_226portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "none",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.init_file = "sinc_table0.mif",
		ram_block1a_226.init_file_layout = "port_a",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mem_init0 = 2048'hBFB7BFB7B7BFBFB7B3BBBB93D3C3CBCBCB4B4B4B5B5B5B5D5D6D6D656574787830202808061E1E968E86A2BBF3F9E5EDE5D5D9C14B0B363E2E263238184C44D5F1E3EBFFBF8F89989824247662425F5F45A1B9ADA7969AC2F67C6079150F133BA3FCD4C8D8D62F3B210D1D4166FEEA989485B12357564074A4B29387F1E17D4E0A1624B1C9DFC3EABC00180E736BD5C990BEA25A4579633F8A90ECF0475F293424DACEF1E1950B3E6C58CCB3A3B5405466720D99ADFECA5420370FDBECE0968E3965514EF6A09D837F79401CA2BFC1DD663A1408F5EBD38C38665B75A19A86F26D59172BBCC4D2EF390D0276CAD9AD3B064074E39F89B96E4A1C29BDC3F6E400,
		ram_block1a_226.mem_init1 = 2048'hE8F6C3BF31445A62B4998F734C4C30A79BCDE07A0E1165CBDFA6B01C4377699896A2FD4975270A94E0FF4B013428DEC2F1BD03566A5C85B3BFC1D46E3A0719A9E6DACC30211F43F4E8908E2B754D5826BAA0D5CB776F1004BAE3DFC1B92C120E5469F58F93AC3048564B33AD9188F6E2685509332FFAC0DCE0A33F07116C7462CE9EA1B1AD4B53467C28289583B3FFEDD8400636222715C1D9FFEFFABA8C14102177774343D98CACB0B2A69EDB41417D7D61231E16868AB0B0ECE5D9D3CB474F37392028341C140A4AC2DAFFE7EFE9F1F1999D8D8587921A1A3A2A2E266664747070585849494D4545455D5FD7D7DBDBD3B3BBB3BBBBB3ABA3ABA3ABA7AFA7AF,
		ram_block1a_226.operation_mode = "rom",
		ram_block1a_226.port_a_address_clear = "none",
		ram_block1a_226.port_a_address_width = 12,
		ram_block1a_226.port_a_data_out_clear = "none",
		ram_block1a_226.port_a_data_out_clock = "none",
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 0,
		ram_block1a_226.port_a_first_bit_number = 226,
		ram_block1a_226.port_a_last_address = 4095,
		ram_block1a_226.port_a_logical_ram_depth = 4096,
		ram_block1a_226.port_a_logical_ram_width = 256,
		ram_block1a_226.ram_block_type = "M144K",
		ram_block1a_226.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_227portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "none",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.init_file = "sinc_table0.mif",
		ram_block1a_227.init_file_layout = "port_a",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mem_init0 = 2048'h7B73737B7B7B7B737373735B5B4B4B4B4BCBCBCBCBCBCBCFCFDFDFDFDFDFD7D797878FAFA9A1A1A1B9B9B9B0B0B8ACA4A48C84941E56525A42424A426A76767F776D656921191119118D858F97BFBAB2AAE2E2FEF4DCDCC4C84850513D2F27273F3B1303030DDCDCC4E0E0F8FEFEEE8E8293930125253531616342565646CAF8B8BCACAD9593838BCF7F776160785C44040A1AB2A7AFBDF1C9C9D5D56A623A3E260C10110965FFF3EBC3DF9C8488303C262E5B534F457DF1A9A6969E829AF4E46D71594F471F3A20A4BC84C0DADFE7E379390515180A2276F6E8C9D585A7BBBB2E0E5040447C7E6BAB9F8581B1B0E4665A4A4E5D392929BF8FCBDADEE4E0F000,
		ram_block1a_227.mem_init1 = 2048'hF0E8E4D4CA8397BF25313945465E62EAFEB48999918FE7736B425C4C00383EA7BF93C1CDF5FDE8721E0E02182125FDF1CBDBD78EAAB03804145A43637F7761C990848EB2BAAAE65D5941417D27273A12868CD4D0E8E8F7FF4B03131D2D2438386246DEDEC2E1FDBDA5A1991B07067E7A7860645C5C898393BFBFAFA7B1D0C8CC4C5C726262263E3F0D09099195A5E5E7F2FAFACACECEDC180828283D3D3F2F2B0B5B5B5F5FC5C4E4F0F0F0E8ACAEAE969692928B8B0B0735357D7D6161696961515F5E56464E4E420A8A92BABAB2BCACA4ACA4ACACA4B9B1B991999191D9D3CBC7CFCFC7CFC7CFC7CFC7D7DF575F5B535B73737B7B737B7B73737B7B73737B7B,
		ram_block1a_227.operation_mode = "rom",
		ram_block1a_227.port_a_address_clear = "none",
		ram_block1a_227.port_a_address_width = 12,
		ram_block1a_227.port_a_data_out_clear = "none",
		ram_block1a_227.port_a_data_out_clock = "none",
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 0,
		ram_block1a_227.port_a_first_bit_number = 227,
		ram_block1a_227.port_a_last_address = 4095,
		ram_block1a_227.port_a_logical_ram_depth = 4096,
		ram_block1a_227.port_a_logical_ram_width = 256,
		ram_block1a_227.ram_block_type = "M144K",
		ram_block1a_227.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_228portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "none",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.init_file = "sinc_table0.mif",
		ram_block1a_228.init_file_layout = "port_a",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mem_init0 = 2048'hF4FCFCFCFCFCFCF4F4F4F4D4D4C4C4C4C4C4C4C4C4C4C4C0C0C0C0C0C0C0C0C080909898989898989090909090988C8C8CA4A4A42E2E2E2636363E3E3632323B3B23232B6B43434B4B57575D5D555D5D45454D414169617179F1F1F8B4AEAEA6AEA6869E969A929A8A828A828C849CF4F4FDF56D61696169717B535F574F4F470F031B123A30282824ACA4BCB4B49880C8CAC2CAD7D7DFD7E7EFE3EB7971313D25050D0414181A12022A2E667E7EF6F2E8E8C9C1D5DDDDD5858BABABB3B3BFAF2E2606101858584044447C7C7E7B6363E3A39F9F9F8D85818191B0BCECEEEEEE7A5A5242464644551531292929293DBF9F8F8B8ACADADADCECECECE8F0F0F000,
		ram_block1a_228.mem_init1 = 2048'hF8F0F0E8E4E4FCD4D6CAC2828B93B73F27252931313959454D4C565E5A626AEAF2F6BCB4848C81919991958FAFA77F7B736B6B624E5C54544C00002830303EB6A7AFA7939B93D3C9C5C5CDF5F5FDE0E06862323E161E0E060A0A121830312D25656DF5FDF9D3CBC3C3CFD7DFDFD6AEA2A8A8A0B8B03C3C240C040C0C125B535B534B6F676F677F777D7179E9E1C98189949C949C949C868A82AAA2BAB2BAB2BEB6EEE6EEE66C654D515951515951594149454D4D454D457F77373F333B3B333B23232A222A2A222E2EA6BE9E969E9C949C9C94949C9480888880808880C0C8C8C0C0C0C8C8C0C0C8C8C0D0D0D8D8DCD4D4FCFCFCFCF4F4F4FCFCFCFCF4F4F4F4,
		ram_block1a_228.operation_mode = "rom",
		ram_block1a_228.port_a_address_clear = "none",
		ram_block1a_228.port_a_address_width = 12,
		ram_block1a_228.port_a_data_out_clear = "none",
		ram_block1a_228.port_a_data_out_clock = "none",
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 0,
		ram_block1a_228.port_a_first_bit_number = 228,
		ram_block1a_228.port_a_last_address = 4095,
		ram_block1a_228.port_a_logical_ram_depth = 4096,
		ram_block1a_228.port_a_logical_ram_width = 256,
		ram_block1a_228.ram_block_type = "M144K",
		ram_block1a_228.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_229portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "none",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.init_file = "sinc_table0.mif",
		ram_block1a_229.init_file_layout = "port_a",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mem_init0 = 2048'h161616161616161E1E1E1E3E3E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E6E6E66666666666666666666666E7A7A7A7A7A7AF0F0F0F0F0F0F8F8F8F8F8F1F1E1E1E9E9C9C9C1C1C5C5CDCDCDC5C5D5D5DDDDDDD5D5D5DDDDDDD5918B8B8B8383A3ABABA3A3ABBBBBB3B3BFBFB7B7B7BEBE26262E2E26262C0C000018101058585050585840484C44444C4C446C7C747E7E76737B73736B63636BE3E3ABA7B79F97979F979D9D858D8181898181899199B0B0BCB4BCBCE4EEE6EEEEE6EAF27A7A525A525A52424E464E464C45555D551D313931292921292129253D373F37BF97978F838B838AC2CAD2DAD2DAD6DCF4ECE4ECE4ECE4E8F0F8F0F8F8F0F800,
		ram_block1a_229.mem_init1 = 2048'hF0F8F0F0F8F0E0E8E0E4ECE4E4FCD4D4DCD6D2CAC2C28A82828B93939FB7B73F272F2D252D2D213939313939111949454D4D454C4C565E56565A52726A6262EAE2E2EAF6F6FEB6B4BCB4B48C8484898181899191999991999D958D8FA7AFAFA7EFEF77777B73737B73736B6B636A4A46444C44545C5C545C5C54545C400008080000282020283830323E3EB6BEBEB6B6AFAFA7A7AFAFA7A3AB8B83939B9B93939BDBD3D3DBD9D1D1CDCDC5C5C5CDCDC5C5CDCDCDC5C5CDFDF5F5F5F9F9F9F1F1F9F9F8F0F0F0F8F8F870606068686A6262626A6A6A626666666E6E6E662626262E2E2E2E2E262626262E3E3E3E3E3E3636161616161E1E1E1E1E1E1E16161616,
		ram_block1a_229.operation_mode = "rom",
		ram_block1a_229.port_a_address_clear = "none",
		ram_block1a_229.port_a_address_width = 12,
		ram_block1a_229.port_a_data_out_clear = "none",
		ram_block1a_229.port_a_data_out_clock = "none",
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 0,
		ram_block1a_229.port_a_first_bit_number = 229,
		ram_block1a_229.port_a_last_address = 4095,
		ram_block1a_229.port_a_logical_ram_depth = 4096,
		ram_block1a_229.port_a_logical_ram_width = 256,
		ram_block1a_229.ram_block_type = "M144K",
		ram_block1a_229.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_230portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "none",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.init_file = "sinc_table0.mif",
		ram_block1a_230.init_file_layout = "port_a",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mem_init0 = 2048'h999999999999999999999999998989898989898989898989898989898989898989898989898989898989898989818181818181818181818181818989898989888898989090B0B0B0B0B4B4BCBCBCBCBCBCBCB4B4B4B4B4B4BCBCBCBCFCE6E6E6E6E6E6EEEEEEEEE6E6E6E6E6EAEAEAEAEAE2E272727A7A7A7A725252525A5A5A525252525A5A4A424646464E4E4E4646464C4C4C4D4545455D5D5D5555551D1919313131393931312129292921212129292121212D2D2525353F3F3737373F3FB7B7979F9F9797878B8B83838B8A8A8282CACAC2C2DADADAD2D2DADED6D4DCDCD4F4F4ECECE4E4ECECE4E4ECECE4E0E8E8F0F0F8F8F0F0F8F8F0F0F8F8F8F000,
		ram_block1a_230.mem_init1 = 2048'hF0F0F8F8F8F0F0F0F8F8F8F0F0E0E8E8E8E0E4E4ECECECE4E4E4FCFCFCD4D4D4DCDCDED6D6D6DACACAC2C2C2CACA8A8282828A8B8B93939B9B9F97B7B7BFBF3F3737372F2F2F2725252D2D2D2525212929293131313139393931313119191911515149494D4545454D4D4D4D4544444C4E4E465656565E5E5E5656565A5A5A5A5252727A7A7A6A62626262EAEAEAE2E2E2E2EAEAEAEAE2E6E6E6EEFEFEFEF6F6F6B6BEBEBEBCB4B4B4B4BCBCBCBCBCB4B4B4B4B4BCBCBC8C848484808080888888888981818181818189898989898981818181818189898989898989818181818181818181898989898999999999999191919191919191919191919199999999,
		ram_block1a_230.operation_mode = "rom",
		ram_block1a_230.port_a_address_clear = "none",
		ram_block1a_230.port_a_address_width = 12,
		ram_block1a_230.port_a_data_out_clear = "none",
		ram_block1a_230.port_a_data_out_clock = "none",
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 0,
		ram_block1a_230.port_a_first_bit_number = 230,
		ram_block1a_230.port_a_last_address = 4095,
		ram_block1a_230.port_a_logical_ram_depth = 4096,
		ram_block1a_230.port_a_logical_ram_width = 256,
		ram_block1a_230.ram_block_type = "M144K",
		ram_block1a_230.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_231portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "none",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.init_file = "sinc_table0.mif",
		ram_block1a_231.init_file_layout = "port_a",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mem_init0 = 2048'h313131313131313131313131312121212121212121212121212121212121212121212121212121212121212121212121212121212121212121212929292929292929292929292929292D2D252525252525252525252525252D2D2D2D2D3F3F3F3F3F3F3737373737373737373F3F3F3F3F3F3FBFBFB7B7B7B7B79797979F9F9F9F9F9F9F979787878383838B8B8B8B8B8B838383828282828A8A8A8A8A8AC2C2C2C2C2C2CACACACADAD2D2D2D2D2D2DADADADADAD6D6D6D6D6DCDCDCDCDCD4D4D4D4F4FCFCFCFCECE4E4E4E4ECECECECECE4E4E4E4ECECECECECE4E0E0E0E8E8E8E8E8F0F0F0F0F8F8F8F8F0F0F0F0F8F8F8F8F0F0F0F0F8F8F8F8F0F0F0F000,
		ram_block1a_231.mem_init1 = 2048'hF0F0F0F0F0F8F8F8F8F8F8F0F0F0F0F0F0F8F8F8F8F8F8F0F0F0E0E0E0E8E8E8E8E8E8E0E0E0E4E4E4ECECECECECECE4E4E4E4E4E4FCFCFCFCFCF4D4D4D4D4D4DCDCDCDCDCDCD4D6D6D6D6D6DEDEDADADADAC2C2C2C2C2C2C2CACACACACACAC282828282828A8A8A8A8A8A8A8283838383838B9B9B9B9B9B9B939393979797979F9FBFBFBFBFBFB7B7B7B73737373F3F3F3F3F3F3F3F37373737372727272F2F2F2F2F2F2F2D2525252525252525252D2D2D2D2D2D2D2D2D252525212121212121212129292929292929292929292921212121212121212121212121292929292929292929292929292939393939393131313131313131313131313131313131,
		ram_block1a_231.operation_mode = "rom",
		ram_block1a_231.port_a_address_clear = "none",
		ram_block1a_231.port_a_address_width = 12,
		ram_block1a_231.port_a_data_out_clear = "none",
		ram_block1a_231.port_a_data_out_clock = "none",
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 0,
		ram_block1a_231.port_a_first_bit_number = 231,
		ram_block1a_231.port_a_last_address = 4095,
		ram_block1a_231.port_a_logical_ram_depth = 4096,
		ram_block1a_231.port_a_logical_ram_width = 256,
		ram_block1a_231.ram_block_type = "M144K",
		ram_block1a_231.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_232portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "none",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.init_file = "sinc_table0.mif",
		ram_block1a_232.init_file_layout = "port_a",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mem_init0 = 2048'hC2C2C2C2C2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DADADADADADADADADADADADADADADADEDEDEDEDEDEDEDEDEDEDEDEDEDEDED6D6D6D6D6D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCF4F4F4F4F4F4F4F4F4E4E4E4E4E4ECECECECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECECE4E4E4E4E4E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E0E0E0E0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F000,
		ram_block1a_232.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E4E4E4E4ECECECECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4E4ECECECECECECECFCFCFCFCFCFCF4F4F4F4F4F4F4F4F4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DADADADADADADADADADADADADADADADADADADADADADADADADADADACACACACACAC2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2,
		ram_block1a_232.operation_mode = "rom",
		ram_block1a_232.port_a_address_clear = "none",
		ram_block1a_232.port_a_address_width = 12,
		ram_block1a_232.port_a_data_out_clear = "none",
		ram_block1a_232.port_a_data_out_clock = "none",
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 0,
		ram_block1a_232.port_a_first_bit_number = 232,
		ram_block1a_232.port_a_last_address = 4095,
		ram_block1a_232.port_a_logical_ram_depth = 4096,
		ram_block1a_232.port_a_logical_ram_width = 256,
		ram_block1a_232.ram_block_type = "M144K",
		ram_block1a_232.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_233portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "none",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.init_file = "sinc_table0.mif",
		ram_block1a_233.init_file_layout = "port_a",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mem_init0 = 2048'hE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECECECECECECE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_233.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4,
		ram_block1a_233.operation_mode = "rom",
		ram_block1a_233.port_a_address_clear = "none",
		ram_block1a_233.port_a_address_width = 12,
		ram_block1a_233.port_a_data_out_clear = "none",
		ram_block1a_233.port_a_data_out_clock = "none",
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 0,
		ram_block1a_233.port_a_first_bit_number = 233,
		ram_block1a_233.port_a_last_address = 4095,
		ram_block1a_233.port_a_logical_ram_depth = 4096,
		ram_block1a_233.port_a_logical_ram_width = 256,
		ram_block1a_233.ram_block_type = "M144K",
		ram_block1a_233.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_234portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "none",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.init_file = "sinc_table0.mif",
		ram_block1a_234.init_file_layout = "port_a",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_234.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_234.operation_mode = "rom",
		ram_block1a_234.port_a_address_clear = "none",
		ram_block1a_234.port_a_address_width = 12,
		ram_block1a_234.port_a_data_out_clear = "none",
		ram_block1a_234.port_a_data_out_clock = "none",
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 0,
		ram_block1a_234.port_a_first_bit_number = 234,
		ram_block1a_234.port_a_last_address = 4095,
		ram_block1a_234.port_a_logical_ram_depth = 4096,
		ram_block1a_234.port_a_logical_ram_width = 256,
		ram_block1a_234.ram_block_type = "M144K",
		ram_block1a_234.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_235portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "none",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.init_file = "sinc_table0.mif",
		ram_block1a_235.init_file_layout = "port_a",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_235.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_235.operation_mode = "rom",
		ram_block1a_235.port_a_address_clear = "none",
		ram_block1a_235.port_a_address_width = 12,
		ram_block1a_235.port_a_data_out_clear = "none",
		ram_block1a_235.port_a_data_out_clock = "none",
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 0,
		ram_block1a_235.port_a_first_bit_number = 235,
		ram_block1a_235.port_a_last_address = 4095,
		ram_block1a_235.port_a_logical_ram_depth = 4096,
		ram_block1a_235.port_a_logical_ram_width = 256,
		ram_block1a_235.ram_block_type = "M144K",
		ram_block1a_235.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_236portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "none",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.init_file = "sinc_table0.mif",
		ram_block1a_236.init_file_layout = "port_a",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mem_init0 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_236.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_236.operation_mode = "rom",
		ram_block1a_236.port_a_address_clear = "none",
		ram_block1a_236.port_a_address_width = 12,
		ram_block1a_236.port_a_data_out_clear = "none",
		ram_block1a_236.port_a_data_out_clock = "none",
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 0,
		ram_block1a_236.port_a_first_bit_number = 236,
		ram_block1a_236.port_a_last_address = 4095,
		ram_block1a_236.port_a_logical_ram_depth = 4096,
		ram_block1a_236.port_a_logical_ram_width = 256,
		ram_block1a_236.ram_block_type = "M144K",
		ram_block1a_236.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_237portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "none",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.init_file = "sinc_table0.mif",
		ram_block1a_237.init_file_layout = "port_a",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_237.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_237.operation_mode = "rom",
		ram_block1a_237.port_a_address_clear = "none",
		ram_block1a_237.port_a_address_width = 12,
		ram_block1a_237.port_a_data_out_clear = "none",
		ram_block1a_237.port_a_data_out_clock = "none",
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 0,
		ram_block1a_237.port_a_first_bit_number = 237,
		ram_block1a_237.port_a_last_address = 4095,
		ram_block1a_237.port_a_logical_ram_depth = 4096,
		ram_block1a_237.port_a_logical_ram_width = 256,
		ram_block1a_237.ram_block_type = "M144K",
		ram_block1a_237.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_238portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "none",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.init_file = "sinc_table0.mif",
		ram_block1a_238.init_file_layout = "port_a",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_238.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_238.operation_mode = "rom",
		ram_block1a_238.port_a_address_clear = "none",
		ram_block1a_238.port_a_address_width = 12,
		ram_block1a_238.port_a_data_out_clear = "none",
		ram_block1a_238.port_a_data_out_clock = "none",
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 0,
		ram_block1a_238.port_a_first_bit_number = 238,
		ram_block1a_238.port_a_last_address = 4095,
		ram_block1a_238.port_a_logical_ram_depth = 4096,
		ram_block1a_238.port_a_logical_ram_width = 256,
		ram_block1a_238.ram_block_type = "M144K",
		ram_block1a_238.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_239portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "none",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.init_file = "sinc_table0.mif",
		ram_block1a_239.init_file_layout = "port_a",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000,
		ram_block1a_239.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_239.operation_mode = "rom",
		ram_block1a_239.port_a_address_clear = "none",
		ram_block1a_239.port_a_address_width = 12,
		ram_block1a_239.port_a_data_out_clear = "none",
		ram_block1a_239.port_a_data_out_clock = "none",
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 0,
		ram_block1a_239.port_a_first_bit_number = 239,
		ram_block1a_239.port_a_last_address = 4095,
		ram_block1a_239.port_a_logical_ram_depth = 4096,
		ram_block1a_239.port_a_logical_ram_width = 256,
		ram_block1a_239.ram_block_type = "M144K",
		ram_block1a_239.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_240portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "none",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.init_file = "sinc_table0.mif",
		ram_block1a_240.init_file_layout = "port_a",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mem_init0 = 2048'h9B9B939393838BA3BAB23E2E6E5C504840587527B3938B95FCE0704616033D25C9D6E6E014013B67D8CCAABF49757A8690FDC346301ECBE5923274C9AF8C727795B2CA2D0BC0E687204AA58F6400A3C07E15FF9C3B49AA817B3497E506F5DF24679CFE45A6FD0B60D102609B4437DECC3BC09B669DCB38F1863DF80354A47B00DD22F19443B8650ADB2CE9B645807FEAAD5C934EA1F43BC601DC712EEB0CD116CBE621F532D71EC14409EE3BF37CB1749F4A478F408D00E326EE63AC65A024E5AA6BE606C100854C8809C60793529F56D811D0558D48C10ACE579A5BDB16CF4D8841C81CD55CB461E021EF7EB73FFA2BAA6EAF36FE3BA260810CDD559C59C100,
		ram_block1a_240.mem_init1 = 2048'hD1558421FA3EAF72F22BE6579940C51C10C900BC77AA23F77EA36AFE35C8499514C90986579A0ACF0691509C2DE83BB776B326EE29B87DB832F7A663E62CE95C9D529617DA1DD85197529F9E71B478FB36F33CD1541FD30EC12CAB66BBDC11CE43AE78B5FA0FC815B27728CD1ADB2C79BE4384F52AEF108BF631C81761B8074AB96E97C033E69563B0CD0EF1821BE59E55A8DB31A6DD3E6F9D7A49A2F01BA0CB235893B14A298B681BB9D2315BF69D375C3A91F21037D7FC2A416E84B95B542683E1561229C7D8A00E7B75C692A44B5F60B886FBED491E2A3CD5C3DFE0B4081A5F697DD5CA96BEA0A4B55143475F537824242430B09A9E96969F9F8B8B9B9393,
		ram_block1a_240.operation_mode = "rom",
		ram_block1a_240.port_a_address_clear = "none",
		ram_block1a_240.port_a_address_width = 12,
		ram_block1a_240.port_a_data_out_clear = "none",
		ram_block1a_240.port_a_data_out_clock = "none",
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 0,
		ram_block1a_240.port_a_first_bit_number = 240,
		ram_block1a_240.port_a_last_address = 4095,
		ram_block1a_240.port_a_logical_ram_depth = 4096,
		ram_block1a_240.port_a_logical_ram_width = 256,
		ram_block1a_240.ram_block_type = "M144K",
		ram_block1a_240.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_241portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "none",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.init_file = "sinc_table0.mif",
		ram_block1a_241.init_file_layout = "port_a",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mem_init0 = 2048'hB0B0B0B0B0B0B09889818189C1DBDFD7D7CFEFEF7B7B7B61000C141C04083232FEEFCFD9C9CDFDB5222A160E40706DEDFB838F9EA8B8744E536F35B98196E2F2645115273BE4DCC0FFA3110D7A6EDA8DADB34758643A8791FDCE5A2C39DFCBF4880F7365D8B6A6D157621490EFC3142A02D5F98E007057A9BC9A716D02BCD4C32D1CFAFD8D2A5455BB846E4B15B6DA290F48E0973D5272A58F60023FDDDA3015E788A24D64AA8173143EDBF91275DFB0304B2D86E54B28C8EF0C66C1AB006F85ACC62122C0E30566C5AF426893F85635DEFC1F79DAB953729DE74C26CDEA0063C0A241769CFF741EF5DF3249EB806341A2C5671CFFD53E55FF906A09A2C02300,
		ram_block1a_241.mem_init1 = 2048'h23C0B2557F9CEF492AD1F3305DEF8C6681BA583390EE0D26CCBB117A9B856E0DE7D83351FA946F44A6CB610AF1DF3457FD926843AEC46F01E2C9B31C769FB05A3197FC1739D0FE1D76D8B3D95C3699F2103FD7F01A7156BC99533C9EE1C1260CEBA1147759BA9E6D2B88E4C73116D6E1832C4C5BBD9E62051FFADC272B5DF6D08D275874AB81FC720E25DBCEA01F1F61D49AAD795B66B097E375500E3ACDC1F6281C637FD984BA26594573AE9084F96F53013422D6C1F5E1330E186465DBC799A0BC124A5761693D838296A0E0F447435B1F21203C84CAD2DEFFE5E9F9BD05070212163E2C606078747DD5CFC3CBCBC39797979797B5B1B9B1B0B8A0A8B0B0B8,
		ram_block1a_241.operation_mode = "rom",
		ram_block1a_241.port_a_address_clear = "none",
		ram_block1a_241.port_a_address_width = 12,
		ram_block1a_241.port_a_data_out_clear = "none",
		ram_block1a_241.port_a_data_out_clock = "none",
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 0,
		ram_block1a_241.port_a_first_bit_number = 241,
		ram_block1a_241.port_a_last_address = 4095,
		ram_block1a_241.port_a_logical_ram_depth = 4096,
		ram_block1a_241.port_a_logical_ram_width = 256,
		ram_block1a_241.ram_block_type = "M144K",
		ram_block1a_241.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_242portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "none",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.init_file = "sinc_table0.mif",
		ram_block1a_242.init_file_layout = "port_a",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mem_init0 = 2048'hBDBDBDBDBDBDBDBDBDB5B5B5FDEDE5EDE5E5CDC5D9D1D9DBD2DACAC2C2CEFEFE36363620202010181D1D05054B7373FBE7EFE7FED0C8888094BCAE22223357474551517165AEBEB2828E9494E9E17D774F5B130C2C30B0A6DEDFCBE9FD2D291216067A70E5DDD18F97BAA03C54405B7763B18D8C9AEEFE58495D23233E8CD0DCEEF30F151924766AD6D5A9BDAF1A466070279B8BBDE0D45E4A352919C7DAECF4180733695CC0D6A2B18D596F720094ABBFFBC15C223609D5EDF2861824334BDDE0B482974175671284B0EDDB57203806D3EDF18F122C7845DFABB4805E6B7D099EAAFCDD4B3F0014EAFEC39529364A54E9B38F807C6A5701BDAAD6C075231700,
		ram_block1a_242.mem_init1 = 2048'h172375C0DEAAAD1D4B7E689CA1A7D345342A9EC9FDF306102C7FCBD5A0841A6F794196A2BCC84773251C88F6E3DD093E2250DCEBB7831C6C7A4711ADBBC6D6683D0B17E0F8CCD22731095E62F6A0998F7B645040BEAB9DC1F0663A0C1D29FFC3D08420370F596DF8AA9E8ABD7D4B5F4E38AC989BCFF96114120236E9F9DDC3F3A6381804576B6FF5819CBEA2FA5D415975273AB28C90D8E7FF734B151D20303EE6CAD9D5EDB9B3270E1A1844647079EFCF9F9B89ADBCB8A86A5E5E4243617D3D25218B9B968E8EC2F8F0FCE4ECE05B535B17070F033339393534242C2C68D8DADADADEDECEC6C6C6CACBE3F1F9F9F1F9B5BDB5BDB5BDB5BDBDB5BDADA5B5B5BD,
		ram_block1a_242.operation_mode = "rom",
		ram_block1a_242.port_a_address_clear = "none",
		ram_block1a_242.port_a_address_width = 12,
		ram_block1a_242.port_a_data_out_clear = "none",
		ram_block1a_242.port_a_data_out_clock = "none",
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 0,
		ram_block1a_242.port_a_first_bit_number = 242,
		ram_block1a_242.port_a_last_address = 4095,
		ram_block1a_242.port_a_logical_ram_depth = 4096,
		ram_block1a_242.port_a_logical_ram_width = 256,
		ram_block1a_242.ram_block_type = "M144K",
		ram_block1a_242.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_243portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "none",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.init_file = "sinc_table0.mif",
		ram_block1a_243.init_file_layout = "port_a",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mem_init0 = 2048'h1F171F171F171F171F1F171F575F5F57575F57574B4B4343424A4A4A4A427272727272747474646464646C6C28101090989890818F8F878F97B7BFB3BBA3EBE3E9F5FDD5DD544C4840485A523E3E26262E3A3A3111058585DDDDD9FBEBEBEFF6F6F68288081814140C2923337B77674F43D9D9D0CCA4BCB2BAA2868E971D4941697D75676B4A1A168684A8B8B8ADEDCBDBDB4F4F7D302020241E1A0AC2D7FDE5E1E9D5978E021A362C2C70584D47DFF3EBA7A5BC98808E5E7663637D5D490193B6A6A2B2F4C4C4D1536727332B0C1C14C0E2FEFEE3C19D950529323E6E425854CDE1BBA3AF979088647C78624E5F1301ADBDB5A2DADECEC87075252313170700,
		ram_block1a_243.mem_init1 = 2048'h071713232D7D68C8DADECEAABBAD8D195943677672609494888BBBBFEFDB5144447432222E1E8989DDF5E5E3F2DE0E08183824377343CFDFDDE8A8B4B682821A5F6D69797145479292AAACBCB8E8C1D7574363733D2C0818188EC6F2F3E3E5D5D58101063E3E2A2A785C4C49C9FBFFEFAFBB9B988C8C147072626677775349491D9DBDA1A2B2B6BECECAC8D0D0756D6D6133333B0F0707181890A0ECECF4FCFAE2C2CBC7D79F9509292129353D35342A024A425A565E564EC4E8E0F0F9F1FDB5A5AD878F8B939B9B93939F8F87872C2C24607078787870707474646C6C6C4C4E4E4E4A4A5A52525252535B5B5B5B53531F1F17171F1F17171F17170F071F1717,
		ram_block1a_243.operation_mode = "rom",
		ram_block1a_243.port_a_address_clear = "none",
		ram_block1a_243.port_a_address_width = 12,
		ram_block1a_243.port_a_data_out_clear = "none",
		ram_block1a_243.port_a_data_out_clock = "none",
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 0,
		ram_block1a_243.port_a_first_bit_number = 243,
		ram_block1a_243.port_a_last_address = 4095,
		ram_block1a_243.port_a_logical_ram_depth = 4096,
		ram_block1a_243.port_a_logical_ram_width = 256,
		ram_block1a_243.ram_block_type = "M144K",
		ram_block1a_243.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_244portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "none",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.init_file = "sinc_table0.mif",
		ram_block1a_244.init_file_layout = "port_a",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mem_init0 = 2048'h202028282020282820202028686060606068686864646464656D6D6D6D6D5D5D5D5D5D5F5F5F5F5F5F5F5F5F5B4343C3C3C3CBCBCBCBC3C3DBFBFBF7F7FFBFB7B5ADADA5A5ACACA0A8A8B0B898909890908C848E868E060E5E565A727A727A6B636B676D657D7D757D51514901010901059F97969EBEA6A2AAAAAAA2B2B8FCFCD4C4C4C4C8C9D9D9595B77676767272333333333010C0C0C0C1C1818D0C0E2EAEEEEF6F6F7FBEBC3C1C19D9D959D0D21212923323E36366E464A425058545CC4EDE5E9F1BBB3BBA7AF878F939B908888446C747C78726A6A624E5F571F1B010189ADB5B5BDADAAA2C2DADEDED6C6C2C06878787D252525231313131707070700,
		ram_block1a_244.mem_init1 = 2048'h070707171B1B0B2B292D3D7D7C6848C8C8DADEDEDECEAAAAB2B1B1B5A5850511111153434F6F7E7E7A7A6A68684494949494808383B3BFBFBFAFEFEBE9D9D9515444444444707232322A2E2E2E3E1F1999898989C5D5F5F5F5E3E3E3E2F2F6D6D686060008081818183C2C2D2D2F2B3B7B7B5B5B4F4FC7C7C5D5D1D0D0F0E0E0A4A4A4BCBEBEBABA8A8A8A82820717171F5D5D5D696161616169797D7D7575776F4F4E4242020A9A9A92929E9E969684ACACA4A4A8A8A0B0B8B8B0B8B9B1B5FDE5E5CFCFC7CFCFC7CFC7C3DBD3DB5B535B535B5B535B535B575F47474F476F656D656D656D6D656D656C646C646C6C6428202028202828202828203838202028,
		ram_block1a_244.operation_mode = "rom",
		ram_block1a_244.port_a_address_clear = "none",
		ram_block1a_244.port_a_address_width = 12,
		ram_block1a_244.port_a_data_out_clear = "none",
		ram_block1a_244.port_a_data_out_clock = "none",
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 0,
		ram_block1a_244.port_a_first_bit_number = 244,
		ram_block1a_244.port_a_last_address = 4095,
		ram_block1a_244.port_a_logical_ram_depth = 4096,
		ram_block1a_244.port_a_logical_ram_width = 256,
		ram_block1a_244.ram_block_type = "M144K",
		ram_block1a_244.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_245portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "none",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.init_file = "sinc_table0.mif",
		ram_block1a_245.init_file_layout = "port_a",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mem_init0 = 2048'hC5C5CDCDCDCDC5C5C5C5C5CD8D8D8D8D8D85858585858585858D8D8D8D8D9D9D9D9D9D9D9D9D9D9D9D9D9D9D99919111111111111111191909292921212121292B2B2B232322222E2E2E3636363E3E3636363E3E36363E3E6E66624A4A42424A42424A4840505850505C54545C54545C54C4CCC5C5EDE5E9E9E1E9E1F9FBB3BBB3BBB3BBBFB7AFA7AFA78F878F878F839B939B939990989098808C84444C646C646C7C747C707878727A626A6A626A4E464E4E575F5F571F1F13130901010989A1A1ADBDB5B5BDBDB5B5BDA9A1A2AAAAEAC2D2DADEDED6D6D6DECECEC6C2C0C04868787870707575352D2D2D2D2D292B03131313131313170707070707070700,
		ram_block1a_245.mem_init1 = 2048'h0F070F07070F171F171B131B130B232B2329252D253D757D757C74786048C0C8C0C8C2DADED6DED6DED6CEC6CEE2AAA2AAA2BAB1B9B1B5BDB5ADA5ADA58D850D011911191119135B53434F474F476E666E767E767A727A727A60686068606C444C149C94949C949C94988089818B838B838BA3ABB7BFBFB7BFB7BFB7BFB7AFA7EBE3EBE3E9E1E9E1D9D1D9D9D15C545C545C545C44444C444C444C404848404A527A72727A323A323A3A323E36363E262E26262E262E2E262E26262E27272B23333B111919111919111119111119919199999199999191999D95858D85858D8D85858D8D8585858D8D85858D8D858585CDCDCDC5C5CDCDCDC5C5C5CDCDCDCDC5,
		ram_block1a_245.operation_mode = "rom",
		ram_block1a_245.port_a_address_clear = "none",
		ram_block1a_245.port_a_address_width = 12,
		ram_block1a_245.port_a_data_out_clear = "none",
		ram_block1a_245.port_a_data_out_clock = "none",
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 0,
		ram_block1a_245.port_a_first_bit_number = 245,
		ram_block1a_245.port_a_last_address = 4095,
		ram_block1a_245.port_a_logical_ram_depth = 4096,
		ram_block1a_245.port_a_logical_ram_width = 256,
		ram_block1a_245.ram_block_type = "M144K",
		ram_block1a_245.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_246portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "none",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.init_file = "sinc_table0.mif",
		ram_block1a_246.init_file_layout = "port_a",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mem_init0 = 2048'h7A7A7272727272727272727A7A7A7A7A7A7A7A7A7A7A7A7A7A72727272726262626262626262626262626262666E6E6E6E6E6E6E6E6E6E6E6E4E4E46464646464646464E4E4F4F4F4F4F57575757575F5F5F5F5F57575757171F1B1B1B1313131B1B1B191101010909090101010909090181818989A9A1A5A5ADADA5B5B5BDBDB5B5BDBDBDB5B5BDBDB5B5BDBDB5B5B9A9A1A1A9ABA2A2AAAAA2A2AAE2E2CACAC2C2DAD2D2DEDED6DEDED6D6DED6D6DED6D6DEC6C6CEC6C6CEC2CAC8C0C8C84068606078707878707870707C747D7D753D352D2D252D252D25252D252D212B23230B131B131B131B13131B131B131F171F070F070F070F070F070F070F070F00,
		ram_block1a_246.mem_init1 = 2048'h0F0F07070F07070F0F07070F0F17171F1F17131B1B13131B1B13131B0B23232B2B23212925252D2D25253D3D35357D7D75757D7C7474787070686860604848C0C0C8C8C0C0C8CAC2C2DAD6D6DEDED6D6DEDED6D6DEDED6D6DECEC6C6CECEC2E2EAAAA2A2AAA2A2AAAAA2B2BBBBB1B1B9B9B1B1B9BDB5B5B5BDBDB5B5BDBDA5A5ADADA5A5ADADA5A58D8D8585850909010109090111111919111119191111111B1B1313131B5B53535B5B5B5757575F4F4747474F4F4747474F4F4F4746464E4E4E46666E6E6E666666666E6E6E6666666E6E6E666666666E6A6A7A7272727A7A7A7A72727272727A7A7A7A72727272727A7A7A7A7A7272727272727A7A7A7A7A,
		ram_block1a_246.operation_mode = "rom",
		ram_block1a_246.port_a_address_clear = "none",
		ram_block1a_246.port_a_address_width = 12,
		ram_block1a_246.port_a_data_out_clear = "none",
		ram_block1a_246.port_a_data_out_clock = "none",
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 0,
		ram_block1a_246.port_a_first_bit_number = 246,
		ram_block1a_246.port_a_last_address = 4095,
		ram_block1a_246.port_a_logical_ram_depth = 4096,
		ram_block1a_246.port_a_logical_ram_width = 256,
		ram_block1a_246.ram_block_type = "M144K",
		ram_block1a_246.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_247portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "none",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.init_file = "sinc_table0.mif",
		ram_block1a_247.init_file_layout = "port_a",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mem_init0 = 2048'hDEDEDEDEDEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEC6C6C6C6C6C6C6C6C6C6CECECECECECECACACAC2C2C2C2C2C2C0C8C8C8C8C8C8C0C0C0C0C0C0C84848484868606060606068787878787070707070787878787070707078787C7C747474747D7D7D7D7575753D3D3D3D3535252D2D2D2D2525252D2D2D2525252D2D2D2525252D2D2D2121232B2B2B23030B0B1B1313131B1B1313131B1B1B13131B1B1B13131B1B1313131B1B17171F1F1F07070F0F07070F0F0F07070F0F07070F0F07070F0F07070F0F07070F0F00,
		ram_block1a_247.mem_init1 = 2048'h0F0F0F0F0707070F0F0F0F070707070F0F0F0F070707070F0F0F0F071717171F1F1F1F1713131B1B1B1B131313131B1B1B1B131313131B1B1B030303032B2B2B2B232323232B2929292125252D2D2D2D252525252D2D2D2D253535353D3D3D3D357575757D7D7D757575757C7C7C7C747474747C78787878707070707878686860606060686868684040404040C8C8C8C8C0C0C0C0C0C8C8C8C8C0C0C0C0C0CACACACACAC2C2C2C2CACACACECECEC6D6D6D6D6DEDEDEDEDED6D6D6D6D6D6DEDEDEDEDED6D6D6D6D6D6D6DEDEDEDEDEDED6D6D6D6D6D6D6DEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6DEDEDEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6D6D6DEDEDEDEDE,
		ram_block1a_247.operation_mode = "rom",
		ram_block1a_247.port_a_address_clear = "none",
		ram_block1a_247.port_a_address_width = 12,
		ram_block1a_247.port_a_data_out_clear = "none",
		ram_block1a_247.port_a_data_out_clock = "none",
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 0,
		ram_block1a_247.port_a_first_bit_number = 247,
		ram_block1a_247.port_a_last_address = 4095,
		ram_block1a_247.port_a_logical_ram_depth = 4096,
		ram_block1a_247.port_a_logical_ram_width = 256,
		ram_block1a_247.ram_block_type = "M144K",
		ram_block1a_247.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_248portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "none",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.init_file = "sinc_table0.mif",
		ram_block1a_248.init_file_layout = "port_a",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mem_init0 = 2048'h25252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252525252D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D292929212121212121232323232323232B2B2B2B2B2B2B2B2B2B2B0B030303030303131313131B1B1B1B1B1B1B1B1B13131313131313131B1B1B1B1B1B1B1B131313131313131B1B1B1B1B1B1B1313131313131B1B1B1B1B1B1313131313131F1F1F1F1F1F17171717070F0F0F0F0F0707070707070F0F0F0F0F070707070F0F0F0F0F07070707070F0F0F0F07070707070F0F0F0F070707070F0F0F0F070707070F0F0F0F00,
		ram_block1a_248.mem_init1 = 2048'h0F0F0F0F0F0F0F07070707070707070F0F0F0F0F0F0F0F07070707070707070F0F0F0F0F0F0F07070707070707070F0F0F0F0F0F0F0F070707171717171F1F1F1F1F1F1F1F171717171713131B1B1B1B1B1B1B1B13131313131313131B1B1B1B1B1B1B1B131313131313131B1B1B1B1B1B1B1B1313131313131313131B1B0B0B0B0B0B0B0303030323232323232B2B2B2B2B2B2B2B2B23232323232323232329292929292929292921212125252525252525252D2D2D2D2D2D2D2D2D2D2D2525252525252525252525252D2D2D2D2D2D2D2D2D2D2D2D2D252525252525252525252525252525252D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2525252525,
		ram_block1a_248.operation_mode = "rom",
		ram_block1a_248.port_a_address_clear = "none",
		ram_block1a_248.port_a_address_width = 12,
		ram_block1a_248.port_a_data_out_clear = "none",
		ram_block1a_248.port_a_data_out_clock = "none",
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 0,
		ram_block1a_248.port_a_first_bit_number = 248,
		ram_block1a_248.port_a_last_address = 4095,
		ram_block1a_248.port_a_logical_ram_depth = 4096,
		ram_block1a_248.port_a_logical_ram_width = 256,
		ram_block1a_248.ram_block_type = "M144K",
		ram_block1a_248.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_249portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "none",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.init_file = "sinc_table0.mif",
		ram_block1a_249.init_file_layout = "port_a",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mem_init0 = 2048'h1313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F171717171717070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070F0F0F0F0F0F0F0F0F0F07070707070707070707070F0F0F0F0F0F0F0F0F0707070707070707070F0F0F0F0F0F0F0F0F07070707070707070F0F0F0F0F0F0F0F00,
		ram_block1a_249.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1B1B1B1B1B1B1B1B13131313131313131313131313131313131313131313131B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B13131313131313131313131313131313131313131313131313,
		ram_block1a_249.operation_mode = "rom",
		ram_block1a_249.port_a_address_clear = "none",
		ram_block1a_249.port_a_address_width = 12,
		ram_block1a_249.port_a_data_out_clear = "none",
		ram_block1a_249.port_a_data_out_clock = "none",
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 0,
		ram_block1a_249.port_a_first_bit_number = 249,
		ram_block1a_249.port_a_last_address = 4095,
		ram_block1a_249.port_a_logical_ram_depth = 4096,
		ram_block1a_249.port_a_logical_ram_width = 256,
		ram_block1a_249.ram_block_type = "M144K",
		ram_block1a_249.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_250portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "none",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.init_file = "sinc_table0.mif",
		ram_block1a_250.init_file_layout = "port_a",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_250.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_250.operation_mode = "rom",
		ram_block1a_250.port_a_address_clear = "none",
		ram_block1a_250.port_a_address_width = 12,
		ram_block1a_250.port_a_data_out_clear = "none",
		ram_block1a_250.port_a_data_out_clock = "none",
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 0,
		ram_block1a_250.port_a_first_bit_number = 250,
		ram_block1a_250.port_a_last_address = 4095,
		ram_block1a_250.port_a_logical_ram_depth = 4096,
		ram_block1a_250.port_a_logical_ram_width = 256,
		ram_block1a_250.ram_block_type = "M144K",
		ram_block1a_250.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_251portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "none",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.init_file = "sinc_table0.mif",
		ram_block1a_251.init_file_layout = "port_a",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mem_init0 = 2048'h070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_251.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_251.operation_mode = "rom",
		ram_block1a_251.port_a_address_clear = "none",
		ram_block1a_251.port_a_address_width = 12,
		ram_block1a_251.port_a_data_out_clear = "none",
		ram_block1a_251.port_a_data_out_clock = "none",
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 0,
		ram_block1a_251.port_a_first_bit_number = 251,
		ram_block1a_251.port_a_last_address = 4095,
		ram_block1a_251.port_a_logical_ram_depth = 4096,
		ram_block1a_251.port_a_logical_ram_width = 256,
		ram_block1a_251.ram_block_type = "M144K",
		ram_block1a_251.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_252portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "none",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.init_file = "sinc_table0.mif",
		ram_block1a_252.init_file_layout = "port_a",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mem_init0 = 2048'h07070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_252.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_252.operation_mode = "rom",
		ram_block1a_252.port_a_address_clear = "none",
		ram_block1a_252.port_a_address_width = 12,
		ram_block1a_252.port_a_data_out_clear = "none",
		ram_block1a_252.port_a_data_out_clock = "none",
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 0,
		ram_block1a_252.port_a_first_bit_number = 252,
		ram_block1a_252.port_a_last_address = 4095,
		ram_block1a_252.port_a_logical_ram_depth = 4096,
		ram_block1a_252.port_a_logical_ram_width = 256,
		ram_block1a_252.ram_block_type = "M144K",
		ram_block1a_252.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_253portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "none",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.init_file = "sinc_table0.mif",
		ram_block1a_253.init_file_layout = "port_a",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_253.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_253.operation_mode = "rom",
		ram_block1a_253.port_a_address_clear = "none",
		ram_block1a_253.port_a_address_width = 12,
		ram_block1a_253.port_a_data_out_clear = "none",
		ram_block1a_253.port_a_data_out_clock = "none",
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 0,
		ram_block1a_253.port_a_first_bit_number = 253,
		ram_block1a_253.port_a_last_address = 4095,
		ram_block1a_253.port_a_logical_ram_depth = 4096,
		ram_block1a_253.port_a_logical_ram_width = 256,
		ram_block1a_253.ram_block_type = "M144K",
		ram_block1a_253.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_254portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "none",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.init_file = "sinc_table0.mif",
		ram_block1a_254.init_file_layout = "port_a",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_254.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_254.operation_mode = "rom",
		ram_block1a_254.port_a_address_clear = "none",
		ram_block1a_254.port_a_address_width = 12,
		ram_block1a_254.port_a_data_out_clear = "none",
		ram_block1a_254.port_a_data_out_clock = "none",
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 0,
		ram_block1a_254.port_a_first_bit_number = 254,
		ram_block1a_254.port_a_last_address = 4095,
		ram_block1a_254.port_a_logical_ram_depth = 4096,
		ram_block1a_254.port_a_logical_ram_width = 256,
		ram_block1a_254.ram_block_type = "M144K",
		ram_block1a_254.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_255portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "none",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.init_file = "sinc_table0.mif",
		ram_block1a_255.init_file_layout = "port_a",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mem_init0 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00,
		ram_block1a_255.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_255.operation_mode = "rom",
		ram_block1a_255.port_a_address_clear = "none",
		ram_block1a_255.port_a_address_width = 12,
		ram_block1a_255.port_a_data_out_clear = "none",
		ram_block1a_255.port_a_data_out_clock = "none",
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 0,
		ram_block1a_255.port_a_first_bit_number = 255,
		ram_block1a_255.port_a_last_address = 4095,
		ram_block1a_255.port_a_logical_ram_depth = 4096,
		ram_block1a_255.port_a_logical_ram_width = 256,
		ram_block1a_255.ram_block_type = "M144K",
		ram_block1a_255.lpm_type = "stratixiii_ram_block";
	assign
		address_a_wire = address_a,
		q_a = {wire_ram_block1a_255portadataout[0], wire_ram_block1a_254portadataout[0], wire_ram_block1a_253portadataout[0], wire_ram_block1a_252portadataout[0], wire_ram_block1a_251portadataout[0], wire_ram_block1a_250portadataout[0], wire_ram_block1a_249portadataout[0], wire_ram_block1a_248portadataout[0], wire_ram_block1a_247portadataout[0], wire_ram_block1a_246portadataout[0], wire_ram_block1a_245portadataout[0], wire_ram_block1a_244portadataout[0], wire_ram_block1a_243portadataout[0], wire_ram_block1a_242portadataout[0], wire_ram_block1a_241portadataout[0], wire_ram_block1a_240portadataout[0], wire_ram_block1a_239portadataout[0], wire_ram_block1a_238portadataout[0], wire_ram_block1a_237portadataout[0], wire_ram_block1a_236portadataout[0], wire_ram_block1a_235portadataout[0], wire_ram_block1a_234portadataout[0], wire_ram_block1a_233portadataout[0], wire_ram_block1a_232portadataout[0], wire_ram_block1a_231portadataout[0], wire_ram_block1a_230portadataout[0], wire_ram_block1a_229portadataout[0], wire_ram_block1a_228portadataout[0], wire_ram_block1a_227portadataout[0], wire_ram_block1a_226portadataout[0], wire_ram_block1a_225portadataout[0], wire_ram_block1a_224portadataout[0], wire_ram_block1a_223portadataout[0], wire_ram_block1a_222portadataout[0], wire_ram_block1a_221portadataout[0], wire_ram_block1a_220portadataout[0], wire_ram_block1a_219portadataout[0], wire_ram_block1a_218portadataout[0], wire_ram_block1a_217portadataout[0], wire_ram_block1a_216portadataout[0], wire_ram_block1a_215portadataout[0], wire_ram_block1a_214portadataout[0], wire_ram_block1a_213portadataout[0], wire_ram_block1a_212portadataout[0], wire_ram_block1a_211portadataout[0], wire_ram_block1a_210portadataout[0], wire_ram_block1a_209portadataout[0], wire_ram_block1a_208portadataout[0], wire_ram_block1a_207portadataout[0], wire_ram_block1a_206portadataout[0], wire_ram_block1a_205portadataout[0], wire_ram_block1a_204portadataout[0], wire_ram_block1a_203portadataout[0], wire_ram_block1a_202portadataout[0], wire_ram_block1a_201portadataout[0], wire_ram_block1a_200portadataout[0]
, wire_ram_block1a_199portadataout[0], wire_ram_block1a_198portadataout[0], wire_ram_block1a_197portadataout[0], wire_ram_block1a_196portadataout[0], wire_ram_block1a_195portadataout[0], wire_ram_block1a_194portadataout[0], wire_ram_block1a_193portadataout[0], wire_ram_block1a_192portadataout[0], wire_ram_block1a_191portadataout[0], wire_ram_block1a_190portadataout[0], wire_ram_block1a_189portadataout[0], wire_ram_block1a_188portadataout[0], wire_ram_block1a_187portadataout[0], wire_ram_block1a_186portadataout[0], wire_ram_block1a_185portadataout[0], wire_ram_block1a_184portadataout[0], wire_ram_block1a_183portadataout[0], wire_ram_block1a_182portadataout[0], wire_ram_block1a_181portadataout[0], wire_ram_block1a_180portadataout[0], wire_ram_block1a_179portadataout[0], wire_ram_block1a_178portadataout[0], wire_ram_block1a_177portadataout[0], wire_ram_block1a_176portadataout[0], wire_ram_block1a_175portadataout[0], wire_ram_block1a_174portadataout[0], wire_ram_block1a_173portadataout[0], wire_ram_block1a_172portadataout[0], wire_ram_block1a_171portadataout[0], wire_ram_block1a_170portadataout[0], wire_ram_block1a_169portadataout[0], wire_ram_block1a_168portadataout[0], wire_ram_block1a_167portadataout[0], wire_ram_block1a_166portadataout[0], wire_ram_block1a_165portadataout[0], wire_ram_block1a_164portadataout[0], wire_ram_block1a_163portadataout[0], wire_ram_block1a_162portadataout[0], wire_ram_block1a_161portadataout[0], wire_ram_block1a_160portadataout[0], wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0]
, wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0], wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0]
, wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0]
, wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]};
endmodule //IP_ROMsinc_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module IP_ROMsinc (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[11:0]  address;
	input	  clock;
	output	[255:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [255:0] sub_wire0;
	wire [255:0] q = sub_wire0[255:0];

	IP_ROMsinc_altsyncram	IP_ROMsinc_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix III"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "sinc_table0.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "4096"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "12"
// Retrieval info: PRIVATE: WidthData NUMERIC "256"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "sinc_table0.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix III"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "4096"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M144K"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "12"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "256"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 12 0 INPUT NODEFVAL "address[11..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 256 0 OUTPUT NODEFVAL "q[255..0]"
// Retrieval info: CONNECT: @address_a 0 0 12 0 address 0 0 12 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 256 0 @q_a 0 0 256 0
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMsinc_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
