{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios.qsys nios.BAK.qsys " "Backing up file \"nios.qsys\" to \"nios.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540686285230 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios/synthesis/nios.v nios.BAK.v " "Backing up file \"nios/synthesis/nios.v\" to \"nios.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540686285261 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios.qsys " "Started upgrading IP component Qsys with file \"nios.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686285276 ""}
{ "Info" "" "" "2018.10.27.21:25:03 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.27.21:25:03 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1540686303871 ""}
{ "Info" "" "" "2018.10.27.21:25:04 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" {  } {  } 0 0 "2018.10.27.21:25:04 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" 0 0 "Shell" 0 -1 1540686304333 ""}
{ "Info" "" "" "2018.10.27.21:25:05 Info: Migration Successful" {  } {  } 0 0 "2018.10.27.21:25:05 Info: Migration Successful" 0 0 "Shell" 0 -1 1540686305309 ""}
{ "Info" "" "" "2018.10.27.21:25:05 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.27.21:25:05 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1540686305356 ""}
{ "Info" "nios_generation.rpt" "" "2018.10.27.21:25:23 Info: Saving generation log to C:/Projects/SD/Problema_1/nios" {  } {  } 0 0 "2018.10.27.21:25:23 Info: Saving generation log to C:/Projects/SD/Problema_1/nios" 0 0 "Shell" 0 -1 1540686323607 ""}
{ "Info" "" "" "2018.10.27.21:25:23 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.27.21:25:23 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1540686323609 ""}
{ "Info" "" "" "2018.10.27.21:25:23 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\simulation --family=\"Cyclone IV E\" --part=EP4CE30F23A7" {  } {  } 0 0 "2018.10.27.21:25:23 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\simulation --family=\"Cyclone IV E\" --part=EP4CE30F23A7" 0 0 "Shell" 0 -1 1540686323624 ""}
{ "Info" "nios.qsys" "" "2018.10.27.21:25:23 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.27.21:25:23 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1540686323845 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Reading input file" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Reading input file" 0 0 "Shell" 0 -1 1540686324341 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module LCD_DATA" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module LCD_DATA" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module LCD_EN" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module LCD_EN" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module LCD_RS" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module LCD_RS" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324356 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module LCD_RW" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module LCD_RW" 0 0 "Shell" 0 -1 1540686324376 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324377 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1540686324377 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540686324378 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1540686324379 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686324380 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1540686324380 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540686324382 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1540686324383 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686324384 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1540686324385 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Adding tse \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Adding tse \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1540686324401 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing module tse" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1540686324401 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Building connections" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Building connections" 0 0 "Shell" 0 -1 1540686324401 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540686324417 ""}
{ "Info" "" "" "2018.10.27.21:25:24 Info: Validating" {  } {  } 0 0 "2018.10.27.21:25:24 Info: Validating" 0 0 "Shell" 0 -1 1540686324432 ""}
{ "Info" "" "" "2018.10.27.21:25:26 Info: Done reading input file" {  } {  } 0 0 "2018.10.27.21:25:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1540686326396 ""}
{ "Info" "" "" "2018.10.27.21:25:28 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.27.21:25:28 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540686328136 ""}
{ "Info" "" "" "2018.10.27.21:25:28 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.27.21:25:28 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540686328136 ""}
{ "Info" "" "" "2018.10.27.21:25:28 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:25:28 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686328136 ""}
{ "Info" "" "" "2018.10.27.21:25:28 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:25:28 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686328136 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2018.10.27.21:25:28 Info: nios.tse.receive" {  } {  } 0 0 "2018.10.27.21:25:28 Info: nios.tse.receive" 0 0 "Shell" 0 -1 1540686328136 ""}
{ "Warning" "" "" "2018.10.27.21:25:28 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:25:28 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686328152 ""}
{ "Warning" "" "" "2018.10.27.21:25:28 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:25:28 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686328152 ""}
{ "Info" "" "" "2018.10.27.21:25:29 Info: nios: Generating nios \"nios\" for SIM_VERILOG" {  } {  } 0 0 "2018.10.27.21:25:29 Info: nios: Generating nios \"nios\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1540686329121 ""}
{ "Info" "" "" "2018.10.27.21:25:38 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 0 "2018.10.27.21:25:38 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" 0 0 "Shell" 0 -1 1540686338346 ""}
{ "Info" "" "" "2018.10.27.21:25:44 Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'" {  } {  } 0 0 "2018.10.27.21:25:44 Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'" 0 0 "Shell" 0 -1 1540686344433 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:44 Info: LCD_DATA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen//nios_LCD_DATA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen" {  } {  } 0 0 "2018.10.27.21:25:44 Info: LCD_DATA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen//nios_LCD_DATA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0002_LCD_DATA_gen" 0 0 "Shell" 0 -1 1540686344433 ""}
{ "Info" "" "" "2018.10.27.21:25:47 Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'" {  } {  } 0 0 "2018.10.27.21:25:47 Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'" 0 0 "Shell" 0 -1 1540686347887 ""}
{ "Info" "" "" "2018.10.27.21:25:47 Info: LCD_DATA: \"nios\" instantiated altera_avalon_pio \"LCD_DATA\"" {  } {  } 0 0 "2018.10.27.21:25:47 Info: LCD_DATA: \"nios\" instantiated altera_avalon_pio \"LCD_DATA\"" 0 0 "Shell" 0 -1 1540686347887 ""}
{ "Info" "" "" "2018.10.27.21:25:47 Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'" {  } {  } 0 0 "2018.10.27.21:25:47 Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'" 0 0 "Shell" 0 -1 1540686347949 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:47 Info: LCD_EN:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen//nios_LCD_EN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen" {  } {  } 0 0 "2018.10.27.21:25:47 Info: LCD_EN:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen//nios_LCD_EN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0003_LCD_EN_gen" 0 0 "Shell" 0 -1 1540686347949 ""}
{ "Info" "" "" "2018.10.27.21:25:48 Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'" {  } {  } 0 0 "2018.10.27.21:25:48 Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'" 0 0 "Shell" 0 -1 1540686348387 ""}
{ "Info" "" "" "2018.10.27.21:25:48 Info: LCD_EN: \"nios\" instantiated altera_avalon_pio \"LCD_EN\"" {  } {  } 0 0 "2018.10.27.21:25:48 Info: LCD_EN: \"nios\" instantiated altera_avalon_pio \"LCD_EN\"" 0 0 "Shell" 0 -1 1540686348387 ""}
{ "Info" "" "" "2018.10.27.21:25:48 Info: buttons: Starting RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.27.21:25:48 Info: buttons: Starting RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1540686348449 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:48 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen" {  } {  } 0 0 "2018.10.27.21:25:48 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0004_buttons_gen" 0 0 "Shell" 0 -1 1540686348449 ""}
{ "Info" "" "" "2018.10.27.21:25:48 Info: buttons: Done RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.27.21:25:48 Info: buttons: Done RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1540686348886 ""}
{ "Info" "" "" "2018.10.27.21:25:48 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2018.10.27.21:25:48 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1540686348886 ""}
{ "Info" "" "" "2018.10.27.21:25:49 Info: descriptor_memory: Starting RTL generation for module 'nios_descriptor_memory'" {  } {  } 0 0 "2018.10.27.21:25:49 Info: descriptor_memory: Starting RTL generation for module 'nios_descriptor_memory'" 0 0 "Shell" 0 -1 1540686349027 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:49 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_descriptor_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen//nios_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen" {  } {  } 0 0 "2018.10.27.21:25:49 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_descriptor_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen//nios_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0005_descriptor_memory_gen" 0 0 "Shell" 0 -1 1540686349027 ""}
{ "Info" "" "" "2018.10.27.21:25:49 Info: descriptor_memory: Done RTL generation for module 'nios_descriptor_memory'" {  } {  } 0 0 "2018.10.27.21:25:49 Info: descriptor_memory: Done RTL generation for module 'nios_descriptor_memory'" 0 0 "Shell" 0 -1 1540686349683 ""}
{ "Info" "" "" "2018.10.27.21:25:49 Info: descriptor_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 0 "2018.10.27.21:25:49 Info: descriptor_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" 0 0 "Shell" 0 -1 1540686349699 ""}
{ "Info" "" "" "2018.10.27.21:25:49 Info: jtag: Starting RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.27.21:25:49 Info: jtag: Starting RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1540686349761 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:49 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen" {  } {  } 0 0 "2018.10.27.21:25:49 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0006_jtag_gen" 0 0 "Shell" 0 -1 1540686349761 ""}
{ "Info" "" "" "2018.10.27.21:25:50 Info: jtag: Done RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.27.21:25:50 Info: jtag: Done RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1540686350575 ""}
{ "Info" "" "" "2018.10.27.21:25:50 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 0 "2018.10.27.21:25:50 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" 0 0 "Shell" 0 -1 1540686350590 ""}
{ "Info" "" "" "2018.10.27.21:25:50 Info: leds: Starting RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.27.21:25:50 Info: leds: Starting RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1540686350653 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:50 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen//nios_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen" {  } {  } 0 0 "2018.10.27.21:25:50 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen//nios_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0007_leds_gen" 0 0 "Shell" 0 -1 1540686350653 ""}
{ "Info" "" "" "2018.10.27.21:25:51 Info: leds: Done RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.27.21:25:51 Info: leds: Done RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1540686351105 ""}
{ "Info" "" "" "2018.10.27.21:25:51 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2018.10.27.21:25:51 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1540686351105 ""}
{ "Info" "" "" "2018.10.27.21:25:51 Info: memory: Starting RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.27.21:25:51 Info: memory: Starting RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1540686351183 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:51 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen//nios_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen" {  } {  } 0 0 "2018.10.27.21:25:51 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen//nios_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0008_memory_gen" 0 0 "Shell" 0 -1 1540686351183 ""}
{ "Info" "" "" "2018.10.27.21:25:51 Info: memory: Done RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.27.21:25:51 Info: memory: Done RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1540686351715 ""}
{ "Info" "" "" "2018.10.27.21:25:51 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 0 "2018.10.27.21:25:51 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" 0 0 "Shell" 0 -1 1540686351715 ""}
{ "Info" "" "" "2018.10.27.21:25:52 Info: nios2_qsys_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2018.10.27.21:25:52 Info: nios2_qsys_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1540686352415 ""}
{ "Info" "" "" "2018.10.27.21:25:52 Info: sgdma_rx: Starting RTL generation for module 'nios_sgdma_rx'" {  } {  } 0 0 "2018.10.27.21:25:52 Info: sgdma_rx: Starting RTL generation for module 'nios_sgdma_rx'" 0 0 "Shell" 0 -1 1540686352478 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:52 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_rx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen//nios_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen" {  } {  } 0 0 "2018.10.27.21:25:52 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_rx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen//nios_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0009_sgdma_rx_gen" 0 0 "Shell" 0 -1 1540686352478 ""}
{ "Info" "" "" "2018.10.27.21:25:54 Info: sgdma_rx: Done RTL generation for module 'nios_sgdma_rx'" {  } {  } 0 0 "2018.10.27.21:25:54 Info: sgdma_rx: Done RTL generation for module 'nios_sgdma_rx'" 0 0 "Shell" 0 -1 1540686354149 ""}
{ "Info" "" "" "2018.10.27.21:25:54 Info: sgdma_rx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_rx\"" {  } {  } 0 0 "2018.10.27.21:25:54 Info: sgdma_rx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_rx\"" 0 0 "Shell" 0 -1 1540686354158 ""}
{ "Info" "" "" "2018.10.27.21:25:54 Info: sgdma_tx: Starting RTL generation for module 'nios_sgdma_tx'" {  } {  } 0 0 "2018.10.27.21:25:54 Info: sgdma_tx: Starting RTL generation for module 'nios_sgdma_tx'" 0 0 "Shell" 0 -1 1540686354280 ""}
{ "Info" "  ]" "" "2018.10.27.21:25:54 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_tx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen//nios_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen" {  } {  } 0 0 "2018.10.27.21:25:54 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_tx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen//nios_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0010_sgdma_tx_gen" 0 0 "Shell" 0 -1 1540686354280 ""}
{ "Info" "" "" "2018.10.27.21:25:55 Info: sgdma_tx: Done RTL generation for module 'nios_sgdma_tx'" {  } {  } 0 0 "2018.10.27.21:25:55 Info: sgdma_tx: Done RTL generation for module 'nios_sgdma_tx'" 0 0 "Shell" 0 -1 1540686355670 ""}
{ "Info" "" "" "2018.10.27.21:25:55 Info: sgdma_tx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_tx\"" {  } {  } 0 0 "2018.10.27.21:25:55 Info: sgdma_tx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_tx\"" 0 0 "Shell" 0 -1 1540686355670 ""}
{ "Info" "" "" "2018.10.27.21:25:56 Info: tse: \"nios\" instantiated altera_eth_tse \"tse\"" {  } {  } 0 0 "2018.10.27.21:25:56 Info: tse: \"nios\" instantiated altera_eth_tse \"tse\"" 0 0 "Shell" 0 -1 1540686356387 ""}
{ "Info" "" "" "2018.10.27.21:26:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686365942 ""}
{ "Info" "" "" "2018.10.27.21:26:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686366432 ""}
{ "Info" "" "" "2018.10.27.21:26:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686366905 ""}
{ "Info" "" "" "2018.10.27.21:26:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686367342 ""}
{ "Info" "" "" "2018.10.27.21:26:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686367793 ""}
{ "Info" "" "" "2018.10.27.21:26:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686368234 ""}
{ "Info" "" "" "2018.10.27.21:26:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686368793 ""}
{ "Info" "" "" "2018.10.27.21:26:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686369369 ""}
{ "Info" "" "" "2018.10.27.21:26:10 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:10 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686370127 ""}
{ "Info" "" "" "2018.10.27.21:26:10 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:10 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686370613 ""}
{ "Info" "" "" "2018.10.27.21:26:11 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:11 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686371138 ""}
{ "Info" "" "" "2018.10.27.21:26:11 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:11 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686371609 ""}
{ "Info" "" "" "2018.10.27.21:26:12 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:12 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686372094 ""}
{ "Info" "" "" "2018.10.27.21:26:19 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.27.21:26:19 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540686379614 ""}
{ "Info" "" "" "2018.10.27.21:26:19 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.27.21:26:19 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540686379722 ""}
{ "Info" "" "" "2018.10.27.21:26:20 Info: avalon_st_adapter: \"nios\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.27.21:26:20 Info: avalon_st_adapter: \"nios\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540686380433 ""}
{ "Info" "" "" "2018.10.27.21:26:20 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.27.21:26:20 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540686380550 ""}
{ "Info" "" "" "2018.10.27.21:26:20 Info: cpu: Starting RTL generation for module 'nios_nios2_qsys_0_cpu'" {  } {  } 0 0 "2018.10.27.21:26:20 Info: cpu: Starting RTL generation for module 'nios_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1540686380634 ""}
{ "Info" "  ]" "" "2018.10.27.21:26:20 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_qsys_0_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen//nios_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen" {  } {  } 0 0 "2018.10.27.21:26:20 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_qsys_0_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen//nios_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen" 0 0 "Shell" 0 -1 1540686380635 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:23 (*) Starting Nios II generation" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:23 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1540686389866 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:23 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:23 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1540686389867 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1540686389867 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1540686389868 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1540686389868 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Plaintext license not found." {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1540686389869 ""}
{ "Info" "e." "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1540686389869 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1540686389869 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:25 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1540686389870 ""}
{ "Info" "nios_nios2_qsys_0_cpu_nios2_waves.do'" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Creating 'C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen/" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Creating 'C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0013_cpu_gen/" 0 0 "Shell" 0 -1 1540686389870 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1540686389870 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:28 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1540686389871 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:29 (*) Done Nios II generation" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: # 2018.10.27 21:26:29 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1540686389871 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: Done RTL generation for module 'nios_nios2_qsys_0_cpu'" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: Done RTL generation for module 'nios_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1540686389872 ""}
{ "Info" "" "" "2018.10.27.21:26:29 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.10.27.21:26:29 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1540686389911 ""}
{ "Info" "" "" "2018.10.27.21:26:33 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2018.10.27.21:26:33 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1540686393843 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1540686395636 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1540686395663 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1540686395686 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1540686395737 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1540686395782 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540686395862 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540686395896 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540686395954 ""}
{ "Info" "" "" "2018.10.27.21:26:35 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.10.27.21:26:35 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1540686395982 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1540686396008 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1540686396032 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" 0 0 "Shell" 0 -1 1540686396080 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" 0 0 "Shell" 0 -1 1540686396108 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540686396145 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1540686396169 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1540686396187 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540686396402 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1540686396446 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396460 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" 0 0 "Shell" 0 -1 1540686396488 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396525 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: cmd_mux_012: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_012\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: cmd_mux_012: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_012\"" 0 0 "Shell" 0 -1 1540686396567 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396581 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540686396589 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" 0 0 "Shell" 0 -1 1540686396617 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_demux_012: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_012\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_demux_012: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_012\"" 0 0 "Shell" 0 -1 1540686396646 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540686396697 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396714 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1540686396755 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396775 ""}
{ "Info" "" "" "2018.10.27.21:26:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2018.10.27.21:26:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1540686396800 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" {  } {  } 0 0 "2018.10.27.21:26:36 Info: Reusing file C:/Projects/SD/Problema_1/nios/simulation/submodules" 0 0 "Shell" 0 -1 1540686396811 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.27.21:26:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540686397553 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 0 "2018.10.27.21:26:37 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" 0 0 "Shell" 0 -1 1540686397619 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.27.21:26:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540686397711 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: nios: Done \"nios\" with 47 modules, 293 files" {  } {  } 0 0 "2018.10.27.21:26:37 Info: nios: Done \"nios\" with 47 modules, 293 files" 0 0 "Shell" 0 -1 1540686397720 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.27.21:26:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540686397904 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.27.21:26:37 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1540686397904 ""}
{ "Info" "" "" "2018.10.27.21:26:37 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.27.21:26:37 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1540686397905 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.27.21:26:37 Info: sim-script-gen --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:37 Info: sim-script-gen --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686397906 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.27.21:26:37 Info: Doing: ip-make-simscript --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:37 Info: Doing: ip-make-simscript --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686397921 ""}
{ "Info" " directory:" "" "2018.10.27.21:26:40 Info: Generating the following file(s) for MODELSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:40 Info: Generating the following file(s) for MODELSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686400151 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.27.21:26:40 Info:     mentor" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     mentor" 0 0 "Shell" 0 -1 1540686400211 ""}
{ "Info" " directory:" "" "2018.10.27.21:26:40 Info: Generating the following file(s) for VCS simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:40 Info: Generating the following file(s) for VCS simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686400225 ""}
{ "Info" "vcs_setup.sh" "" "2018.10.27.21:26:40 Info:     synopsys/vcs" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1540686400278 ""}
{ "Info" " directory:" "" "2018.10.27.21:26:40 Info: Generating the following file(s) for VCSMX simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:40 Info: Generating the following file(s) for VCSMX simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686400291 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.27.21:26:40 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540686400302 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.27.21:26:40 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540686400385 ""}
{ "Info" " directory:" "" "2018.10.27.21:26:40 Info: Generating the following file(s) for NCSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:40 Info: Generating the following file(s) for NCSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686400453 ""}
{ "Info" "cds.lib" "" "2018.10.27.21:26:40 Info:     cadence" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     cadence" 0 0 "Shell" 0 -1 1540686400502 ""}
{ "Info" "hdl.var" "" "2018.10.27.21:26:40 Info:     cadence" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     cadence" 0 0 "Shell" 0 -1 1540686400899 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.27.21:26:40 Info:     cadence" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     cadence" 0 0 "Shell" 0 -1 1540686400922 ""}
{ "Info" " directory" "" "2018.10.27.21:26:40 Info:     45 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.10.27.21:26:40 Info:     45 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1540686400922 ""}
{ "Info" " directory:" "" "2018.10.27.21:26:40 Info: Generating the following file(s) for RIVIERA simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:40 Info: Generating the following file(s) for RIVIERA simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686400938 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.27.21:26:41 Info:     aldec" {  } {  } 0 0 "2018.10.27.21:26:41 Info:     aldec" 0 0 "Shell" 0 -1 1540686401013 ""}
{ "Info" "." "" "2018.10.27.21:26:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.27.21:26:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1540686401013 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.27.21:26:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1540686401013 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.27.21:26:41 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1540686401013 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540686401014 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --block-symbol-file --output-directory=C:\\Projects\\SD\\Problema_1\\nios --family=\"Cyclone IV E\" --part=EP4CE30F23A7" {  } {  } 0 0 "2018.10.27.21:26:41 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --block-symbol-file --output-directory=C:\\Projects\\SD\\Problema_1\\nios --family=\"Cyclone IV E\" --part=EP4CE30F23A7" 0 0 "Shell" 0 -1 1540686401014 ""}
{ "Info" "nios.qsys" "" "2018.10.27.21:26:41 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1540686401018 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Reading input file" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Reading input file" 0 0 "Shell" 0 -1 1540686401371 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401374 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module LCD_DATA" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module LCD_DATA" 0 0 "Shell" 0 -1 1540686401374 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401375 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module LCD_EN" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module LCD_EN" 0 0 "Shell" 0 -1 1540686401375 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401376 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module LCD_RS" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module LCD_RS" 0 0 "Shell" 0 -1 1540686401376 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401377 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module LCD_RW" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module LCD_RW" 0 0 "Shell" 0 -1 1540686401378 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401378 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1540686401379 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540686401379 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1540686401380 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686401381 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1540686401381 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540686401382 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1540686401382 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686401383 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1540686401383 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686401384 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1540686401384 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540686401385 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1540686401386 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686401388 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1540686401388 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686401389 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1540686401389 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Adding tse \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Adding tse \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1540686401390 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing module tse" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1540686401391 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Building connections" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Building connections" 0 0 "Shell" 0 -1 1540686401392 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540686401397 ""}
{ "Info" "" "" "2018.10.27.21:26:41 Info: Validating" {  } {  } 0 0 "2018.10.27.21:26:41 Info: Validating" 0 0 "Shell" 0 -1 1540686401399 ""}
{ "Info" "" "" "2018.10.27.21:26:43 Info: Done reading input file" {  } {  } 0 0 "2018.10.27.21:26:43 Info: Done reading input file" 0 0 "Shell" 0 -1 1540686403122 ""}
{ "Info" "" "" "2018.10.27.21:26:44 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.27.21:26:44 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540686404942 ""}
{ "Info" "" "" "2018.10.27.21:26:44 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.27.21:26:44 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540686404942 ""}
{ "Info" "" "" "2018.10.27.21:26:44 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:26:44 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686404943 ""}
{ "Info" "" "" "2018.10.27.21:26:44 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:26:44 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686404943 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2018.10.27.21:26:44 Info: nios.tse.receive" {  } {  } 0 0 "2018.10.27.21:26:44 Info: nios.tse.receive" 0 0 "Shell" 0 -1 1540686404944 ""}
{ "Warning" "" "" "2018.10.27.21:26:44 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:26:44 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686404947 ""}
{ "Warning" "" "" "2018.10.27.21:26:44 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:26:44 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686404948 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.27.21:26:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540686406457 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540686406458 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info:" {  } {  } 0 0 "2018.10.27.21:26:46 Info:" 0 0 "Shell" 0 -1 1540686406458 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540686406458 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --synthesis=VERILOG --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\synthesis --family=\"Cyclone IV E\" --part=EP4CE30F23A7" {  } {  } 0 0 "2018.10.27.21:26:46 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --synthesis=VERILOG --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\synthesis --family=\"Cyclone IV E\" --part=EP4CE30F23A7" 0 0 "Shell" 0 -1 1540686406459 ""}
{ "Info" "nios.qsys" "" "2018.10.27.21:26:46 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1540686406463 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Reading input file" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Reading input file" 0 0 "Shell" 0 -1 1540686406854 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding LCD_DATA \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406856 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module LCD_DATA" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module LCD_DATA" 0 0 "Shell" 0 -1 1540686406857 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding LCD_EN \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406857 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module LCD_EN" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module LCD_EN" 0 0 "Shell" 0 -1 1540686406858 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding LCD_RS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406858 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module LCD_RS" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module LCD_RS" 0 0 "Shell" 0 -1 1540686406858 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding LCD_RW \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406867 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module LCD_RW" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module LCD_RW" 0 0 "Shell" 0 -1 1540686406867 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406867 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1540686406868 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540686406868 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1540686406868 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686406869 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1540686406869 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540686406869 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1540686406870 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540686406870 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1540686406870 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540686406871 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1540686406871 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540686406871 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1540686406872 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding sgdma_rx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686406875 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1540686406875 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding sgdma_tx \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1540686406876 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1540686406876 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Adding tse \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Adding tse \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1540686406878 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing module tse" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1540686406879 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Building connections" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Building connections" 0 0 "Shell" 0 -1 1540686406881 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540686406887 ""}
{ "Info" "" "" "2018.10.27.21:26:46 Info: Validating" {  } {  } 0 0 "2018.10.27.21:26:46 Info: Validating" 0 0 "Shell" 0 -1 1540686406890 ""}
{ "Info" "" "" "2018.10.27.21:26:48 Info: Done reading input file" {  } {  } 0 0 "2018.10.27.21:26:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1540686408285 ""}
{ "Info" "" "" "2018.10.27.21:26:49 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.27.21:26:49 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540686409750 ""}
{ "Info" "" "" "2018.10.27.21:26:49 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.27.21:26:49 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540686409751 ""}
{ "Info" "" "" "2018.10.27.21:26:49 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:26:49 Info: nios.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686409752 ""}
{ "Info" "" "" "2018.10.27.21:26:49 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.10.27.21:26:49 Info: nios.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1540686409752 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2018.10.27.21:26:49 Info: nios.tse.receive" {  } {  } 0 0 "2018.10.27.21:26:49 Info: nios.tse.receive" 0 0 "Shell" 0 -1 1540686409753 ""}
{ "Warning" "" "" "2018.10.27.21:26:49 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:26:49 Warning: nios.tse: tse.mac_mii_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686409756 ""}
{ "Warning" "" "" "2018.10.27.21:26:49 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.10.27.21:26:49 Warning: nios.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1540686409756 ""}
{ "Info" "" "" "2018.10.27.21:26:50 Info: nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.10.27.21:26:50 Info: nios: Generating nios \"nios\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1540686410404 ""}
{ "Info" "" "" "2018.10.27.21:26:55 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 0 "2018.10.27.21:26:55 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" 0 0 "Shell" 0 -1 1540686415835 ""}
{ "Info" "" "" "2018.10.27.21:27:00 Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'" 0 0 "Shell" 0 -1 1540686420023 ""}
{ "Info" "nios_LCD_DATA_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:00 Info: LCD_DATA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0044_LCD_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0044_LCD_DATA_gen/" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_DATA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0044_LCD_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0044_LCD_DATA_gen/" 0 0 "Shell" 0 -1 1540686420023 ""}
{ "Info" "" "" "2018.10.27.21:27:00 Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'" 0 0 "Shell" 0 -1 1540686420491 ""}
{ "Info" "" "" "2018.10.27.21:27:00 Info: LCD_DATA: \"nios\" instantiated altera_avalon_pio \"LCD_DATA\"" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_DATA: \"nios\" instantiated altera_avalon_pio \"LCD_DATA\"" 0 0 "Shell" 0 -1 1540686420495 ""}
{ "Info" "" "" "2018.10.27.21:27:00 Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'" 0 0 "Shell" 0 -1 1540686420543 ""}
{ "Info" "nios_LCD_EN_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:00 Info: LCD_EN:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0045_LCD_EN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0045_LCD_EN_gen/" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_EN:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0045_LCD_EN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0045_LCD_EN_gen/" 0 0 "Shell" 0 -1 1540686420544 ""}
{ "Info" "" "" "2018.10.27.21:27:00 Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'" {  } {  } 0 0 "2018.10.27.21:27:00 Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'" 0 0 "Shell" 0 -1 1540686421000 ""}
{ "Info" "" "" "2018.10.27.21:27:01 Info: LCD_EN: \"nios\" instantiated altera_avalon_pio \"LCD_EN\"" {  } {  } 0 0 "2018.10.27.21:27:01 Info: LCD_EN: \"nios\" instantiated altera_avalon_pio \"LCD_EN\"" 0 0 "Shell" 0 -1 1540686421004 ""}
{ "Info" "" "" "2018.10.27.21:27:01 Info: buttons: Starting RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.27.21:27:01 Info: buttons: Starting RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1540686421128 ""}
{ "Info" "nios_buttons_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:01 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0046_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0046_buttons_gen/" {  } {  } 0 0 "2018.10.27.21:27:01 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0046_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0046_buttons_gen/" 0 0 "Shell" 0 -1 1540686421128 ""}
{ "Info" "" "" "2018.10.27.21:27:01 Info: buttons: Done RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.27.21:27:01 Info: buttons: Done RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1540686421574 ""}
{ "Info" "" "" "2018.10.27.21:27:01 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2018.10.27.21:27:01 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1540686421578 ""}
{ "Info" "" "" "2018.10.27.21:27:01 Info: descriptor_memory: Starting RTL generation for module 'nios_descriptor_memory'" {  } {  } 0 0 "2018.10.27.21:27:01 Info: descriptor_memory: Starting RTL generation for module 'nios_descriptor_memory'" 0 0 "Shell" 0 -1 1540686421656 ""}
{ "Info" "nios_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:01 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_descriptor_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0047_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0047_descriptor_memory_gen/" {  } {  } 0 0 "2018.10.27.21:27:01 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_descriptor_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0047_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0047_descriptor_memory_gen/" 0 0 "Shell" 0 -1 1540686421657 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: descriptor_memory: Done RTL generation for module 'nios_descriptor_memory'" {  } {  } 0 0 "2018.10.27.21:27:02 Info: descriptor_memory: Done RTL generation for module 'nios_descriptor_memory'" 0 0 "Shell" 0 -1 1540686422173 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: descriptor_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 0 "2018.10.27.21:27:02 Info: descriptor_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" 0 0 "Shell" 0 -1 1540686422181 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: jtag: Starting RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.27.21:27:02 Info: jtag: Starting RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1540686422283 ""}
{ "Info" "nios_jtag_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:02 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0048_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0048_jtag_gen/" {  } {  } 0 0 "2018.10.27.21:27:02 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0048_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0048_jtag_gen/" 0 0 "Shell" 0 -1 1540686422283 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: jtag: Done RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.27.21:27:02 Info: jtag: Done RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1540686422911 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 0 "2018.10.27.21:27:02 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" 0 0 "Shell" 0 -1 1540686422918 ""}
{ "Info" "" "" "2018.10.27.21:27:02 Info: leds: Starting RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.27.21:27:02 Info: leds: Starting RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1540686422972 ""}
{ "Info" "nios_leds_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:02 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0049_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0049_leds_gen/" {  } {  } 0 0 "2018.10.27.21:27:02 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0049_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0049_leds_gen/" 0 0 "Shell" 0 -1 1540686422972 ""}
{ "Info" "" "" "2018.10.27.21:27:03 Info: leds: Done RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.27.21:27:03 Info: leds: Done RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1540686423444 ""}
{ "Info" "" "" "2018.10.27.21:27:03 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2018.10.27.21:27:03 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1540686423448 ""}
{ "Info" "" "" "2018.10.27.21:27:03 Info: memory: Starting RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.27.21:27:03 Info: memory: Starting RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1540686423508 ""}
{ "Info" "nios_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:03 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0050_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0050_memory_gen/" {  } {  } 0 0 "2018.10.27.21:27:03 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0050_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0050_memory_gen/" 0 0 "Shell" 0 -1 1540686423508 ""}
{ "Info" "" "" "2018.10.27.21:27:04 Info: memory: Done RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.27.21:27:04 Info: memory: Done RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1540686424119 ""}
{ "Info" "" "" "2018.10.27.21:27:04 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 0 "2018.10.27.21:27:04 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" 0 0 "Shell" 0 -1 1540686424127 ""}
{ "Info" "" "" "2018.10.27.21:27:04 Info: nios2_qsys_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2018.10.27.21:27:04 Info: nios2_qsys_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1540686424834 ""}
{ "Info" "" "" "2018.10.27.21:27:04 Info: sgdma_rx: Starting RTL generation for module 'nios_sgdma_rx'" {  } {  } 0 0 "2018.10.27.21:27:04 Info: sgdma_rx: Starting RTL generation for module 'nios_sgdma_rx'" 0 0 "Shell" 0 -1 1540686424896 ""}
{ "Info" "nios_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:04 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_rx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0051_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0051_sgdma_rx_gen/" {  } {  } 0 0 "2018.10.27.21:27:04 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_rx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0051_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0051_sgdma_rx_gen/" 0 0 "Shell" 0 -1 1540686424896 ""}
{ "Info" "" "" "2018.10.27.21:27:06 Info: sgdma_rx: Done RTL generation for module 'nios_sgdma_rx'" {  } {  } 0 0 "2018.10.27.21:27:06 Info: sgdma_rx: Done RTL generation for module 'nios_sgdma_rx'" 0 0 "Shell" 0 -1 1540686426330 ""}
{ "Info" "" "" "2018.10.27.21:27:06 Info: sgdma_rx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_rx\"" {  } {  } 0 0 "2018.10.27.21:27:06 Info: sgdma_rx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_rx\"" 0 0 "Shell" 0 -1 1540686426335 ""}
{ "Info" "" "" "2018.10.27.21:27:06 Info: sgdma_tx: Starting RTL generation for module 'nios_sgdma_tx'" {  } {  } 0 0 "2018.10.27.21:27:06 Info: sgdma_tx: Starting RTL generation for module 'nios_sgdma_tx'" 0 0 "Shell" 0 -1 1540686426454 ""}
{ "Info" "nios_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:06 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_tx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0052_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0052_sgdma_tx_gen/" {  } {  } 0 0 "2018.10.27.21:27:06 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_sgdma_tx --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0052_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0052_sgdma_tx_gen/" 0 0 "Shell" 0 -1 1540686426454 ""}
{ "Info" "" "" "2018.10.27.21:27:07 Info: sgdma_tx: Done RTL generation for module 'nios_sgdma_tx'" {  } {  } 0 0 "2018.10.27.21:27:07 Info: sgdma_tx: Done RTL generation for module 'nios_sgdma_tx'" 0 0 "Shell" 0 -1 1540686427862 ""}
{ "Info" "" "" "2018.10.27.21:27:07 Info: sgdma_tx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_tx\"" {  } {  } 0 0 "2018.10.27.21:27:07 Info: sgdma_tx: \"nios\" instantiated altera_avalon_sgdma \"sgdma_tx\"" 0 0 "Shell" 0 -1 1540686427868 ""}
{ "Info" "" "" "2018.10.27.21:27:08 Info: tse: \"nios\" instantiated altera_eth_tse \"tse\"" {  } {  } 0 0 "2018.10.27.21:27:08 Info: tse: \"nios\" instantiated altera_eth_tse \"tse\"" 0 0 "Shell" 0 -1 1540686428602 ""}
{ "Info" "" "" "2018.10.27.21:27:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686437797 ""}
{ "Info" "" "" "2018.10.27.21:27:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686438234 ""}
{ "Info" "" "" "2018.10.27.21:27:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686438692 ""}
{ "Info" "" "" "2018.10.27.21:27:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686439225 ""}
{ "Info" "" "" "2018.10.27.21:27:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686439660 ""}
{ "Info" "" "" "2018.10.27.21:27:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686440082 ""}
{ "Info" "" "" "2018.10.27.21:27:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686440473 ""}
{ "Info" "" "" "2018.10.27.21:27:20 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:20 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686440863 ""}
{ "Info" "" "" "2018.10.27.21:27:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686441269 ""}
{ "Info" "" "" "2018.10.27.21:27:21 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:21 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686441705 ""}
{ "Info" "" "" "2018.10.27.21:27:22 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:22 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686442116 ""}
{ "Info" "" "" "2018.10.27.21:27:22 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:22 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686442596 ""}
{ "Info" "" "" "2018.10.27.21:27:23 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.27.21:27:23 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540686443173 ""}
{ "Info" "" "" "2018.10.27.21:27:29 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.27.21:27:29 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540686449949 ""}
{ "Info" "" "" "2018.10.27.21:27:29 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.27.21:27:29 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540686449987 ""}
{ "Info" "" "" "2018.10.27.21:27:30 Info: avalon_st_adapter: \"nios\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.27.21:27:30 Info: avalon_st_adapter: \"nios\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540686450796 ""}
{ "Info" "" "" "2018.10.27.21:27:30 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.27.21:27:30 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540686450803 ""}
{ "Info" "" "" "2018.10.27.21:27:30 Info: cpu: Starting RTL generation for module 'nios_nios2_qsys_0_cpu'" {  } {  } 0 0 "2018.10.27.21:27:30 Info: cpu: Starting RTL generation for module 'nios_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1540686450842 ""}
{ "Info" "nios_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.10.27.21:27:30 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_qsys_0_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0055_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0055_cpu_gen/" {  } {  } 0 0 "2018.10.27.21:27:30 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_qsys_0_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0055_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7832_8122396673850046582.dir/0055_cpu_gen/" 0 0 "Shell" 0 -1 1540686450842 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:32 (*) Starting Nios II generation" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:32 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1540686456799 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:32 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:32 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1540686456800 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1540686456800 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1540686456800 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1540686456800 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Plaintext license not found." {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1540686456801 ""}
{ "Info" "e." "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1540686456801 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1540686456801 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:33 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1540686456801 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:35 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:35 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1540686456802 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:35 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:35 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1540686456802 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:36 (*) Done Nios II generation" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: # 2018.10.27 21:27:36 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1540686456802 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: Done RTL generation for module 'nios_nios2_qsys_0_cpu'" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: Done RTL generation for module 'nios_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1540686456802 ""}
{ "Info" "" "" "2018.10.27.21:27:36 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.10.27.21:27:36 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1540686456822 ""}
{ "Info" "" "" "2018.10.27.21:27:38 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2018.10.27.21:27:38 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1540686458760 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1540686459326 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1540686459337 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1540686459349 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1540686459361 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1540686459410 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540686459445 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540686459519 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540686459543 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1540686459589 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1540686459617 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1540686459636 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" 0 0 "Shell" 0 -1 1540686459654 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" 0 0 "Shell" 0 -1 1540686459680 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540686459697 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1540686459731 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1540686459746 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540686459769 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1540686459802 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459816 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" 0 0 "Shell" 0 -1 1540686459834 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459844 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: cmd_mux_012: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_012\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: cmd_mux_012: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_012\"" 0 0 "Shell" 0 -1 1540686459863 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459873 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540686459879 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" 0 0 "Shell" 0 -1 1540686459890 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_demux_012: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_012\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_demux_012: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_012\"" 0 0 "Shell" 0 -1 1540686459899 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540686459921 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459938 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1540686459963 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459975 ""}
{ "Info" "" "" "2018.10.27.21:27:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2018.10.27.21:27:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1540686459991 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.27.21:27:39 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1540686459993 ""}
{ "Info" "" "" "2018.10.27.21:27:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.27.21:27:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540686461002 ""}
{ "Info" "" "" "2018.10.27.21:27:41 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 0 "2018.10.27.21:27:41 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" 0 0 "Shell" 0 -1 1540686461041 ""}
{ "Info" "" "" "2018.10.27.21:27:41 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.27.21:27:41 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540686461055 ""}
{ "Info" "" "" "2018.10.27.21:27:41 Info: nios: Done \"nios\" with 47 modules, 177 files" {  } {  } 0 0 "2018.10.27.21:27:41 Info: nios: Done \"nios\" with 47 modules, 177 files" 0 0 "Shell" 0 -1 1540686461057 ""}
{ "Info" "" "" "2018.10.27.21:27:42 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.27.21:27:42 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540686462498 ""}
{ "Info" "" "" "2018.10.27.21:27:42 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.27.21:27:42 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540686462498 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "my_pll.v my_pll.BAK.v " "Backing up file \"my_pll.v\" to \"my_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540686463091 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL my_pll.v " "Started upgrading IP component ALTPLL with file \"my_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686463092 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "my_ddio_out.v my_ddio_out.BAK.v " "Backing up file \"my_ddio_out.v\" to \"my_ddio_out.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540686468322 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTDDIO_OUT my_ddio_out.v " "Started upgrading IP component ALTDDIO_OUT with file \"my_ddio_out.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686468322 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys nios.qsys " "Completed upgrading IP component Qsys with file \"nios.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686485129 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL my_pll.v " "Completed upgrading IP component ALTPLL with file \"my_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686485129 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTDDIO_OUT my_ddio_out.v " "Completed upgrading IP component ALTDDIO_OUT with file \"my_ddio_out.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540686485129 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1540686486133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 6 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540686486133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 21:28:06 2018 " "Processing ended: Sat Oct 27 21:28:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540686486133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540686486133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:10 " "Total CPU time (on all processors): 00:05:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540686486133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1540686486133 ""}
