Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  2 01:53:01 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                98424        0.015        0.000                      0                98424        3.870        0.000                       0                 46509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_11M0592                              {0.000 45.211}     90.422          11.059          
clk_50M                                  {0.000 10.000}     20.000          50.000          
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_cpu_design_clk_wiz_0_1        {0.000 5.000}      10.000          100.000         
  clkfbout_cpu_design_clk_wiz_0_1        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                       16.336        0.000                      0                   60        0.262        0.000                      0                   60        9.500        0.000                       0                    24  
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_cpu_design_clk_wiz_0_1              0.228        0.000                      0                98172        0.015        0.000                      0                98172        3.870        0.000                       0                 46481  
  clkfbout_cpu_design_clk_wiz_0_1                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_cpu_design_clk_wiz_0_1  clk_out1_cpu_design_clk_wiz_0_1        6.933        0.000                      0                  192        0.499        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.336ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.769ns (24.603%)  route 2.357ns (75.397%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 22.855 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.868     6.423    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.457    22.855    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.291    23.147    
                         clock uncertainty           -0.035    23.111    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.352    22.759    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 16.336    

Slack (MET) :             16.336ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.769ns (24.603%)  route 2.357ns (75.397%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 22.855 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.868     6.423    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.457    22.855    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.291    23.147    
                         clock uncertainty           -0.035    23.111    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.352    22.759    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 16.336    

Slack (MET) :             16.336ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.769ns (24.603%)  route 2.357ns (75.397%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 22.855 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.868     6.423    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.457    22.855    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism              0.291    23.147    
                         clock uncertainty           -0.035    23.111    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.352    22.759    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 16.336    

Slack (MET) :             16.654ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.769ns (25.995%)  route 2.189ns (74.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 22.946 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.700     6.256    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.548    22.946    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
                         clock pessimism              0.351    23.298    
                         clock uncertainty           -0.035    23.262    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.352    22.910    vga800x600at75/hdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.910    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 16.654    

Slack (MET) :             16.654ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.769ns (25.995%)  route 2.189ns (74.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 22.946 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.700     6.256    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.548    22.946    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
                         clock pessimism              0.351    23.298    
                         clock uncertainty           -0.035    23.262    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.352    22.910    vga800x600at75/hdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.910    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 16.654    

Slack (MET) :             16.654ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.769ns (25.995%)  route 2.189ns (74.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 22.946 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.700     6.256    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.548    22.946    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism              0.351    23.298    
                         clock uncertainty           -0.035    23.262    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.352    22.910    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.910    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 16.654    

Slack (MET) :             16.654ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.769ns (25.995%)  route 2.189ns (74.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 22.946 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.517     5.281    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y130         LUT4 (Prop_lut4_I1_O)        0.275     5.556 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.700     6.256    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.548    22.946    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[8]/C
                         clock pessimism              0.351    23.298    
                         clock uncertainty           -0.035    23.262    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.352    22.910    vga800x600at75/hdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.910    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 16.654    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.769ns (26.193%)  route 2.167ns (73.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 23.067 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.706     5.469    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I0_O)        0.275     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.489     6.234    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.668    23.067    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.291    23.358    
                         clock uncertainty           -0.035    23.323    
    SLICE_X0Y127         FDRE (Setup_fdre_C_R)       -0.352    22.971    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                 16.737    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.769ns (26.193%)  route 2.167ns (73.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 23.067 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.706     5.469    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I0_O)        0.275     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.489     6.234    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.668    23.067    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.291    23.358    
                         clock uncertainty           -0.035    23.323    
    SLICE_X0Y127         FDRE (Setup_fdre_C_R)       -0.352    22.971    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                 16.737    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.769ns (26.193%)  route 2.167ns (73.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 23.067 - 20.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.833     3.298    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379     3.677 f  vga800x600at75/hdata_reg[6]/Q
                         net (fo=6, routed)           0.972     4.649    vga800x600at75/hdata[6]
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.115     4.764 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.706     5.469    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I0_O)        0.275     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.489     6.234    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.668    23.067    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.291    23.358    
                         clock uncertainty           -0.035    23.323    
    SLICE_X0Y127         FDRE (Setup_fdre_C_R)       -0.352    22.971    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                 16.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.894     1.195    vga800x600at75/clk_50M
    SLICE_X1Y129         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.336 f  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.167     1.503    vga800x600at75/hdata[0]
    SLICE_X1Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.548 r  vga800x600at75/hdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.548    vga800x600at75/hdata[0]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  vga800x600at75/hdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.055     1.544    vga800x600at75/clk_50M
    SLICE_X1Y129         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism             -0.349     1.195    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.091     1.286    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.865     1.166    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.307 r  vga800x600at75/hdata_reg[11]/Q
                         net (fo=7, routed)           0.129     1.436    vga800x600at75/hdata[11]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.547 r  vga800x600at75/hdata_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.547    vga800x600at75/data0[11]
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.014     1.504    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism             -0.337     1.166    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     1.271    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.918     1.219    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.360 r  vga800x600at75/hdata_reg[7]/Q
                         net (fo=6, routed)           0.129     1.489    vga800x600at75/hdata[7]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.600 r  vga800x600at75/hdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.600    vga800x600at75/data0[7]
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.077     1.566    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism             -0.347     1.219    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     1.324    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.355ns (70.195%)  route 0.151ns (29.805%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.943     1.244    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  vga800x600at75/vdata_reg[7]/Q
                         net (fo=4, routed)           0.151     1.536    vga800x600at75/vdata_reg_n_0_[7]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.696 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.696    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.750 r  vga800x600at75/vdata_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.750    vga800x600at75/vdata_reg[11]_i_3_n_7
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.161     1.651    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.302     1.348    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.453    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.573%)  route 0.151ns (37.427%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.943     1.244    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  vga800x600at75/vdata_reg[7]/Q
                         net (fo=4, routed)           0.151     1.536    vga800x600at75/vdata_reg_n_0_[7]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.647 r  vga800x600at75/vdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.647    vga800x600at75/vdata_reg[8]_i_1_n_5
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.114     1.604    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism             -0.359     1.244    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105     1.349    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.366ns (70.830%)  route 0.151ns (29.170%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.943     1.244    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  vga800x600at75/vdata_reg[7]/Q
                         net (fo=4, routed)           0.151     1.536    vga800x600at75/vdata_reg_n_0_[7]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.696 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.696    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.761 r  vga800x600at75/vdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.761    vga800x600at75/vdata_reg[11]_i_3_n_5
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.161     1.651    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism             -0.302     1.348    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.453    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.786%)  route 0.129ns (31.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.918     1.219    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.360 r  vga800x600at75/hdata_reg[7]/Q
                         net (fo=6, routed)           0.129     1.489    vga800x600at75/hdata[7]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.633 r  vga800x600at75/hdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.633    vga800x600at75/data0[8]
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.077     1.566    vga800x600at75/clk_50M
    SLICE_X0Y130         FDRE                                         r  vga800x600at75/hdata_reg[8]/C
                         clock pessimism             -0.347     1.219    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     1.324    vga800x600at75/hdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.285ns (65.407%)  route 0.151ns (34.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.943     1.244    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  vga800x600at75/vdata_reg[7]/Q
                         net (fo=4, routed)           0.151     1.536    vga800x600at75/vdata_reg_n_0_[7]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.680 r  vga800x600at75/vdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.680    vga800x600at75/vdata_reg[8]_i_1_n_4
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.114     1.604    vga800x600at75/clk_50M
    SLICE_X0Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism             -0.359     1.244    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105     1.349    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.497%)  route 0.186ns (42.503%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.992     1.293    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  vga800x600at75/vdata_reg[10]/Q
                         net (fo=3, routed)           0.186     1.620    vga800x600at75/vdata_reg_n_0_[10]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.730 r  vga800x600at75/vdata_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.730    vga800x600at75/vdata_reg[11]_i_3_n_6
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.161     1.651    vga800x600at75/clk_50M
    SLICE_X0Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism             -0.357     1.293    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.398    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.255%)  route 0.187ns (42.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.865     1.166    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.307 r  vga800x600at75/hdata_reg[10]/Q
                         net (fo=7, routed)           0.187     1.495    vga800x600at75/hdata[10]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.605 r  vga800x600at75/hdata_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.605    vga800x600at75/data0[10]
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.014     1.504    vga800x600at75/clk_50M
    SLICE_X0Y131         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism             -0.337     1.166    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     1.271    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y129  vga800x600at75/hdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y131  vga800x600at75/hdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y131  vga800x600at75/hdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y129  vga800x600at75/hdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y129  vga800x600at75/hdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y129  vga800x600at75/hdata_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y129  vga800x600at75/hdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y130  vga800x600at75/hdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y130  vga800x600at75/hdata_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y130  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y125  vga800x600at75/vdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y127  vga800x600at75/vdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y127  vga800x600at75/vdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y125  vga800x600at75/vdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y125  vga800x600at75/vdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y125  vga800x600at75/vdata_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y129  vga800x600at75/hdata_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y129  vga800x600at75/hdata_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y129  vga800x600at75/hdata_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y129  vga800x600at75/hdata_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130  vga800x600at75/hdata_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129  vga800x600at75/hdata_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.258ns (23.839%)  route 7.214ns (76.161%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.517     6.501    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[0]_0
    SLICE_X42Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.606 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs[63]_i_1__3/O
                         net (fo=64, routed)          0.846     7.452    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs[63]_i_1__3_n_0
    SLICE_X40Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.251     7.600    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/clk
    SLICE_X40Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[20]/C
                         clock pessimism              0.337     7.936    
                         clock uncertainty           -0.088     7.848    
    SLICE_X40Y110        FDRE (Setup_fdre_C_CE)      -0.168     7.680    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[20]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.258ns (23.839%)  route 7.214ns (76.161%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.517     6.501    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[0]_0
    SLICE_X42Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.606 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs[63]_i_1__3/O
                         net (fo=64, routed)          0.846     7.452    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs[63]_i_1__3_n_0
    SLICE_X40Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.251     7.600    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/clk
    SLICE_X40Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[24]/C
                         clock pessimism              0.337     7.936    
                         clock uncertainty           -0.088     7.848    
    SLICE_X40Y110        FDRE (Setup_fdre_C_CE)      -0.168     7.680    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs_reg[24]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.258ns (23.923%)  route 7.181ns (76.077%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 7.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.525     6.510    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs_reg[0]_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.615 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0/O
                         net (fo=64, routed)          0.804     7.419    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0_n_0
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.248     7.597    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/clk
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[10]/C
                         clock pessimism              0.337     7.933    
                         clock uncertainty           -0.088     7.845    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.168     7.677    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[10]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.258ns (23.923%)  route 7.181ns (76.077%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 7.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.525     6.510    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs_reg[0]_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.615 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0/O
                         net (fo=64, routed)          0.804     7.419    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0_n_0
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.248     7.597    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/clk
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[11]/C
                         clock pessimism              0.337     7.933    
                         clock uncertainty           -0.088     7.845    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.168     7.677    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[11]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.258ns (23.923%)  route 7.181ns (76.077%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 7.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.525     6.510    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs_reg[0]_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.615 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0/O
                         net (fo=64, routed)          0.804     7.419    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0_n_0
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.248     7.597    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/clk
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[24]/C
                         clock pessimism              0.337     7.933    
                         clock uncertainty           -0.088     7.845    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.168     7.677    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[24]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.258ns (23.923%)  route 7.181ns (76.077%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 7.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.525     6.510    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs_reg[0]_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.615 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0/O
                         net (fo=64, routed)          0.804     7.419    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0_n_0
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.248     7.597    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/clk
    SLICE_X45Y113        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[50]/C
                         clock pessimism              0.337     7.933    
                         clock uncertainty           -0.088     7.845    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.168     7.677    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs_reg[50]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din_reg[260]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.006ns (20.820%)  route 7.629ns (79.180%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 7.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        1.818     2.749    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[0]
    SLICE_X74Y165        LUT6 (Prop_lut6_I4_O)        0.105     2.854 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.854    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_23_n_0
    SLICE_X74Y165        MUXF7 (Prop_muxf7_I0_O)      0.173     3.027 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.027    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_10_n_0
    SLICE_X74Y165        MUXF8 (Prop_muxf8_I1_O)      0.074     3.101 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.889     3.989    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0_i_3_n_0
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.259     4.248 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[24]_INST_0/O
                         net (fo=1, routed)           1.434     5.683    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[24]
    SLICE_X38Y129        LUT4 (Prop_lut4_I3_O)        0.105     5.788 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[24]_INST_0/O
                         net (fo=1, routed)           0.770     6.558    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[24]
    SLICE_X38Y120        LUT4 (Prop_lut4_I0_O)        0.105     6.663 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[24]_INST_0/O
                         net (fo=10, routed)          0.848     7.510    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/svalue[24]
    SLICE_X44Y110        LUT3 (Prop_lut3_I0_O)        0.105     7.615 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[260]_INST_0/O
                         net (fo=1, routed)           0.000     7.615    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[132]
    SLICE_X44Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.250     7.599    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X44Y110        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din_reg[260]/C
                         clock pessimism              0.337     7.935    
                         clock uncertainty           -0.088     7.847    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)        0.033     7.880    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din_reg[260]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.258ns (23.951%)  route 7.170ns (76.049%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.390     6.375    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qs_reg[0]_0
    SLICE_X39Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.480 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.928     7.408    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2_n_0
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[10]/C
                         clock pessimism              0.337     7.937    
                         clock uncertainty           -0.088     7.849    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.168     7.681    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[10]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.258ns (23.951%)  route 7.170ns (76.049%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.390     6.375    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qs_reg[0]_0
    SLICE_X39Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.480 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.928     7.408    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2_n_0
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[19]/C
                         clock pessimism              0.337     7.937    
                         clock uncertainty           -0.088     7.849    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.168     7.681    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[19]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.258ns (23.951%)  route 7.170ns (76.049%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.360    -2.020    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X42Y140        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.433    -1.587 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.089    -0.497    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X42Y139        LUT6 (Prop_lut6_I4_O)        0.105    -0.392 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.392    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_3_n_0
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I0_O)      0.201    -0.191 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.191    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0_i_1_n_0
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I0_O)      0.082    -0.109 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[134]_INST_0/O
                         net (fo=20, routed)          0.781     0.671    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[134]
    SLICE_X40Y148        LUT2 (Prop_lut2_I0_O)        0.259     0.930 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[0]_INST_0/O
                         net (fo=1072, routed)        0.912     1.843    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[0]
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.105     1.948 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     1.948    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_84_n_0
    SLICE_X39Y143        MUXF7 (Prop_muxf7_I0_O)      0.199     2.147 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     2.147    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_38_n_0
    SLICE_X39Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.232 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15/O
                         net (fo=1, routed)           0.474     2.706    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_15_n_0
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.264     2.970 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_3/O
                         net (fo=65, routed)          0.862     3.832    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed
    SLICE_X40Y143        LUT5 (Prop_lut5_I3_O)        0.105     3.937 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[2]_INST_0/O
                         net (fo=1, routed)           0.824     4.761    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     4.866 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[2]_INST_0/O
                         net (fo=16, routed)          0.518     5.385    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[2]
    SLICE_X41Y126        LUT6 (Prop_lut6_I5_O)        0.105     5.490 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.390     5.880    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_0_sn_1
    SLICE_X41Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.985 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.390     6.375    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qs_reg[0]_0
    SLICE_X39Y122        LUT4 (Prop_lut4_I3_O)        0.105     6.480 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.928     7.408    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2_n_0
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X36Y112        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[25]/C
                         clock pessimism              0.337     7.937    
                         clock uncertainty           -0.088     7.849    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.168     7.681    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[25]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.332%)  route 0.199ns (51.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.563    -0.849    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X68Y100        FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.199    -0.509    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X69Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.464 r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[14]
    SLICE_X69Y99         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.841    -1.268    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X69Y99         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.697    -0.571    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.092    -0.479    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.625    -0.787    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X69Y29         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.646 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.546    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/first_q
    SLICE_X70Y28         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.898    -1.211    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X70Y28         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism              0.438    -0.774    
    SLICE_X70Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.591    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.274ns (64.083%)  route 0.154ns (35.917%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.567    -0.845    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X60Y99         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/Q
                         net (fo=2, routed)           0.154    -0.528    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_ruser[2][44]
    SLICE_X61Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.483 r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[50].mux_s2_inst_i_2__1/O
                         net (fo=1, routed)           0.000    -0.483    cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[48]
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.418 r  cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[50].mux_s2_inst/O
                         net (fo=1, routed)           0.000    -0.418    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_data[44]
    SLICE_X61Y101        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.832    -1.277    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X61Y101        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[44]/C
                         clock pessimism              0.697    -0.580    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.105    -0.475    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[44]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.441%)  route 0.197ns (60.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.630    -0.782    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/s00_axi_aclk
    SLICE_X51Y7          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.654 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[5]/Q
                         net (fo=1, routed)           0.197    -0.457    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff__2[5]
    SLICE_X54Y5          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.904    -1.205    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/s00_axi_aclk
    SLICE_X54Y5          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[5]/C
                         clock pessimism              0.689    -0.517    
    SLICE_X54Y5          FDRE (Hold_fdre_C_D)         0.000    -0.517    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.941%)  route 0.209ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.564    -0.848    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X53Y56         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.720 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.209    -0.511    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[13]_0[6]
    SLICE_X50Y56         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.835    -1.274    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X50Y56         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.692    -0.582    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.011    -0.571    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.994%)  route 0.171ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.642    -0.770    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X8Y49          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.606 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/Q
                         net (fo=1, routed)           0.171    -0.435    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/wr[15]
    SLICE_X9Y50          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.847    -1.262    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/s00_axi_aclk
    SLICE_X9Y50          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/buff_reg[15]/C
                         clock pessimism              0.692    -0.570    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070    -0.500    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/buff_reg[15]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.569    -0.843    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X43Y52         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.647    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/first_q
    SLICE_X42Y52         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.839    -1.270    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X42Y52         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
                         clock pessimism              0.440    -0.830    
    SLICE_X42Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.713    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.619    -0.793    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X51Y23         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.596    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/first_q
    SLICE_X50Y23         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.890    -1.219    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X50Y23         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
                         clock pessimism              0.440    -0.780    
    SLICE_X50Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.663    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.626    -0.786    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X67Y30         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.645 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.589    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/first_q
    SLICE_X66Y30         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.900    -1.209    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X66Y30         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism              0.437    -0.773    
    SLICE_X66Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.656    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.628    -0.784    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X71Y17         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.643 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.587    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/first_q
    SLICE_X70Y17         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.902    -1.207    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/aclk
    SLICE_X70Y17         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
                         clock pessimism              0.437    -0.771    
    SLICE_X70Y17         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.654    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y18     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y18     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y9       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X0Y27      cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X0Y21      cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y4       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X0Y6       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y5       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y80     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y81     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y81     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y77     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y81     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y81     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_design_clk_wiz_0_1
  To Clock:  clkfbout_cpu_design_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   cpu/cpu_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.630ns (24.235%)  route 1.970ns (75.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.016     0.586    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y77         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.630ns (24.235%)  route 1.970ns (75.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.016     0.586    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y77         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.630ns (24.235%)  route 1.970ns (75.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.016     0.586    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y77         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.630ns (24.235%)  route 1.970ns (75.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.016     0.586    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y77         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.630ns (24.235%)  route 1.970ns (75.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.016     0.586    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y77         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y77         FDPE (Recov_fdpe_C_PRE)     -0.292     7.558    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.630ns (25.294%)  route 1.861ns (74.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     0.477    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y78         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y78         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y78         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.630ns (25.294%)  route 1.861ns (74.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     0.477    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y78         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y78         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y78         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.630ns (25.294%)  route 1.861ns (74.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     0.477    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y78         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y78         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y78         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.630ns (25.294%)  route 1.861ns (74.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     0.477    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y78         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y78         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y78         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.630ns (25.294%)  route 1.861ns (74.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 7.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.367    -2.013    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDPE (Prop_fdpe_C_Q)         0.398    -1.615 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.953    -0.662    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.232    -0.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     0.477    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y78         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       1.252     7.601    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y78         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.338     7.939    
                         clock uncertainty           -0.088     7.850    
    SLICE_X51Y78         FDCE (Recov_fdce_C_CLR)     -0.331     7.519    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.138%)  route 0.255ns (57.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183    -0.413    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X49Y79         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y79         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.463    -0.820    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.912    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.138%)  route 0.255ns (57.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183    -0.413    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X49Y79         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y79         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.463    -0.820    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.912    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.138%)  route 0.255ns (57.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183    -0.413    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X49Y79         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y79         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.463    -0.820    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.912    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.138%)  route 0.255ns (57.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183    -0.413    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X49Y79         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y79         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.463    -0.820    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.912    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.138%)  route 0.255ns (57.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.183    -0.413    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X49Y79         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y79         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.463    -0.820    
    SLICE_X49Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.915    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.472%)  route 0.310ns (62.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.558    -0.854    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y78         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.641    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.596 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.238    -0.358    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X47Y79         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X47Y79         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.463    -0.820    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.912    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.419%)  route 0.308ns (59.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.569    -0.843    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.679 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.565    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.520 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194    -0.326    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y81         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.837    -1.272    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y81         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X12Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.897    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.419%)  route 0.308ns (59.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.569    -0.843    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.679 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.565    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.520 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194    -0.326    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y81         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.837    -1.272    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y81         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X12Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.897    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.419%)  route 0.308ns (59.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.569    -0.843    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.679 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.565    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.520 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194    -0.326    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y81         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.837    -1.272    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y81         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X12Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.897    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.419%)  route 0.308ns (59.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.569    -0.843    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.679 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.565    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.520 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194    -0.326    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y81         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46479, routed)       0.837    -1.272    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X12Y81         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.901    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.575    





