[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 90
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachSquare/dut.sv
n<> u<89> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<89> s<88> l<1:1>
  n<> u<88> t<Source_text> p<89> c<87> l<1:1> el<11:10>
    n<> u<87> t<Description> p<88> c<86> l<1:1> el<11:10>
      n<> u<86> t<Module_declaration> p<87> c<5> l<1:1> el<11:10>
        n<> u<5> t<Module_ansi_header> p<86> c<2> s<29> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<29> t<Non_port_module_item> p<86> c<28> s<84> l<3:5> el<3:23>
          n<> u<28> t<Module_or_generate_item> p<29> c<27> l<3:5> el<3:23>
            n<> u<27> t<Module_common_item> p<28> c<26> l<3:5> el<3:23>
              n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<3:5> el<3:23>
                n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:5> el<3:23>
                  n<> u<24> t<Data_declaration> p<25> c<23> l<3:5> el<3:23>
                    n<> u<23> t<Variable_declaration> p<24> c<7> l<3:5> el<3:23>
                      n<> u<7> t<Data_type> p<23> c<6> s<22> l<3:5> el<3:8>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<3:5> el<3:8>
                      n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:9> el<3:22>
                        n<> u<21> t<Variable_decl_assignment> p<22> c<8> l<3:9> el<3:22>
                          n<array> u<8> t<STRING_CONST> p<21> s<14> l<3:9> el<3:14>
                          n<> u<14> t<Variable_dimension> p<21> c<13> s<20> l<3:14> el<3:18>
                            n<> u<13> t<Unpacked_dimension> p<14> c<12> l<3:14> el<3:18>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<3:15> el<3:17>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<3:15> el<3:17>
                                  n<> u<10> t<Primary_literal> p<11> c<9> l<3:15> el<3:17>
                                    n<16> u<9> t<INT_CONST> p<10> l<3:15> el<3:17>
                          n<> u<20> t<Variable_dimension> p<21> c<19> l<3:18> el<3:22>
                            n<> u<19> t<Unpacked_dimension> p<20> c<18> l<3:18> el<3:22>
                              n<> u<18> t<Constant_expression> p<19> c<17> l<3:19> el<3:21>
                                n<> u<17> t<Constant_primary> p<18> c<16> l<3:19> el<3:21>
                                  n<> u<16> t<Primary_literal> p<17> c<15> l<3:19> el<3:21>
                                    n<16> u<15> t<INT_CONST> p<16> l<3:19> el<3:21>
        n<> u<84> t<Non_port_module_item> p<86> c<83> s<85> l<5:5> el<9:8>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<5:5> el<9:8>
            n<> u<82> t<Module_common_item> p<83> c<81> l<5:5> el<9:8>
              n<> u<81> t<Initial_construct> p<82> c<80> l<5:5> el<9:8>
                n<> u<80> t<Statement_or_null> p<81> c<79> l<5:13> el<9:8>
                  n<> u<79> t<Statement> p<80> c<78> l<5:13> el<9:8>
                    n<> u<78> t<Statement_item> p<79> c<77> l<5:13> el<9:8>
                      n<> u<77> t<Seq_block> p<78> c<75> l<5:13> el<9:8>
                        n<> u<75> t<Statement_or_null> p<77> c<74> s<76> l<6:9> el<8:37>
                          n<> u<74> t<Statement> p<75> c<73> l<6:9> el<8:37>
                            n<> u<73> t<Statement_item> p<74> c<72> l<6:9> el<8:37>
                              n<> u<72> t<Loop_statement> p<73> c<71> l<6:9> el<8:37>
                                n<> u<71> t<FOREACH> p<72> s<31> l<6:9> el<6:16>
                                n<> u<31> t<Ps_or_hierarchical_array_identifier> p<72> c<30> s<33> l<6:17> el<6:22>
                                  n<array> u<30> t<STRING_CONST> p<31> l<6:17> el<6:22>
                                n<> u<33> t<Loop_variables> p<72> c<32> s<70> l<6:23> el<6:24>
                                  n<i> u<32> t<STRING_CONST> p<33> l<6:23> el<6:24>
                                n<> u<70> t<Statement> p<72> c<69> l<7:13> el<8:37>
                                  n<> u<69> t<Statement_item> p<70> c<68> l<7:13> el<8:37>
                                    n<> u<68> t<Loop_statement> p<69> c<67> l<7:13> el<8:37>
                                      n<> u<67> t<FOREACH> p<68> s<35> l<7:13> el<7:20>
                                      n<> u<35> t<Ps_or_hierarchical_array_identifier> p<68> c<34> s<37> l<7:21> el<7:26>
                                        n<array> u<34> t<STRING_CONST> p<35> l<7:21> el<7:26>
                                      n<> u<37> t<Loop_variables> p<68> c<36> s<38> l<7:27> el<7:28>
                                        n<i> u<36> t<STRING_CONST> p<37> l<7:27> el<7:28>
                                      n<j> u<38> t<STRING_CONST> p<68> s<66> l<7:30> el<7:31>
                                      n<> u<66> t<Statement> p<68> c<65> l<8:17> el<8:37>
                                        n<> u<65> t<Statement_item> p<66> c<64> l<8:17> el<8:37>
                                          n<> u<64> t<Blocking_assignment> p<65> c<63> l<8:17> el<8:36>
                                            n<> u<63> t<Operator_assignment> p<64> c<51> l<8:17> el<8:36>
                                              n<> u<51> t<Variable_lvalue> p<63> c<40> s<52> l<8:17> el<8:28>
                                                n<> u<40> t<Ps_or_hierarchical_identifier> p<51> c<39> s<50> l<8:17> el<8:22>
                                                  n<array> u<39> t<STRING_CONST> p<40> l<8:17> el<8:22>
                                                n<> u<50> t<Select> p<51> c<49> l<8:22> el<8:28>
                                                  n<> u<49> t<Bit_select> p<50> c<44> l<8:22> el<8:28>
                                                    n<> u<44> t<Expression> p<49> c<43> s<48> l<8:23> el<8:24>
                                                      n<> u<43> t<Primary> p<44> c<42> l<8:23> el<8:24>
                                                        n<> u<42> t<Primary_literal> p<43> c<41> l<8:23> el<8:24>
                                                          n<i> u<41> t<STRING_CONST> p<42> l<8:23> el<8:24>
                                                    n<> u<48> t<Expression> p<49> c<47> l<8:26> el<8:27>
                                                      n<> u<47> t<Primary> p<48> c<46> l<8:26> el<8:27>
                                                        n<> u<46> t<Primary_literal> p<47> c<45> l<8:26> el<8:27>
                                                          n<j> u<45> t<STRING_CONST> p<46> l<8:26> el<8:27>
                                              n<> u<52> t<AssignOp_Assign> p<63> s<62> l<8:29> el<8:30>
                                              n<> u<62> t<Expression> p<63> c<56> l<8:31> el<8:36>
                                                n<> u<56> t<Expression> p<62> c<55> s<61> l<8:31> el<8:32>
                                                  n<> u<55> t<Primary> p<56> c<54> l<8:31> el<8:32>
                                                    n<> u<54> t<Primary_literal> p<55> c<53> l<8:31> el<8:32>
                                                      n<i> u<53> t<STRING_CONST> p<54> l<8:31> el<8:32>
                                                n<> u<61> t<BinOp_Mult> p<62> s<60> l<8:33> el<8:34>
                                                n<> u<60> t<Expression> p<62> c<59> l<8:35> el<8:36>
                                                  n<> u<59> t<Primary> p<60> c<58> l<8:35> el<8:36>
                                                    n<> u<58> t<Primary_literal> p<59> c<57> l<8:35> el<8:36>
                                                      n<j> u<57> t<STRING_CONST> p<58> l<8:35> el<8:36>
                        n<> u<76> t<END> p<77> l<9:5> el<9:8>
        n<> u<85> t<ENDMODULE> p<86> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachSquare/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ForeachSquare/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  1
Constant                                               2
Design                                                 1
ForeachStmt                                            2
Identifier                                             1
Initial                                                1
IntTypespec                                            1
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              3
Range                                                  2
RefObj                                                 6
RefTypespec                                            5
SourceFile                                             1
UnsupportedTypespec                                    3
VarSelect                                              1
Variable                                               3
------------------------------------------------------------
Total:                                                38
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiName:work@dut
  |vpiTypespec:
  \_IntTypespec: , line:3:5, endln:3:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiSigned:1
  |vpiTypespec:
  \_ArrayTypespec: , line:3:14, endln:3:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:14, endln:3:18
      |vpiParent:
      \_ArrayTypespec: , line:3:14, endln:3:22
      |vpiRightRange:
      \_Operation: , line:3:15, endln:3:17
        |vpiParent:
        \_Range: , line:3:14, endln:3:18
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:15, endln:3:17
          |vpiParent:
          \_Operation: , line:3:15, endln:3:17
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:3:18, endln:3:22
      |vpiParent:
      \_ArrayTypespec: , line:3:14, endln:3:22
      |vpiRightRange:
      \_Operation: , line:3:19, endln:3:21
        |vpiParent:
        \_Range: , line:3:18, endln:3:22
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:19, endln:3:21
          |vpiParent:
          \_Operation: , line:3:19, endln:3:21
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:3:5, endln:3:8
      |vpiParent:
      \_ArrayTypespec: , line:3:14, endln:3:22
      |vpiFullName:work@dut
      |vpiActual:
      \_IntTypespec: , line:3:5, endln:3:8
  |vpiImportTypespec:
  \_IntTypespec: , line:3:5, endln:3:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:3:14, endln:3:22
  |vpiImportTypespec:
  \_Net: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.array), line:3:5, endln:3:8
      |vpiParent:
      \_Net: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_ArrayTypespec: , line:3:14, endln:3:22
    |vpiName:array
    |vpiFullName:work@dut.array
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.array), line:3:9, endln:3:14
  |vpiProcess:
  \_Initial: , line:5:5, endln:9:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_Begin: (work@dut), line:5:13, endln:9:8
      |vpiParent:
      \_Initial: , line:5:5, endln:9:8
      |vpiFullName:work@dut
      |vpiInternalScope:
      \_ForeachStmt: (work@dut), line:6:9, endln:8:36
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:9:8
        |vpiFullName:work@dut
        |vpiInternalScope:
        \_ForeachStmt: (work@dut), line:7:13, endln:8:36
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:8:36
          |vpiFullName:work@dut
          |vpiImportTypespec:
          \_Variable: (work@dut.i), line:7:27, endln:7:28
            |vpiParent:
            \_ForeachStmt: (work@dut), line:7:13, endln:8:36
            |vpiTypespec:
            \_RefTypespec: (work@dut.i)
              |vpiParent:
              \_Variable: (work@dut.i), line:7:27, endln:7:28
              |vpiFullName:work@dut.i
              |vpiActual:
              \_UnsupportedTypespec: 
            |vpiName:i
            |vpiFullName:work@dut.i
          |vpiImportTypespec:
          \_Variable: (work@dut.j), line:7:30, endln:7:31
            |vpiParent:
            \_ForeachStmt: (work@dut), line:7:13, endln:8:36
            |vpiTypespec:
            \_RefTypespec: (work@dut.j)
              |vpiParent:
              \_Variable: (work@dut.j), line:7:30, endln:7:31
              |vpiFullName:work@dut.j
              |vpiActual:
              \_UnsupportedTypespec: 
            |vpiName:j
            |vpiFullName:work@dut.j
          |vpiVariable:
          \_RefObj: (work@dut.array), line:7:21, endln:7:26
            |vpiParent:
            \_ForeachStmt: (work@dut), line:7:13, endln:8:36
            |vpiName:array
            |vpiFullName:work@dut.array
            |vpiActual:
            \_Net: (work@dut.array), line:3:9, endln:3:14
          |vpiLoopVars:
          \_Variable: (work@dut.i), line:7:27, endln:7:28
          |vpiLoopVars:
          \_Variable: (work@dut.j), line:7:30, endln:7:31
          |vpiStmt:
          \_Assignment: , line:8:17, endln:8:36
            |vpiParent:
            \_ForeachStmt: (work@dut), line:7:13, endln:8:36
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:8:31, endln:8:36
              |vpiParent:
              \_Assignment: , line:8:17, endln:8:36
              |vpiOpType:25
              |vpiOperand:
              \_RefObj: (work@dut.i), line:8:31, endln:8:32
                |vpiParent:
                \_Operation: , line:8:31, endln:8:36
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiActual:
                \_Variable: (work@dut.i), line:7:27, endln:7:28
              |vpiOperand:
              \_RefObj: (work@dut.j), line:8:35, endln:8:36
                |vpiParent:
                \_Operation: , line:8:31, endln:8:36
                |vpiName:j
                |vpiFullName:work@dut.j
                |vpiActual:
                \_Variable: (work@dut.j), line:7:30, endln:7:31
            |vpiLhs:
            \_VarSelect: (work@dut.array), line:8:17, endln:8:28
              |vpiParent:
              \_Assignment: , line:8:17, endln:8:36
              |vpiName:array
              |vpiFullName:work@dut.array
              |vpiActual:
              \_Net: (work@dut.array), line:3:9, endln:3:14
              |vpiIndex:
              \_RefObj: (work@dut.array.i), line:8:23, endln:8:24
                |vpiParent:
                \_VarSelect: (work@dut.array), line:8:17, endln:8:28
                |vpiName:i
                |vpiFullName:work@dut.array.i
                |vpiActual:
                \_Variable: (work@dut.i), line:7:27, endln:7:28
              |vpiIndex:
              \_RefObj: (work@dut.array.j), line:8:26, endln:8:27
                |vpiParent:
                \_VarSelect: (work@dut.array), line:8:17, endln:8:28
                |vpiName:j
                |vpiFullName:work@dut.array.j
                |vpiActual:
                \_Variable: (work@dut.j), line:7:30, endln:7:31
        |vpiImportTypespec:
        \_Variable: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:8:36
          |vpiTypespec:
          \_RefTypespec: (work@dut.i)
            |vpiParent:
            \_Variable: (work@dut.i), line:6:23, endln:6:24
            |vpiFullName:work@dut.i
            |vpiActual:
            \_UnsupportedTypespec: 
          |vpiName:i
          |vpiFullName:work@dut.i
        |vpiVariable:
        \_RefObj: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:8:36
          |vpiName:array
          |vpiFullName:work@dut.array
          |vpiActual:
          \_Net: (work@dut.array), line:3:9, endln:3:14
        |vpiLoopVars:
        \_Variable: (work@dut.i), line:6:23, endln:6:24
        |vpiStmt:
        \_ForeachStmt: (work@dut), line:7:13, endln:8:36
      |vpiTypespec:
      \_UnsupportedTypespec: 
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:9:8
      |vpiTypespec:
      \_UnsupportedTypespec: 
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:9:8
      |vpiTypespec:
      \_UnsupportedTypespec: 
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:9:8
      |vpiImportTypespec:
      \_UnsupportedTypespec: 
      |vpiImportTypespec:
      \_UnsupportedTypespec: 
      |vpiImportTypespec:
      \_UnsupportedTypespec: 
      |vpiStmt:
      \_ForeachStmt: (work@dut), line:6:9, endln:8:36
|vpiTypespec:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
