
---------- Begin Simulation Statistics ----------
final_tick                                38676500586                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103793                       # Simulator instruction rate (inst/s)
host_mem_usage                                4384388                       # Number of bytes of host memory used
host_op_rate                                   197113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.94                       # Real time elapsed on the host
host_tick_rate                              502666242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7986133                       # Number of instructions simulated
sim_ops                                      15166421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038677                       # Number of seconds simulated
sim_ticks                                 38676500586                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                   64                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                45                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               102                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              64                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               64                       # Number of indirect misses.
system.cpu.branchPred.lookups                     102                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7986133                       # Number of instructions committed
system.cpu.committedOps                      15166421                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.260805                       # CPI: cycles per instruction
system.cpu.discardedOps                       6362493                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                     1561009                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           521                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1701839                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          6122                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27894901                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.137726                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5109349                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           165                       # TLB misses on write requests
system.cpu.numCycles                         57985758                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                8285      0.05%      0.05% # Class of committed instruction
system.cpu.op_class_0::IntAlu                13147329     86.69%     86.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                  67924      0.45%     87.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    2091      0.01%     87.20% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   275      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    32      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     87.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1766      0.01%     87.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     87.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   2404      0.02%     87.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     87.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                   3010      0.02%     87.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  1837      0.01%     87.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     87.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     87.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                 1356      0.01%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     87.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                 225596      1.49%     88.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1655126     10.91%     99.67% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              3449      0.02%     99.70% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45935      0.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 15166421                       # Class of committed instruction
system.cpu.process.numSyscalls                     46                       # Number of system calls
system.cpu.tickCycles                        30090857                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       400078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         801177                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              924                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       386350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        781057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374524                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11825                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381913                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12795                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1175765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1175765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1175765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     49230848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     49230848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49230848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            394708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  394708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              394708                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1520195051                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1538397722                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               14232                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        762202                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24391                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             386868                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            386868                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          14233                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4742                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1197535                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1202277                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       112064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     50369728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 50481792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            386517                       # Total snoops (count)
system.l2bus.snoopTraffic                    23969536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             787618                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001180                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.034324                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   786689     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                      929      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               787618                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           799097349                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           1051547511                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3503751                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5107597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5107597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5107597                       # number of overall hits
system.cpu.icache.overall_hits::total         5107597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1752                       # number of overall misses
system.cpu.icache.overall_misses::total          1752                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    145702815                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145702815                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145702815                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145702815                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5109349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5109349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5109349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5109349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000343                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000343                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83163.707192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83163.707192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83163.707192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83163.707192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1752                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144534898                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144534898                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144534898                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144534898                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82497.087900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82497.087900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82497.087900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82497.087900                       # average overall mshr miss latency
system.cpu.icache.replacements                   1239                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5107597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5107597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1752                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145702815                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145702815                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5109349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5109349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83163.707192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83163.707192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144534898                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144534898                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82497.087900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82497.087900                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.420501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5109348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2917.960023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.420501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40876543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40876543                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1618022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1618022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1618022                       # number of overall hits
system.cpu.dcache.overall_hits::total         1618022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       782834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         782834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       782834                       # number of overall misses
system.cpu.dcache.overall_misses::total        782834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  66945526035                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66945526035                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  66945526035                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66945526035                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2400856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2400856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2400856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2400856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.326065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.326065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.326065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.326065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85516.886128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85516.886128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85516.886128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85516.886128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       387678                       # number of writebacks
system.cpu.dcache.writebacks::total            387678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       383485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       383485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       383485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       383485                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       399349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       399349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       399349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       399349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33904154272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33904154272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33904154272                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33904154272                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.166336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.166336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.166336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.166336                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84898.558083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84898.558083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84898.558083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84898.558083                       # average overall mshr miss latency
system.cpu.dcache.replacements                 398837                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       685576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          685576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1096341230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1096341230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       699793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       699793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77114.808328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77114.808328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    972522018                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    972522018                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77920.200144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77920.200144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       932446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         932446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       768617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       768617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  65849184805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  65849184805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1701063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1701063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.451845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.451845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85672.298173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85672.298173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       381749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       381749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       386868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       386868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32931632254                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32931632254                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85123.691424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85123.691424                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.223026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2017371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            399349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.051649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.223026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19606197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19606197                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            6376                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6392                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           6376                       # number of overall hits
system.l2cache.overall_hits::total               6392                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1736                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        392973                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            394709                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1736                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       392973                       # number of overall misses
system.l2cache.overall_misses::total           394709                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    141966281                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  33011310073                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  33153276354                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141966281                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  33011310073                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  33153276354                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1752                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       399349                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          401101                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1752                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       399349                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         401101                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.990868                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.984034                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.984064                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.990868                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.984034                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.984064                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 81777.811636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 84004.015729                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83994.224489                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81777.811636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 84004.015729                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83994.224489                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         374524                       # number of writebacks
system.l2cache.writebacks::total               374524                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1736                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       392973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       394709                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1736                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       392973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       394709                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118821381                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  27769050253                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  27887871634                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118821381                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  27769050253                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  27887871634                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.990868                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.984034                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.984064                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.990868                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.984034                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.984064                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 68445.495968                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70664.015729                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70654.258286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 68445.495968                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70664.015729                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70654.258286                       # average overall mshr miss latency
system.l2cache.replacements                    386517                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       387678                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       387678                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       387678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       387678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          757                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          757                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4955                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4955                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       381913                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         381913                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  32084907770                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  32084907770                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       386868                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       386868                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.987192                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.987192                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 84011.038561                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 84011.038561                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       381913                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       381913                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  26990188350                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  26990188350                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.987192                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.987192                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70671.038561                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 70671.038561                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1421                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1437                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1736                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        11060                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12796                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141966281                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    926402303                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1068368584                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1752                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        12481                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        14233                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.990868                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.886147                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.899037                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81777.811636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83761.510217                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83492.386996                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1736                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        11060                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12796                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118821381                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    778861903                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    897683284                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.990868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.886147                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.899037                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68445.495968                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70421.510217                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70153.429509                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8103.781888                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 800416                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               394709                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.027864                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.017123                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    30.595466                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  8073.169298                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.985494                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.989231                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1924                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         5959                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             13213493                       # Number of tag accesses
system.l2cache.tags.data_accesses            13213493                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  38676500586                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          111040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        25150272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            25261312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       111040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         111040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     23969536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         23969536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1735                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           392973                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               394708                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        374524                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              374524                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2870994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          650272688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              653143682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2870994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2870994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       619744176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             619744176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       619744176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2870994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         650272688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1272887858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    374524.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1735.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    392973.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000828849368                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         23337                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         23337                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1149609                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              351750                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       394708                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      374524                       # Number of write requests accepted
system.mem_ctrl.readBursts                     394708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    374524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              24383                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              24299                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              24432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              24227                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              24503                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              24862                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              24785                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              24962                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              24804                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              24880                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             24810                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             24917                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             24818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             24689                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             24643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             24694                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              23188                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              23241                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              23246                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              23166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              23250                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              23515                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              23397                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              23570                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              23386                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              23453                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             23583                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             23589                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             23493                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             23489                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             23438                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             23503                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.64                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    4209470755                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  1973540000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              11610245755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10664.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29414.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    360142                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   346097                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.24                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 92.41                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 394708                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                374524                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   390874                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3808                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     534                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   23322                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   23343                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   23341                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   23346                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   23351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   23354                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   23341                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   23339                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   23588                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   23348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   23343                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   23344                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   23341                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   23337                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   23337                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   23337                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        62965                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     781.819487                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    606.494955                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    361.839006                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4943      7.85%      7.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         6206      9.86%     17.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2241      3.56%     21.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1783      2.83%     24.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1733      2.75%     26.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         1598      2.54%     29.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         2554      4.06%     33.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         4076      6.47%     39.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        37831     60.08%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         62965                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        23337                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.913314                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.348960                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      49.080803                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          23333     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7424-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          23337                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        23337                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.047778                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.044788                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.324000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             22799     97.69%     97.69% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                76      0.33%     98.02% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               349      1.50%     99.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               111      0.48%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          23337                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                25261312                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 23968448                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 25261312                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              23969536                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        653.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        619.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     653.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     619.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.94                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.10                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.84                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    38676475907                       # Total gap between requests
system.mem_ctrl.avgGap                       50279.34                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       111040                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     25150272                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     23968448                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 2870993.970953874756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 650272688.038995385170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 619716045.579263806343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1735                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       392973                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       374524                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     47324284                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  11562921471                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 940256546495                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27276.24                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29424.21                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2510537.50                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     91.81                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             226630740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             120434325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1415540700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy           981015480                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3052916880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        9879197250                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6532452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         22208187855                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         574.203651                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  16703002208                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1291420000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  20682078378                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             223017900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             118517850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1402674420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           973911060                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3052916880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        9758620590                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        6633990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         22163649420                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         573.052088                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  16971437655                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1291420000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  20413642931                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
