
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018108  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005684  080182d8  080182d8  000192d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d95c  0801d95c  0001f8dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801d95c  0801d95c  0001e95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d964  0801d964  0001f8dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801d964  0801d964  0001e964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d96c  0801d96c  0001e96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008dc  20000000  0801d970  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fa8  200008e0  0801e24c  0001f8e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001888  0801e24c  00020888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f8dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002511e  00000000  00000000  0001f90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056ef  00000000  00000000  00044a2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  0004a120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014af  00000000  00000000  0004bbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271f5  00000000  00000000  0004d087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002102f  00000000  00000000  0007427c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e01b9  00000000  00000000  000952ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00175464  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084f4  00000000  00000000  001754a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0017d99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200008e0 	.word	0x200008e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080182c0 	.word	0x080182c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200008e4 	.word	0x200008e4
 800020c:	080182c0 	.word	0x080182c0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <start_timer>:
#include <stdint.h>

static TIM_TypeDef* TIMx;
TIM_HandleTypeDef htimx;
static void start_timer(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIMx->CNT = 0;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <start_timer+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htimx);
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <start_timer+0x1c>)
 8000ee6:	f00f fbdd 	bl	80106a4 <HAL_TIM_Base_Start_IT>

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008fc 	.word	0x200008fc
 8000ef4:	20000900 	.word	0x20000900

08000ef8 <stop_timer>:

static void stop_timer(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htimx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <stop_timer+0x10>)
 8000efe:	f00f fc41 	bl	8010784 <HAL_TIM_Base_Stop_IT>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000900 	.word	0x20000900

08000f0c <internal_delay>:

static void internal_delay(uint16_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	80fb      	strh	r3, [r7, #6]
	const uint16_t start = TIMx->CNT;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <internal_delay+0x50>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1c:	81fb      	strh	r3, [r7, #14]

	uint32_t now, prev = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	do{
		now = TIMx->CNT;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <internal_delay+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	617b      	str	r3, [r7, #20]

		/* handle rollover */
		if(now < prev)
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d204      	bcs.n	8000f3c <internal_delay+0x30>
			now = UINT16_MAX + now;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	617b      	str	r3, [r7, #20]
		prev = now;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]

	}while((now - start) <= us);
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d9ea      	bls.n	8000f22 <internal_delay+0x16>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200008fc 	.word	0x200008fc

08000f60 <delay_init>:

int delay_init(unsigned tim_num)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

	TIMx = TIM4;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <delay_init+0x30>)
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <delay_init+0x34>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htimx = htim4;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <delay_init+0x38>)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <delay_init+0x3c>)
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f013 f8df 	bl	801413c <memcpy>
	/* Timer configuration at 1MHz frequency */
	timer_configure_timebase(&htimx, 1000000);
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <delay_init+0x40>)
 8000f80:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <delay_init+0x38>)
 8000f82:	f001 fc21 	bl	80027c8 <timer_configure_timebase>

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	40000800 	.word	0x40000800
 8000f98:	20000900 	.word	0x20000900
 8000f9c:	2000102c 	.word	0x2000102c
 8000fa0:	000f4240 	.word	0x000f4240

08000fa4 <delay_us>:

void delay_us(uint32_t us)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	uint32_t i;

	start_timer();
 8000fac:	f7ff ff94 	bl	8000ed8 <start_timer>

	/* in case the delay is up to UINT16_MAX */
	if(us >= UINT16_MAX) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d91f      	bls.n	8000ffa <delay_us+0x56>
		/* go to the loop as the internal_delay function only support uint16_t argument type */
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e006      	b.n	8000fce <delay_us+0x2a>
			internal_delay(UINT16_MAX);
 8000fc0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fc4:	f7ff ffa2 	bl	8000f0c <internal_delay>
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <delay_us+0x6c>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	0bdb      	lsrs	r3, r3, #15
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d3f0      	bcc.n	8000fc0 <delay_us+0x1c>
		internal_delay(us % UINT16_MAX);
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <delay_us+0x6c>)
 8000fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8000fe6:	0bda      	lsrs	r2, r3, #15
 8000fe8:	4613      	mov	r3, r2
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	1aca      	subs	r2, r1, r3
 8000ff0:	b293      	uxth	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff8a 	bl	8000f0c <internal_delay>
 8000ff8:	e004      	b.n	8001004 <delay_us+0x60>
	}
	else
		internal_delay(us);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff84 	bl	8000f0c <internal_delay>

	stop_timer();
 8001004:	f7ff ff78 	bl	8000ef8 <stop_timer>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	80008001 	.word	0x80008001

08001014 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	@ 0x28
 8001018:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b49      	ldr	r3, [pc, #292]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a48      	ldr	r2, [pc, #288]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001034:	f043 0304 	orr.w	r3, r3, #4
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b46      	ldr	r3, [pc, #280]	@ (8001154 <MX_GPIO_Init+0x140>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b42      	ldr	r3, [pc, #264]	@ (8001154 <MX_GPIO_Init+0x140>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a41      	ldr	r2, [pc, #260]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b3f      	ldr	r3, [pc, #252]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	4b3b      	ldr	r3, [pc, #236]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a3a      	ldr	r2, [pc, #232]	@ (8001154 <MX_GPIO_Init+0x140>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b38      	ldr	r3, [pc, #224]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	4b34      	ldr	r3, [pc, #208]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a33      	ldr	r2, [pc, #204]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b31      	ldr	r3, [pc, #196]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	603b      	str	r3, [r7, #0]
 800109e:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2120      	movs	r1, #32
 80010ba:	4827      	ldr	r0, [pc, #156]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010bc:	f00d fe62 	bl	800ed84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2104      	movs	r1, #4
 80010c4:	4825      	ldr	r0, [pc, #148]	@ (800115c <MX_GPIO_Init+0x148>)
 80010c6:	f00d fe5d 	bl	800ed84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	481f      	ldr	r0, [pc, #124]	@ (8001160 <MX_GPIO_Init+0x14c>)
 80010e2:	f00d fcbb 	bl	800ea5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010e6:	2320      	movs	r3, #32
 80010e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	4816      	ldr	r0, [pc, #88]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010fe:	f00d fcad 	bl	800ea5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_INT_Pin;
 8001102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001108:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCEL_INT_GPIO_Port, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	480f      	ldr	r0, [pc, #60]	@ (8001158 <MX_GPIO_Init+0x144>)
 800111a:	f00d fc9f 	bl	800ea5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800111e:	2304      	movs	r3, #4
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001122:	2301      	movs	r3, #1
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <MX_GPIO_Init+0x148>)
 8001136:	f00d fc91 	bl	800ea5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2028      	movs	r0, #40	@ 0x28
 8001140:	f00d fc55 	bl	800e9ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001144:	2028      	movs	r0, #40	@ 0x28
 8001146:	f00d fc6e 	bl	800ea26 <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	@ 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40020800 	.word	0x40020800

08001164 <idd_io_hal_init_spi>:
#define READ_BIT_MASK                      0x80

/* Host Serif object definition for SPI ***************************************/

static int idd_io_hal_init_spi(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
	return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	73fb      	strb	r3, [r7, #15]
//	return spi_master_read_register(SPI_NUM1, reg, rlen, rbuffer);
	reg = READ_BIT_MASK | reg;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	2104      	movs	r1, #4
 8001190:	480e      	ldr	r0, [pc, #56]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 8001192:	f00d fdf7 	bl	800ed84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 8001196:	f107 010f 	add.w	r1, r7, #15
 800119a:	2364      	movs	r3, #100	@ 0x64
 800119c:	2201      	movs	r2, #1
 800119e:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011a0:	f00e fce3 	bl	800fb6a <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Receive(&hspi3, rbuffer, rlen, 100);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	2364      	movs	r3, #100	@ 0x64
 80011aa:	68b9      	ldr	r1, [r7, #8]
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011ae:	f00e fe1f 	bl	800fdf0 <HAL_SPI_Receive>
 80011b2:	4603      	mov	r3, r0
 80011b4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2104      	movs	r1, #4
 80011ba:	4804      	ldr	r0, [pc, #16]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 80011bc:	f00d fde2 	bl	800ed84 <HAL_GPIO_WritePin>
	return ret;
 80011c0:	7dfb      	ldrb	r3, [r7, #23]

}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40020c00 	.word	0x40020c00
 80011d0:	20000f88 	.word	0x20000f88

080011d4 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	73fb      	strb	r3, [r7, #15]
	//return spi_master_write_register(SPI_NUM1, reg, wlen, wbuffer);
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2104      	movs	r1, #4
 80011e6:	480e      	ldr	r0, [pc, #56]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 80011e8:	f00d fdcc 	bl	800ed84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 80011ec:	f107 010f 	add.w	r1, r7, #15
 80011f0:	2364      	movs	r3, #100	@ 0x64
 80011f2:	2201      	movs	r2, #1
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 80011f6:	f00e fcb8 	bl	800fb6a <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, wbuffer, wlen, 100);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 8001204:	f00e fcb1 	bl	800fb6a <HAL_SPI_Transmit>
 8001208:	4603      	mov	r3, r0
 800120a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 8001212:	f00d fdb7 	bl	800ed84 <HAL_GPIO_WritePin>

	return ret;
 8001216:	7dfb      	ldrb	r3, [r7, #23]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40020c00 	.word	0x40020c00
 8001224:	20000f88 	.word	0x20000f88

08001228 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	return &serif_instance_spi;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	08019678 	.word	0x08019678

0800123c <inv_host_serif_open>:
/******************************************************************************/

/** @brief Helper method to call open() method of a Serial Interface object
 */
static inline int inv_host_serif_open(const inv_host_serif_t * instance)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	assert(instance);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d105      	bne.n	8001256 <inv_host_serif_open+0x1a>
 800124a:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <inv_host_serif_open+0x2c>)
 800124c:	4a07      	ldr	r2, [pc, #28]	@ (800126c <inv_host_serif_open+0x30>)
 800124e:	2184      	movs	r1, #132	@ 0x84
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <inv_host_serif_open+0x34>)
 8001252:	f010 fa91 	bl	8011778 <__assert_func>

	return instance->open();
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4798      	blx	r3
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	080182d8 	.word	0x080182d8
 800126c:	0801ce74 	.word	0x0801ce74
 8001270:	080182e4 	.word	0x080182e4

08001274 <inv_device_whoami>:
 *  @param[out] whoami  WHO AM I value
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_whoami(const inv_device_t * dev, uint8_t * whoami)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <inv_device_whoami+0x18>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d105      	bne.n	8001298 <inv_device_whoami+0x24>
 800128c:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <inv_device_whoami+0x50>)
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <inv_device_whoami+0x54>)
 8001290:	2173      	movs	r1, #115	@ 0x73
 8001292:	480e      	ldr	r0, [pc, #56]	@ (80012cc <inv_device_whoami+0x58>)
 8001294:	f010 fa70 	bl	8011778 <__assert_func>

	if(dev->vt->whoami)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d009      	beq.n	80012b6 <inv_device_whoami+0x42>
		return dev->vt->whoami(dev->instance, whoami);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	6839      	ldr	r1, [r7, #0]
 80012ae:	4610      	mov	r0, r2
 80012b0:	4798      	blx	r3
 80012b2:	4603      	mov	r3, r0
 80012b4:	e001      	b.n	80012ba <inv_device_whoami+0x46>

	return INV_ERROR_NIMPL;
 80012b6:	f06f 0301 	mvn.w	r3, #1
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	08018308 	.word	0x08018308
 80012c8:	0801ce88 	.word	0x0801ce88
 80012cc:	08018318 	.word	0x08018318

080012d0 <inv_device_setup>:
 *  @return             0 on success
 *                      INV_ERROR_TIMEOUT if setup does not complete in time
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_setup(const inv_device_t * dev)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <inv_device_setup+0x16>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d105      	bne.n	80012f2 <inv_device_setup+0x22>
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <inv_device_setup+0x4c>)
 80012e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001320 <inv_device_setup+0x50>)
 80012ea:	219e      	movs	r1, #158	@ 0x9e
 80012ec:	480d      	ldr	r0, [pc, #52]	@ (8001324 <inv_device_setup+0x54>)
 80012ee:	f010 fa43 	bl	8011778 <__assert_func>

	if(dev->vt->setup)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d008      	beq.n	800130e <inv_device_setup+0x3e>
		return dev->vt->setup(dev->instance);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	4610      	mov	r0, r2
 8001308:	4798      	blx	r3
 800130a:	4603      	mov	r3, r0
 800130c:	e001      	b.n	8001312 <inv_device_setup+0x42>

	return INV_ERROR_NIMPL;
 800130e:	f06f 0301 	mvn.w	r3, #1
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08018308 	.word	0x08018308
 8001320:	0801ce9c 	.word	0x0801ce9c
 8001324:	08018318 	.word	0x08018318

08001328 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	if(self)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <inv_device_icm20948_get_base+0x12>
		return &self->base;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	e000      	b.n	800133c <inv_device_icm20948_get_base+0x14>

	return 0;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	b29a      	uxth	r2, r3
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	4804      	ldr	r0, [pc, #16]	@ (8001370 <_write+0x28>)
 8001360:	f00f fe4e 	bl	8011000 <HAL_UART_Transmit>
    return len;
 8001364:	687b      	ldr	r3, [r7, #4]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20001074 	.word	0x20001074

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b0ac      	sub	sp, #176	@ 0xb0
 8001378:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  int rc = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  unsigned i = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint8_t whoami = 0xff;
 8001386:	23ff      	movs	r3, #255	@ 0xff
 8001388:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800138c:	f00d f9e2 	bl	800e754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001390:	f000 fb4a 	bl	8001a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001394:	f7ff fe3e 	bl	8001014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001398:	f001 fa84 	bl	80028a4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800139c:	f000 ff84 	bl	80022a8 <MX_SPI3_Init>
  MX_TIM4_Init();
 80013a0:	f001 f980 	bl	80026a4 <MX_TIM4_Init>
  MX_TIM2_Init();
 80013a4:	f001 f932 	bl	800260c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart2);
 80013a8:	4833      	ldr	r0, [pc, #204]	@ (8001478 <main+0x104>)
 80013aa:	f00f fdd9 	bl	8010f60 <HAL_UART_Init>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80013ae:	2201      	movs	r2, #1
 80013b0:	2104      	movs	r1, #4
 80013b2:	4832      	ldr	r0, [pc, #200]	@ (800147c <main+0x108>)
 80013b4:	f00d fce6 	bl	800ed84 <HAL_GPIO_WritePin>
  delay_init(DELAY_TIMER);
 80013b8:	4831      	ldr	r0, [pc, #196]	@ (8001480 <main+0x10c>)
 80013ba:	f7ff fdd1 	bl	8000f60 <delay_init>
  timer_configure_timebase(&htim2, 1000000);
 80013be:	4931      	ldr	r1, [pc, #196]	@ (8001484 <main+0x110>)
 80013c0:	4831      	ldr	r0, [pc, #196]	@ (8001488 <main+0x114>)
 80013c2:	f001 fa01 	bl	80027c8 <timer_configure_timebase>
  HAL_TIM_Base_Start_IT(&htim2);
 80013c6:	4830      	ldr	r0, [pc, #192]	@ (8001488 <main+0x114>)
 80013c8:	f00f f96c 	bl	80106a4 <HAL_TIM_Base_Start_IT>

  /*
  * Setup message facility to see internal traces from IDD
  */
  INV_MSG_SETUP(MSG_LEVEL, msg_printer);
 80013cc:	492f      	ldr	r1, [pc, #188]	@ (800148c <main+0x118>)
 80013ce:	2006      	movs	r0, #6
 80013d0:	f00d f978 	bl	800e6c4 <inv_msg_setup>

  /*
  * Welcome message
  */
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80013d4:	492e      	ldr	r1, [pc, #184]	@ (8001490 <main+0x11c>)
 80013d6:	2003      	movs	r0, #3
 80013d8:	f00d f996 	bl	800e708 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "#          20948 example          #");
 80013dc:	492d      	ldr	r1, [pc, #180]	@ (8001494 <main+0x120>)
 80013de:	2003      	movs	r0, #3
 80013e0:	f00d f992 	bl	800e708 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80013e4:	492a      	ldr	r1, [pc, #168]	@ (8001490 <main+0x11c>)
 80013e6:	2003      	movs	r0, #3
 80013e8:	f00d f98e 	bl	800e708 <inv_msg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rc += inv_host_serif_open(idd_io_hal_get_serif_instance_spi());
 80013ec:	f7ff ff1c 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff22 	bl	800123c <inv_host_serif_open>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013fe:	4413      	add	r3, r2
 8001400:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	 * - reference to serial interface object,
	 * - reference to listener that will catch sensor events,
	 * - a static buffer for the driver to use as a temporary buffer
	 * - various driver option
	 */
	inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(),
 8001404:	f7ff ff10 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 8001408:	4601      	mov	r1, r0
 800140a:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	4b21      	ldr	r3, [pc, #132]	@ (8001498 <main+0x124>)
 8001412:	4a22      	ldr	r2, [pc, #136]	@ (800149c <main+0x128>)
 8001414:	4822      	ldr	r0, [pc, #136]	@ (80014a0 <main+0x12c>)
 8001416:	f001 fc2d 	bl	8002c74 <inv_device_icm20948_init>
			&sensor_listener, dmp3_image, sizeof(dmp3_image));

  /*
	 * Simply get generic device handle from icm20948 Device
	 */
	device = inv_device_icm20948_get_base(&device_icm20948);
 800141a:	4821      	ldr	r0, [pc, #132]	@ (80014a0 <main+0x12c>)
 800141c:	f7ff ff84 	bl	8001328 <inv_device_icm20948_get_base>
 8001420:	4603      	mov	r3, r0
 8001422:	4a20      	ldr	r2, [pc, #128]	@ (80014a4 <main+0x130>)
 8001424:	6013      	str	r3, [r2, #0]

	/*
	 * Just get the whoami
	 */
	rc = inv_device_whoami(device, &whoami);
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <main+0x130>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f107 027b 	add.w	r2, r7, #123	@ 0x7b
 800142e:	4611      	mov	r1, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff1f 	bl	8001274 <inv_device_whoami>
 8001436:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
	INV_MSG(INV_MSG_LEVEL_INFO, "ICM WHOAMI=%02x", whoami);
 800143a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800143e:	461a      	mov	r2, r3
 8001440:	4919      	ldr	r1, [pc, #100]	@ (80014a8 <main+0x134>)
 8001442:	2003      	movs	r0, #3
 8001444:	f00d f960 	bl	800e708 <inv_msg>
	check_rc(rc);
 8001448:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800144c:	f000 fdb4 	bl	8001fb8 <check_rc>

	/*
	 * Check if WHOAMI value corresponds to any value from EXPECTED_WHOAMI array
	 */
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001450:	2300      	movs	r3, #0
 8001452:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001456:	e009      	b.n	800146c <main+0xf8>
		if(whoami == EXPECTED_WHOAMI[i])
 8001458:	22ea      	movs	r2, #234	@ 0xea
 800145a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800145e:	429a      	cmp	r2, r3
 8001460:	d024      	beq.n	80014ac <main+0x138>
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001462:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001466:	3301      	adds	r3, #1
 8001468:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800146c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f1      	beq.n	8001458 <main+0xe4>
 8001474:	e01b      	b.n	80014ae <main+0x13a>
 8001476:	bf00      	nop
 8001478:	20001074 	.word	0x20001074
 800147c:	40020c00 	.word	0x40020c00
 8001480:	40000800 	.word	0x40000800
 8001484:	000f4240 	.word	0x000f4240
 8001488:	20000fe4 	.word	0x20000fe4
 800148c:	08001fe5 	.word	0x08001fe5
 8001490:	0801833c 	.word	0x0801833c
 8001494:	08018360 	.word	0x08018360
 8001498:	08019698 	.word	0x08019698
 800149c:	0801ce6c 	.word	0x0801ce6c
 80014a0:	20000950 	.word	0x20000950
 80014a4:	20000e80 	.word	0x20000e80
 80014a8:	08018384 	.word	0x08018384
			break;
 80014ac:	bf00      	nop
	}

	if(i == sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0])) {
 80014ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d10a      	bne.n	80014cc <main+0x158>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Bad WHOAMI value. Got 0x%02x. Expected @EXPECTED_WHOAMI@.", whoami);
 80014b6:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80014ba:	461a      	mov	r2, r3
 80014bc:	49dd      	ldr	r1, [pc, #884]	@ (8001834 <main+0x4c0>)
 80014be:	2001      	movs	r0, #1
 80014c0:	f00d f922 	bl	800e708 <inv_msg>
		check_rc(-1);
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f000 fd76 	bl	8001fb8 <check_rc>
	}

	/*
	 * Configure and initialize the icm20948 device
	 */
	INV_MSG(INV_MSG_LEVEL_INFO, "Setting-up ICM device");
 80014cc:	49da      	ldr	r1, [pc, #872]	@ (8001838 <main+0x4c4>)
 80014ce:	2003      	movs	r0, #3
 80014d0:	f00d f91a 	bl	800e708 <inv_msg>
	rc = inv_device_setup(device);
 80014d4:	4bd9      	ldr	r3, [pc, #868]	@ (800183c <main+0x4c8>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fef9 	bl	80012d0 <inv_device_setup>
 80014de:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
	check_rc(rc);
 80014e2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80014e6:	f000 fd67 	bl	8001fb8 <check_rc>
	/*
		* Check sensor availibitlity
		* if rc value is 0, it means sensor is available,
		* if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
		*/
	available_sensor_mask = 0;
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	f04f 0300 	mov.w	r3, #0
 80014f2:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80014fc:	bf00      	nop
	}

	/*
		* Start all available sensors from the sensor list
		*/
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001504:	bf00      	nop
	unsigned char mask;
	unsigned char val;

	/*-------------------*/
	// Disable DMP INT
	mask = 0b10001111;
 8001506:	238f      	movs	r3, #143	@ 0x8f
 8001508:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE, mask, val);
 8001512:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001516:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800151a:	2110      	movs	r1, #16
 800151c:	48c8      	ldr	r0, [pc, #800]	@ (8001840 <main+0x4cc>)
 800151e:	f000 fe6d 	bl	80021fc <modify_register>
	/*-------------------*/
	// Enable Raw Data INT
	mask = 0b1;
 8001522:	2301      	movs	r3, #1
 8001524:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0b1;
 8001528:	2301      	movs	r3, #1
 800152a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_1, mask, val);
 800152e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001532:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001536:	2111      	movs	r1, #17
 8001538:	48c1      	ldr	r0, [pc, #772]	@ (8001840 <main+0x4cc>)
 800153a:	f000 fe5f 	bl	80021fc <modify_register>


	/*-------------------*/
	mask = 0b111111;
 800153e:	233f      	movs	r3, #63	@ 0x3f
 8001540:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG");
 800154a:	49be      	ldr	r1, [pc, #760]	@ (8001844 <main+0x4d0>)
 800154c:	2004      	movs	r0, #4
 800154e:	f00d f8db 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG, mask, val);
 8001552:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001556:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800155a:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800155e:	48b8      	ldr	r0, [pc, #736]	@ (8001840 <main+0x4cc>)
 8001560:	f000 fe4c 	bl	80021fc <modify_register>
	device_icm20948.icm20948_states.base_state.accel_fullscale = 0;
 8001564:	4bb8      	ldr	r3, [pc, #736]	@ (8001848 <main+0x4d4>)
 8001566:	2200      	movs	r2, #0
 8001568:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

	mask = 0b11111;
 800156c:	231f      	movs	r3, #31
 800156e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG_2");
 8001578:	49b4      	ldr	r1, [pc, #720]	@ (800184c <main+0x4d8>)
 800157a:	2004      	movs	r0, #4
 800157c:	f00d f8c4 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG_2, mask, val);
 8001580:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001584:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001588:	f240 1115 	movw	r1, #277	@ 0x115
 800158c:	48ac      	ldr	r0, [pc, #688]	@ (8001840 <main+0x4cc>)
 800158e:	f000 fe35 	bl	80021fc <modify_register>

	mask = 0b1111;
 8001592:	230f      	movs	r3, #15
 8001594:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_1");
 800159e:	49ac      	ldr	r1, [pc, #688]	@ (8001850 <main+0x4dc>)
 80015a0:	2004      	movs	r0, #4
 80015a2:	f00d f8b1 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_1, mask, val);
 80015a6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80015aa:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80015ae:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80015b2:	48a3      	ldr	r0, [pc, #652]	@ (8001840 <main+0x4cc>)
 80015b4:	f000 fe22 	bl	80021fc <modify_register>

	mask = 0b11111111;
 80015b8:	23ff      	movs	r3, #255	@ 0xff
 80015ba:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_2");
 80015c4:	49a3      	ldr	r1, [pc, #652]	@ (8001854 <main+0x4e0>)
 80015c6:	2004      	movs	r0, #4
 80015c8:	f00d f89e 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_2, mask, val);
 80015cc:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80015d0:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80015d4:	f240 1111 	movw	r1, #273	@ 0x111
 80015d8:	4899      	ldr	r0, [pc, #612]	@ (8001840 <main+0x4cc>)
 80015da:	f000 fe0f 	bl	80021fc <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 80015de:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015e2:	2206      	movs	r2, #6
 80015e4:	212d      	movs	r1, #45	@ 0x2d
 80015e6:	4896      	ldr	r0, [pc, #600]	@ (8001840 <main+0x4cc>)
 80015e8:	f00c fe12 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Accel Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 80015ec:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80015f0:	461c      	mov	r4, r3
 80015f2:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80015f6:	461d      	mov	r5, r3
 80015f8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80015fc:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8001600:	f897 1078 	ldrb.w	r1, [r7, #120]	@ 0x78
 8001604:	f897 0079 	ldrb.w	r0, [r7, #121]	@ 0x79
 8001608:	9003      	str	r0, [sp, #12]
 800160a:	9102      	str	r1, [sp, #8]
 800160c:	9201      	str	r2, [sp, #4]
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	462b      	mov	r3, r5
 8001612:	4622      	mov	r2, r4
 8001614:	4990      	ldr	r1, [pc, #576]	@ (8001858 <main+0x4e4>)
 8001616:	2004      	movs	r0, #4
 8001618:	f00d f876 	bl	800e708 <inv_msg>


	/*-------------------*/
	mask = 0b111111;
 800161c:	233f      	movs	r3, #63	@ 0x3f
 800161e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_1");
 8001628:	498c      	ldr	r1, [pc, #560]	@ (800185c <main+0x4e8>)
 800162a:	2004      	movs	r0, #4
 800162c:	f00d f86c 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_1, mask, val);
 8001630:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001634:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001638:	f240 1101 	movw	r1, #257	@ 0x101
 800163c:	4880      	ldr	r0, [pc, #512]	@ (8001840 <main+0x4cc>)
 800163e:	f000 fddd 	bl	80021fc <modify_register>
	device_icm20948.icm20948_states.base_state.gyro_fullscale = 0;
 8001642:	4b81      	ldr	r3, [pc, #516]	@ (8001848 <main+0x4d4>)
 8001644:	2200      	movs	r2, #0
 8001646:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

	mask = 0b111111;
 800164a:	233f      	movs	r3, #63	@ 0x3f
 800164c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_2");
 8001656:	4982      	ldr	r1, [pc, #520]	@ (8001860 <main+0x4ec>)
 8001658:	2004      	movs	r0, #4
 800165a:	f00d f855 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_2, mask, val);
 800165e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001662:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001666:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800166a:	4875      	ldr	r0, [pc, #468]	@ (8001840 <main+0x4cc>)
 800166c:	f000 fdc6 	bl	80021fc <modify_register>

	mask = 0b11111111;
 8001670:	23ff      	movs	r3, #255	@ 0xff
 8001672:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_SMPLRT_DIV");
 800167c:	4979      	ldr	r1, [pc, #484]	@ (8001864 <main+0x4f0>)
 800167e:	2004      	movs	r0, #4
 8001680:	f00d f842 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_SMPLRT_DIV, mask, val);
 8001684:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001688:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800168c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001690:	486b      	ldr	r0, [pc, #428]	@ (8001840 <main+0x4cc>)
 8001692:	f000 fdb3 	bl	80021fc <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 8001696:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800169a:	2206      	movs	r2, #6
 800169c:	2133      	movs	r1, #51	@ 0x33
 800169e:	4868      	ldr	r0, [pc, #416]	@ (8001840 <main+0x4cc>)
 80016a0:	f00c fdb6 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Gyro Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 80016a4:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80016a8:	461c      	mov	r4, r3
 80016aa:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80016ae:	461d      	mov	r5, r3
 80016b0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80016b4:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 80016b8:	f897 1078 	ldrb.w	r1, [r7, #120]	@ 0x78
 80016bc:	f897 0079 	ldrb.w	r0, [r7, #121]	@ 0x79
 80016c0:	9003      	str	r0, [sp, #12]
 80016c2:	9102      	str	r1, [sp, #8]
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	462b      	mov	r3, r5
 80016ca:	4622      	mov	r2, r4
 80016cc:	4966      	ldr	r1, [pc, #408]	@ (8001868 <main+0x4f4>)
 80016ce:	2004      	movs	r0, #4
 80016d0:	f00d f81a 	bl	800e708 <inv_msg>

//	mask = 0b00100000;
//	val = 0b00000000;
//	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_1");
//	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, mask, val);
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 80016d4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016d8:	2201      	movs	r2, #1
 80016da:	2106      	movs	r1, #6
 80016dc:	4858      	ldr	r0, [pc, #352]	@ (8001840 <main+0x4cc>)
 80016de:	f00c fd97 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 80016e2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80016e6:	461a      	mov	r2, r3
 80016e8:	4960      	ldr	r1, [pc, #384]	@ (800186c <main+0x4f8>)
 80016ea:	2003      	movs	r0, #3
 80016ec:	f00d f80c 	bl	800e708 <inv_msg>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 80016f0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016f4:	2201      	movs	r2, #1
 80016f6:	2107      	movs	r1, #7
 80016f8:	4851      	ldr	r0, [pc, #324]	@ (8001840 <main+0x4cc>)
 80016fa:	f00c fd89 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 80016fe:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001702:	461a      	mov	r2, r3
 8001704:	495a      	ldr	r1, [pc, #360]	@ (8001870 <main+0x4fc>)
 8001706:	2003      	movs	r0, #3
 8001708:	f00c fffe 	bl	800e708 <inv_msg>
	/*-------------------*/
	// Disable DMP
	mask = 0b10000000;
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0b00000000;
 8001712:	2300      	movs	r3, #0
 8001714:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, mask, val);
 8001718:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800171c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001720:	2103      	movs	r1, #3
 8001722:	4847      	ldr	r0, [pc, #284]	@ (8001840 <main+0x4cc>)
 8001724:	f000 fd6a 	bl	80021fc <modify_register>
	/*-------------------*/
	// Disable Duty Cycle Mode
//	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_LP_CONFIG, 1, test_data);
//	INV_MSG(INV_MSG_LEVEL_INFO, "REG_LP_CONFIG : %d", test_data[0]);
	mask = 0b01110000;
 8001728:	2370      	movs	r3, #112	@ 0x70
 800172a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_LP_CONFIG");
 8001734:	494f      	ldr	r1, [pc, #316]	@ (8001874 <main+0x500>)
 8001736:	2004      	movs	r0, #4
 8001738:	f00c ffe6 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_LP_CONFIG, mask, val);
 800173c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001740:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001744:	2105      	movs	r1, #5
 8001746:	483e      	ldr	r0, [pc, #248]	@ (8001840 <main+0x4cc>)
 8001748:	f000 fd58 	bl	80021fc <modify_register>

	/*-------------------*/
	// Reading Raw Data Interrupt Reg
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
 800174c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001750:	2201      	movs	r2, #1
 8001752:	211a      	movs	r1, #26
 8001754:	483a      	ldr	r0, [pc, #232]	@ (8001840 <main+0x4cc>)
 8001756:	f00c fd5b 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_STATUS_1 : %d", test_data[0]);
 800175a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800175e:	461a      	mov	r2, r3
 8001760:	4945      	ldr	r1, [pc, #276]	@ (8001878 <main+0x504>)
 8001762:	2003      	movs	r0, #3
 8001764:	f00c ffd0 	bl	800e708 <inv_msg>


	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001768:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800176c:	2201      	movs	r2, #1
 800176e:	2106      	movs	r1, #6
 8001770:	4833      	ldr	r0, [pc, #204]	@ (8001840 <main+0x4cc>)
 8001772:	f00c fd4d 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001776:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800177a:	461a      	mov	r2, r3
 800177c:	493b      	ldr	r1, [pc, #236]	@ (800186c <main+0x4f8>)
 800177e:	2003      	movs	r0, #3
 8001780:	f00c ffc2 	bl	800e708 <inv_msg>
	/*-------------------*/
	// Enable All Accel and Gyro Axis
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 8001784:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001788:	2201      	movs	r2, #1
 800178a:	2107      	movs	r1, #7
 800178c:	482c      	ldr	r0, [pc, #176]	@ (8001840 <main+0x4cc>)
 800178e:	f00c fd3f 	bl	800e210 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 8001792:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001796:	461a      	mov	r2, r3
 8001798:	4935      	ldr	r1, [pc, #212]	@ (8001870 <main+0x4fc>)
 800179a:	2003      	movs	r0, #3
 800179c:	f00c ffb4 	bl	800e708 <inv_msg>
	mask = 0b111111;
 80017a0:	233f      	movs	r3, #63	@ 0x3f
 80017a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	val = 0b000000;
 80017a6:	2300      	movs	r3, #0
 80017a8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_2");
 80017ac:	4933      	ldr	r1, [pc, #204]	@ (800187c <main+0x508>)
 80017ae:	2004      	movs	r0, #4
 80017b0:	f00c ffaa 	bl	800e708 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, mask, val);
 80017b4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80017b8:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80017bc:	2107      	movs	r1, #7
 80017be:	4820      	ldr	r0, [pc, #128]	@ (8001840 <main+0x4cc>)
 80017c0:	f000 fd1c 	bl	80021fc <modify_register>

	float accel_float[3];
	float gyro_float[3];
    signed long  long_data[3] = {0};
 80017c4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
	float accel_scale = (1 << inv_icm20948_get_accel_fullscale(&device_icm20948.icm20948_states)) * 2.f / (1L<<15); // Convert from raw units to g's
 80017d0:	481b      	ldr	r0, [pc, #108]	@ (8001840 <main+0x4cc>)
 80017d2:	f006 f81d 	bl	8007810 <inv_icm20948_get_accel_fullscale>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2201      	movs	r2, #1
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017ea:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001880 <main+0x50c>
 80017ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
	float gyro_scale = (1 << inv_icm20948_get_gyro_fullscale(&device_icm20948.icm20948_states)) * 250.f / (1L<<15); // Convert from raw units to dps's
 80017f6:	4812      	ldr	r0, [pc, #72]	@ (8001840 <main+0x4cc>)
 80017f8:	f005 ff05 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2201      	movs	r2, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	ee07 3a90 	vmov	s15, r3
 8001808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800180c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001884 <main+0x510>
 8001810:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001814:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001880 <main+0x50c>
 8001818:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c


	long long unsigned int timestamps[ARRAY_SIZE]; // Array to store timestamps
    int index = 0;  // Index for the current timestamp in the array
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
//			__disable_irq();
//			irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
//			__enable_irq();
//		}
//	}
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8001826:	4b18      	ldr	r3, [pc, #96]	@ (8001888 <main+0x514>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	b29b      	uxth	r3, r3
 800182c:	b21b      	sxth	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	daf9      	bge.n	8001826 <main+0x4b2>
 8001832:	e02b      	b.n	800188c <main+0x518>
 8001834:	08018394 	.word	0x08018394
 8001838:	080183d0 	.word	0x080183d0
 800183c:	20000e80 	.word	0x20000e80
 8001840:	20000980 	.word	0x20000980
 8001844:	080183e8 	.word	0x080183e8
 8001848:	20000950 	.word	0x20000950
 800184c:	080183fc 	.word	0x080183fc
 8001850:	08018410 	.word	0x08018410
 8001854:	08018428 	.word	0x08018428
 8001858:	08018440 	.word	0x08018440
 800185c:	08018478 	.word	0x08018478
 8001860:	0801848c 	.word	0x0801848c
 8001864:	080184a0 	.word	0x080184a0
 8001868:	080184b4 	.word	0x080184b4
 800186c:	080184ec 	.word	0x080184ec
 8001870:	08018500 	.word	0x08018500
 8001874:	08018514 	.word	0x08018514
 8001878:	08018524 	.word	0x08018524
 800187c:	0801853c 	.word	0x0801853c
 8001880:	47000000 	.word	0x47000000
 8001884:	437a0000 	.word	0x437a0000
 8001888:	20000948 	.word	0x20000948
//		  inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
		  // Check INT

//		  if(test_data[0])
//		  {
			inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 800188c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001890:	2206      	movs	r2, #6
 8001892:	212d      	movs	r1, #45	@ 0x2d
 8001894:	4861      	ldr	r0, [pc, #388]	@ (8001a1c <main+0x6a8>)
 8001896:	f00c fcbb 	bl	800e210 <inv_icm20948_read_mems_reg>
			long_data[0] = (int16_t)((test_data[0] << 8) | test_data[1]);
 800189a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800189e:	021b      	lsls	r3, r3, #8
 80018a0:	b21a      	sxth	r2, r3
 80018a2:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	4313      	orrs	r3, r2
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	653b      	str	r3, [r7, #80]	@ 0x50
			long_data[1] = (int16_t)((test_data[2] << 8) | test_data[3]);
 80018ae:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	b21a      	sxth	r2, r3
 80018b6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b21b      	sxth	r3, r3
 80018c0:	657b      	str	r3, [r7, #84]	@ 0x54
		    long_data[2] = (int16_t)((test_data[4] << 8) | test_data[5]);
 80018c2:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80018c6:	021b      	lsls	r3, r3, #8
 80018c8:	b21a      	sxth	r2, r3
 80018ca:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	4313      	orrs	r3, r2
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	65bb      	str	r3, [r7, #88]	@ 0x58
		    accel_float[0] = long_data[0]*accel_scale;
 80018d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018d8:	ee07 3a90 	vmov	s15, r3
 80018dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018e0:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80018e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
			accel_float[1] = long_data[1]*accel_scale;
 80018ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018f6:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80018fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fe:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
			accel_float[2] = long_data[2]*accel_scale;
 8001902:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001904:	ee07 3a90 	vmov	s15, r3
 8001908:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800190c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001910:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001914:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

			inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 8001918:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800191c:	2206      	movs	r2, #6
 800191e:	2133      	movs	r1, #51	@ 0x33
 8001920:	483e      	ldr	r0, [pc, #248]	@ (8001a1c <main+0x6a8>)
 8001922:	f00c fc75 	bl	800e210 <inv_icm20948_read_mems_reg>
			long_data[0] = (int16_t)((test_data[0] << 8) | test_data[1]);
 8001926:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	b21a      	sxth	r2, r3
 800192e:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001932:	b21b      	sxth	r3, r3
 8001934:	4313      	orrs	r3, r2
 8001936:	b21b      	sxth	r3, r3
 8001938:	653b      	str	r3, [r7, #80]	@ 0x50
			long_data[1] = (int16_t)((test_data[2] << 8) | test_data[3]);
 800193a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800193e:	021b      	lsls	r3, r3, #8
 8001940:	b21a      	sxth	r2, r3
 8001942:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001946:	b21b      	sxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b21b      	sxth	r3, r3
 800194c:	657b      	str	r3, [r7, #84]	@ 0x54
			long_data[2] = (int16_t)((test_data[4] << 8) | test_data[5]);
 800194e:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001952:	021b      	lsls	r3, r3, #8
 8001954:	b21a      	sxth	r2, r3
 8001956:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 800195a:	b21b      	sxth	r3, r3
 800195c:	4313      	orrs	r3, r2
 800195e:	b21b      	sxth	r3, r3
 8001960:	65bb      	str	r3, [r7, #88]	@ 0x58
			gyro_float[0] = long_data[0]*gyro_scale;
 8001962:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001964:	ee07 3a90 	vmov	s15, r3
 8001968:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001974:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			gyro_float[1] = long_data[1]*gyro_scale;
 8001978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800197a:	ee07 3a90 	vmov	s15, r3
 800197e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001982:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			gyro_float[2] = long_data[2]*gyro_scale;
 800198e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001998:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800199c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a0:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

//		    INV_MSG(INV_MSG_LEVEL_VERBOSE, "Measurements: TS=%llu, AX=%f, AY=%f, AZ=%f, GX=%f, GY=%f, GZ=%f,", inv_icm20948_get_time_us(), accel_float[0], accel_float[1], accel_float[2], gyro_float[0], gyro_float[1], gyro_float[2]);

		  timestamps[index++] = inv_icm20948_get_time_us();  // Store timestamp in the array
 80019a4:	f8d7 4098 	ldr.w	r4, [r7, #152]	@ 0x98
 80019a8:	1c63      	adds	r3, r4, #1
 80019aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80019ae:	f000 fbef 	bl	8002190 <inv_icm20948_get_time_us>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	00e1      	lsls	r1, r4, #3
 80019b8:	31a0      	adds	r1, #160	@ 0xa0
 80019ba:	4439      	add	r1, r7
 80019bc:	39a0      	subs	r1, #160	@ 0xa0
 80019be:	e9c1 2300 	strd	r2, r3, [r1]
		  if (index == ARRAY_SIZE) {
 80019c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80019c6:	2b0a      	cmp	r3, #10
 80019c8:	d11a      	bne.n	8001a00 <main+0x68c>
			  // Print all timestamps
			  for (int i = 0; i < ARRAY_SIZE; i++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80019d0:	e00f      	b.n	80019f2 <main+0x67e>
				  printf("TS = %llu\n\r", timestamps[i]);
 80019d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	33a0      	adds	r3, #160	@ 0xa0
 80019da:	443b      	add	r3, r7
 80019dc:	3ba0      	subs	r3, #160	@ 0xa0
 80019de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e2:	480f      	ldr	r0, [pc, #60]	@ (8001a20 <main+0x6ac>)
 80019e4:	f012 f91a 	bl	8013c1c <printf>
			  for (int i = 0; i < ARRAY_SIZE; i++) {
 80019e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80019ec:	3301      	adds	r3, #1
 80019ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80019f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80019f6:	2b09      	cmp	r3, #9
 80019f8:	ddeb      	ble.n	80019d2 <main+0x65e>
			  }
			  index = 0;  // Reset index to start filling the array again
 80019fa:	2300      	movs	r3, #0
 80019fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a00:	b672      	cpsid	i
}
 8001a02:	bf00      	nop
		  }
		__disable_irq();
		irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <main+0x6b0>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <main+0x6b0>)
 8001a12:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a14:	b662      	cpsie	i
}
 8001a16:	bf00      	nop
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8001a18:	e705      	b.n	8001826 <main+0x4b2>
 8001a1a:	bf00      	nop
 8001a1c:	20000980 	.word	0x20000980
 8001a20:	0801854c 	.word	0x0801854c
 8001a24:	20000948 	.word	0x20000948

08001a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b094      	sub	sp, #80	@ 0x50
 8001a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	2234      	movs	r2, #52	@ 0x34
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f012 fae6 	bl	8014008 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	4b2c      	ldr	r3, [pc, #176]	@ (8001b04 <SystemClock_Config+0xdc>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a54:	4a2b      	ldr	r2, [pc, #172]	@ (8001b04 <SystemClock_Config+0xdc>)
 8001a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5c:	4b29      	ldr	r3, [pc, #164]	@ (8001b04 <SystemClock_Config+0xdc>)
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a68:	2300      	movs	r3, #0
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <SystemClock_Config+0xe0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a25      	ldr	r2, [pc, #148]	@ (8001b08 <SystemClock_Config+0xe0>)
 8001a72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a76:	6013      	str	r3, [r2, #0]
 8001a78:	4b23      	ldr	r3, [pc, #140]	@ (8001b08 <SystemClock_Config+0xe0>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a80:	603b      	str	r3, [r7, #0]
 8001a82:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a84:	2302      	movs	r3, #2
 8001a86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a8c:	2310      	movs	r3, #16
 8001a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a90:	2302      	movs	r3, #2
 8001a92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a94:	2300      	movs	r3, #0
 8001a96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001a9c:	23b4      	movs	r3, #180	@ 0xb4
 8001a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aac:	f107 031c 	add.w	r3, r7, #28
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f00d fd33 	bl	800f51c <HAL_RCC_OscConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001abc:	f000 fbee 	bl	800229c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ac0:	f00d f992 	bl	800ede8 <HAL_PWREx_EnableOverDrive>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001aca:	f000 fbe7 	bl	800229c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ace:	230f      	movs	r3, #15
 8001ad0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ada:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ade:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ae0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	2105      	movs	r1, #5
 8001aec:	4618      	mov	r0, r3
 8001aee:	f00d f9cb 	bl	800ee88 <HAL_RCC_ClockConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001af8:	f000 fbd0 	bl	800229c <Error_Handler>
  }
}
 8001afc:	bf00      	nop
 8001afe:	3750      	adds	r7, #80	@ 0x50
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40007000 	.word	0x40007000

08001b0c <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 8001b0c:	b5b0      	push	{r4, r5, r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af06      	add	r7, sp, #24
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
	(void)arg;
	/*
	 * In normal mode, display sensor event over UART messages
	 */

	if(event->status == INV_SENSOR_STATUS_DATA_UPDATED) {
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f040 8242 	bne.w	8001fa4 <sensor_event_cb+0x498>

		switch(INV_SENSOR_ID_TO_TYPE(event->sensor)) {
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	2b20      	cmp	r3, #32
 8001b2c:	f200 822e 	bhi.w	8001f8c <sensor_event_cb+0x480>
 8001b30:	a201      	add	r2, pc, #4	@ (adr r2, 8001b38 <sensor_event_cb+0x2c>)
 8001b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b36:	bf00      	nop
 8001b38:	08001bf1 	.word	0x08001bf1
 8001b3c:	08001ca9 	.word	0x08001ca9
 8001b40:	08001ec1 	.word	0x08001ec1
 8001b44:	08001c4d 	.word	0x08001c4d
 8001b48:	08001f8d 	.word	0x08001f8d
 8001b4c:	08001f8d 	.word	0x08001f8d
 8001b50:	08001f8d 	.word	0x08001f8d
 8001b54:	08001f8d 	.word	0x08001f8d
 8001b58:	08001bf1 	.word	0x08001bf1
 8001b5c:	08001bf1 	.word	0x08001bf1
 8001b60:	08001e4d 	.word	0x08001e4d
 8001b64:	08001f8d 	.word	0x08001f8d
 8001b68:	08001f8d 	.word	0x08001f8d
 8001b6c:	08001da9 	.word	0x08001da9
 8001b70:	08001e4d 	.word	0x08001e4d
 8001b74:	08001d05 	.word	0x08001d05
 8001b78:	08001f8d 	.word	0x08001f8d
 8001b7c:	08001f8d 	.word	0x08001f8d
 8001b80:	08001f6d 	.word	0x08001f6d
 8001b84:	08001e4d 	.word	0x08001e4d
 8001b88:	08001f8d 	.word	0x08001f8d
 8001b8c:	08001f8d 	.word	0x08001f8d
 8001b90:	08001f8d 	.word	0x08001f8d
 8001b94:	08001f8d 	.word	0x08001f8d
 8001b98:	08001f8d 	.word	0x08001f8d
 8001b9c:	08001f41 	.word	0x08001f41
 8001ba0:	08001f8d 	.word	0x08001f8d
 8001ba4:	08001f8d 	.word	0x08001f8d
 8001ba8:	08001f8d 	.word	0x08001f8d
 8001bac:	08001f8d 	.word	0x08001f8d
 8001bb0:	08001f8d 	.word	0x08001f8d
 8001bb4:	08001bbd 	.word	0x08001bbd
 8001bb8:	08001bbd 	.word	0x08001bbd
		case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
		case INV_SENSOR_TYPE_RAW_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (lsb): %llu %d %d %d",
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 fd67 	bl	8003694 <inv_sensor_str>
 8001bc6:	4605      	mov	r5, r0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	6909      	ldr	r1, [r1, #16]
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	6940      	ldr	r0, [r0, #20]
 8001bd6:	687c      	ldr	r4, [r7, #4]
 8001bd8:	69a4      	ldr	r4, [r4, #24]
 8001bda:	9404      	str	r4, [sp, #16]
 8001bdc:	9003      	str	r0, [sp, #12]
 8001bde:	9102      	str	r1, [sp, #8]
 8001be0:	e9cd 2300 	strd	r2, r3, [sp]
 8001be4:	462a      	mov	r2, r5
 8001be6:	49cd      	ldr	r1, [pc, #820]	@ (8001f1c <sensor_event_cb+0x410>)
 8001be8:	2003      	movs	r0, #3
 8001bea:	f00c fd8d 	bl	800e708 <inv_msg>
					event->timestamp,
					(int)event->data.raw3d.vect[0],
					(int)event->data.raw3d.vect[1],
					(int)event->data.raw3d.vect[2]);

			break;
 8001bee:	e1d9      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ACCELEROMETER:
		case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
		case INV_SENSOR_TYPE_GRAVITY:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mg): %d %d %d", inv_sensor_str(event->sensor),
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f001 fd4d 	bl	8003694 <inv_sensor_str>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c02:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8001f20 <sensor_event_cb+0x414>
 8001c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c14:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8001f20 <sensor_event_cb+0x414>
 8001c18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c20:	ee17 1a90 	vmov	r1, s15
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c2a:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001f20 <sensor_event_cb+0x414>
 8001c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c36:	ee17 3a90 	vmov	r3, s15
 8001c3a:	9301      	str	r3, [sp, #4]
 8001c3c:	9100      	str	r1, [sp, #0]
 8001c3e:	ee16 3a90 	vmov	r3, s13
 8001c42:	49b8      	ldr	r1, [pc, #736]	@ (8001f24 <sensor_event_cb+0x418>)
 8001c44:	2003      	movs	r0, #3
 8001c46:	f00c fd5f 	bl	800e708 <inv_msg>
					(int)(event->data.acc.vect[0]*1000),
					(int)(event->data.acc.vect[1]*1000),
					(int)(event->data.acc.vect[2]*1000));
			break;
 8001c4a:	e1ab      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d", inv_sensor_str(event->sensor),
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f001 fd1f 	bl	8003694 <inv_sensor_str>
 8001c56:	4602      	mov	r2, r0
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c5e:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001f20 <sensor_event_cb+0x414>
 8001c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c66:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c70:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8001f20 <sensor_event_cb+0x414>
 8001c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c7c:	ee17 1a90 	vmov	r1, s15
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c86:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001f20 <sensor_event_cb+0x414>
 8001c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c92:	ee17 3a90 	vmov	r3, s15
 8001c96:	9301      	str	r3, [sp, #4]
 8001c98:	9100      	str	r1, [sp, #0]
 8001c9a:	ee16 3a90 	vmov	r3, s13
 8001c9e:	49a2      	ldr	r1, [pc, #648]	@ (8001f28 <sensor_event_cb+0x41c>)
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f00c fd31 	bl	800e708 <inv_msg>
					(int)(event->data.gyr.vect[0]*1000),
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000));
			break;
 8001ca6:	e17d      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d", inv_sensor_str(event->sensor),
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f001 fcf1 	bl	8003694 <inv_sensor_str>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cba:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001f20 <sensor_event_cb+0x414>
 8001cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cc2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ccc:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8001f20 <sensor_event_cb+0x414>
 8001cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd8:	ee17 1a90 	vmov	r1, s15
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ce2:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8001f20 <sensor_event_cb+0x414>
 8001ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cee:	ee17 3a90 	vmov	r3, s15
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	9100      	str	r1, [sp, #0]
 8001cf6:	ee16 3a90 	vmov	r3, s13
 8001cfa:	498c      	ldr	r1, [pc, #560]	@ (8001f2c <sensor_event_cb+0x420>)
 8001cfc:	2003      	movs	r0, #3
 8001cfe:	f00c fd03 	bl	800e708 <inv_msg>
					(int)(event->data.mag.vect[0]*1000),
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000));
			break;
 8001d02:	e14f      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f001 fcc3 	bl	8003694 <inv_sensor_str>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d16:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001f20 <sensor_event_cb+0x414>
 8001d1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d1e:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d28:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8001f20 <sensor_event_cb+0x414>
 8001d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d34:	ee17 1a90 	vmov	r1, s15
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d3e:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001f20 <sensor_event_cb+0x414>
 8001d42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d4a:	ee17 0a90 	vmov	r0, s15
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d54:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001f20 <sensor_event_cb+0x414>
 8001d58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d60:	ee17 4a90 	vmov	r4, s15
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d6a:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8001f20 <sensor_event_cb+0x414>
 8001d6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d76:	ee17 5a90 	vmov	r5, s15
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d80:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001f20 <sensor_event_cb+0x414>
 8001d84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d8c:	ee17 3a90 	vmov	r3, s15
 8001d90:	9304      	str	r3, [sp, #16]
 8001d92:	9503      	str	r5, [sp, #12]
 8001d94:	9402      	str	r4, [sp, #8]
 8001d96:	9001      	str	r0, [sp, #4]
 8001d98:	9100      	str	r1, [sp, #0]
 8001d9a:	ee16 3a90 	vmov	r3, s13
 8001d9e:	4964      	ldr	r1, [pc, #400]	@ (8001f30 <sensor_event_cb+0x424>)
 8001da0:	2003      	movs	r0, #3
 8001da2:	f00c fcb1 	bl	800e708 <inv_msg>
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000),
					(int)(event->data.gyr.bias[0]*1000),
					(int)(event->data.gyr.bias[1]*1000),
					(int)(event->data.gyr.bias[2]*1000));
			break;
 8001da6:	e0fd      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f001 fc71 	bl	8003694 <inv_sensor_str>
 8001db2:	4602      	mov	r2, r0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dba:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001f20 <sensor_event_cb+0x414>
 8001dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dc2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dcc:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001f20 <sensor_event_cb+0x414>
 8001dd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd8:	ee17 1a90 	vmov	r1, s15
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	edd3 7a06 	vldr	s15, [r3, #24]
 8001de2:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001f20 <sensor_event_cb+0x414>
 8001de6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dee:	ee17 0a90 	vmov	r0, s15
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	edd3 7a07 	vldr	s15, [r3, #28]
 8001df8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001f20 <sensor_event_cb+0x414>
 8001dfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e04:	ee17 4a90 	vmov	r4, s15
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e0e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001f20 <sensor_event_cb+0x414>
 8001e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1a:	ee17 5a90 	vmov	r5, s15
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001e24:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001f20 <sensor_event_cb+0x414>
 8001e28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e30:	ee17 3a90 	vmov	r3, s15
 8001e34:	9304      	str	r3, [sp, #16]
 8001e36:	9503      	str	r5, [sp, #12]
 8001e38:	9402      	str	r4, [sp, #8]
 8001e3a:	9001      	str	r0, [sp, #4]
 8001e3c:	9100      	str	r1, [sp, #0]
 8001e3e:	ee16 3a90 	vmov	r3, s13
 8001e42:	493c      	ldr	r1, [pc, #240]	@ (8001f34 <sensor_event_cb+0x428>)
 8001e44:	2003      	movs	r0, #3
 8001e46:	f00c fc5f 	bl	800e708 <inv_msg>
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000),
					(int)(event->data.mag.bias[0]*1000),
					(int)(event->data.mag.bias[1]*1000),
					(int)(event->data.mag.bias[2]*1000));
			break;
 8001e4a:	e0ab      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d %d ", inv_sensor_str(event->sensor),
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f001 fc1f 	bl	8003694 <inv_sensor_str>
 8001e56:	4602      	mov	r2, r0
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e5e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001f20 <sensor_event_cb+0x414>
 8001e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e66:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e70:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001f20 <sensor_event_cb+0x414>
 8001e74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e7c:	ee17 1a90 	vmov	r1, s15
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e86:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001f20 <sensor_event_cb+0x414>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e92:	ee17 0a90 	vmov	r0, s15
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e9c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001f20 <sensor_event_cb+0x414>
 8001ea0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ea8:	ee17 3a90 	vmov	r3, s15
 8001eac:	9302      	str	r3, [sp, #8]
 8001eae:	9001      	str	r0, [sp, #4]
 8001eb0:	9100      	str	r1, [sp, #0]
 8001eb2:	ee16 3a90 	vmov	r3, s13
 8001eb6:	4920      	ldr	r1, [pc, #128]	@ (8001f38 <sensor_event_cb+0x42c>)
 8001eb8:	2003      	movs	r0, #3
 8001eba:	f00c fc25 	bl	800e708 <inv_msg>
					(int)(event->data.quaternion.quat[0]*1000),
					(int)(event->data.quaternion.quat[1]*1000),
					(int)(event->data.quaternion.quat[2]*1000),
					(int)(event->data.quaternion.quat[3]*1000));
			break;
 8001ebe:	e071      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ORIENTATION:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d ", inv_sensor_str(event->sensor),
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f001 fbe5 	bl	8003694 <inv_sensor_str>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ed2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001f20 <sensor_event_cb+0x414>
 8001ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eda:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ee4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001f20 <sensor_event_cb+0x414>
 8001ee8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ef0:	ee17 1a90 	vmov	r1, s15
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001efa:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001f20 <sensor_event_cb+0x414>
 8001efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f06:	ee17 3a90 	vmov	r3, s15
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	9100      	str	r1, [sp, #0]
 8001f0e:	ee16 3a90 	vmov	r3, s13
 8001f12:	490a      	ldr	r1, [pc, #40]	@ (8001f3c <sensor_event_cb+0x430>)
 8001f14:	2003      	movs	r0, #3
 8001f16:	f00c fbf7 	bl	800e708 <inv_msg>
					(int)(event->data.orientation.x*1000),
					(int)(event->data.orientation.y*1000),
					(int)(event->data.orientation.z*1000));
			break;
 8001f1a:	e043      	b.n	8001fa4 <sensor_event_cb+0x498>
 8001f1c:	08018558 	.word	0x08018558
 8001f20:	447a0000 	.word	0x447a0000
 8001f24:	0801857c 	.word	0x0801857c
 8001f28:	0801859c 	.word	0x0801859c
 8001f2c:	080185bc 	.word	0x080185bc
 8001f30:	080185dc 	.word	0x080185dc
 8001f34:	08018604 	.word	0x08018604
 8001f38:	0801862c 	.word	0x0801862c
 8001f3c:	08018650 	.word	0x08018650
		case INV_SENSOR_TYPE_BAC:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %d %s", inv_sensor_str(event->sensor),
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f001 fba5 	bl	8003694 <inv_sensor_str>
 8001f4a:	4605      	mov	r5, r0
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691c      	ldr	r4, [r3, #16]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 f8af 	bl	80020b8 <activityName>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	4623      	mov	r3, r4
 8001f60:	462a      	mov	r2, r5
 8001f62:	4912      	ldr	r1, [pc, #72]	@ (8001fac <sensor_event_cb+0x4a0>)
 8001f64:	2003      	movs	r0, #3
 8001f66:	f00c fbcf 	bl	800e708 <inv_msg>
					event->data.bac.event, activityName(event->data.bac.event));
			break;
 8001f6a:	e01b      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_COUNTER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %lu", inv_sensor_str(event->sensor),
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f001 fb8f 	bl	8003694 <inv_sensor_str>
 8001f76:	4601      	mov	r1, r0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	460a      	mov	r2, r1
 8001f82:	490b      	ldr	r1, [pc, #44]	@ (8001fb0 <sensor_event_cb+0x4a4>)
 8001f84:	2003      	movs	r0, #3
 8001f86:	f00c fbbf 	bl	800e708 <inv_msg>
					(unsigned long)event->data.step.count);
			break;
 8001f8a:	e00b      	b.n	8001fa4 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_DETECTOR:
		case INV_SENSOR_TYPE_SMD:
		case INV_SENSOR_TYPE_B2S:
		case INV_SENSOR_TYPE_TILT_DETECTOR:
		default:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : ...", inv_sensor_str(event->sensor));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f001 fb7f 	bl	8003694 <inv_sensor_str>
 8001f96:	4603      	mov	r3, r0
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4906      	ldr	r1, [pc, #24]	@ (8001fb4 <sensor_event_cb+0x4a8>)
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f00c fbb3 	bl	800e708 <inv_msg>
			break;
 8001fa2:	bf00      	nop
		}
	}
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bdb0      	pop	{r4, r5, r7, pc}
 8001fac:	08018670 	.word	0x08018670
 8001fb0:	08018688 	.word	0x08018688
 8001fb4:	0801869c 	.word	0x0801869c

08001fb8 <check_rc>:

static void check_rc(int rc)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	if(rc == -1) {
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc6:	d106      	bne.n	8001fd6 <check_rc+0x1e>
		INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d", rc);
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	4905      	ldr	r1, [pc, #20]	@ (8001fe0 <check_rc+0x28>)
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f00c fb9b 	bl	800e708 <inv_msg>
		while(1);
 8001fd2:	bf00      	nop
 8001fd4:	e7fd      	b.n	8001fd2 <check_rc+0x1a>
	}
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	080186b0 	.word	0x080186b0

08001fe4 <msg_printer>:

static void msg_printer(int level, const char * str, va_list ap)
{
 8001fe4:	b5b0      	push	{r4, r5, r7, lr}
 8001fe6:	b08c      	sub	sp, #48	@ 0x30
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
#ifdef INV_MSG_ENABLE
	static char out_str[256]; /* static to limit stack usage */
	unsigned idx = 0;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char * ptr = out_str;
 8001ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <msg_printer+0xc0>)
 8001ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char * s[INV_MSG_LEVEL_MAX] = {
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80020a8 <msg_printer+0xc4>)
 8001ffa:	f107 0410 	add.w	r4, r7, #16
 8001ffe:	461d      	mov	r5, r3
 8002000:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002002:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002004:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002008:	e884 0003 	stmia.w	r4, {r0, r1}
		"[I] ", // INV_MSG_LEVEL_INFO
		"[V] ", // INV_MSG_LEVEL_VERBOSE
		"[D] ", // INV_MSG_LEVEL_DEBUG
	};

	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "%s", s[level]);
 800200c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200e:	4a25      	ldr	r2, [pc, #148]	@ (80020a4 <msg_printer+0xc0>)
 8002010:	1898      	adds	r0, r3, r2
 8002012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002014:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	3330      	adds	r3, #48	@ 0x30
 800201e:	443b      	add	r3, r7
 8002020:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002024:	4a21      	ldr	r2, [pc, #132]	@ (80020ac <msg_printer+0xc8>)
 8002026:	f011 fe0b 	bl	8013c40 <snprintf>
 800202a:	4603      	mov	r3, r0
 800202c:	461a      	mov	r2, r3
 800202e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002030:	4413      	add	r3, r2
 8002032:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8002034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002036:	2bff      	cmp	r3, #255	@ 0xff
 8002038:	d82c      	bhi.n	8002094 <msg_printer+0xb0>
		return;
	idx += vsnprintf(&out_str[idx], sizeof(out_str) - idx, str, ap);
 800203a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800203c:	4a19      	ldr	r2, [pc, #100]	@ (80020a4 <msg_printer+0xc0>)
 800203e:	1898      	adds	r0, r3, r2
 8002040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002042:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	f011 fe9b 	bl	8013d84 <vsnprintf>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002054:	4413      	add	r3, r2
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8002058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800205a:	2bff      	cmp	r3, #255	@ 0xff
 800205c:	d81c      	bhi.n	8002098 <msg_printer+0xb4>
		return;
	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "\r\n");
 800205e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002060:	4a10      	ldr	r2, [pc, #64]	@ (80020a4 <msg_printer+0xc0>)
 8002062:	1898      	adds	r0, r3, r2
 8002064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002066:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800206a:	4a11      	ldr	r2, [pc, #68]	@ (80020b0 <msg_printer+0xcc>)
 800206c:	4619      	mov	r1, r3
 800206e:	f011 fde7 	bl	8013c40 <snprintf>
 8002072:	4603      	mov	r3, r0
 8002074:	461a      	mov	r2, r3
 8002076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002078:	4413      	add	r3, r2
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 800207c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800207e:	2bff      	cmp	r3, #255	@ 0xff
 8002080:	d80c      	bhi.n	800209c <msg_printer+0xb8>
		return;

	// Transmit the message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*)out_str, idx, HAL_MAX_DELAY);
 8002082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002084:	b29a      	uxth	r2, r3
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	4906      	ldr	r1, [pc, #24]	@ (80020a4 <msg_printer+0xc0>)
 800208c:	4809      	ldr	r0, [pc, #36]	@ (80020b4 <msg_printer+0xd0>)
 800208e:	f00e ffb7 	bl	8011000 <HAL_UART_Transmit>
 8002092:	e004      	b.n	800209e <msg_printer+0xba>
		return;
 8002094:	bf00      	nop
 8002096:	e002      	b.n	800209e <msg_printer+0xba>
		return;
 8002098:	bf00      	nop
 800209a:	e000      	b.n	800209e <msg_printer+0xba>
		return;
 800209c:	bf00      	nop

#else
	(void)level, (void)str, (void)ap;
#endif
}
 800209e:	3730      	adds	r7, #48	@ 0x30
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bdb0      	pop	{r4, r5, r7, pc}
 80020a4:	20000e88 	.word	0x20000e88
 80020a8:	080186f0 	.word	0x080186f0
 80020ac:	080186bc 	.word	0x080186bc
 80020b0:	080186c0 	.word	0x080186c0
 80020b4:	20001074 	.word	0x20001074

080020b8 <activityName>:

const char * activityName(int act)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
	switch(act) {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3306      	adds	r3, #6
 80020c4:	2b0c      	cmp	r3, #12
 80020c6:	d835      	bhi.n	8002134 <activityName+0x7c>
 80020c8:	a201      	add	r2, pc, #4	@ (adr r2, 80020d0 <activityName+0x18>)
 80020ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ce:	bf00      	nop
 80020d0:	08002131 	.word	0x08002131
 80020d4:	0800212d 	.word	0x0800212d
 80020d8:	08002129 	.word	0x08002129
 80020dc:	08002125 	.word	0x08002125
 80020e0:	08002121 	.word	0x08002121
 80020e4:	0800211d 	.word	0x0800211d
 80020e8:	08002135 	.word	0x08002135
 80020ec:	08002105 	.word	0x08002105
 80020f0:	08002109 	.word	0x08002109
 80020f4:	0800210d 	.word	0x0800210d
 80020f8:	08002111 	.word	0x08002111
 80020fc:	08002115 	.word	0x08002115
 8002100:	08002119 	.word	0x08002119
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_BEGIN:          return "BEGIN IN_VEHICLE";
 8002104:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <activityName+0x8c>)
 8002106:	e016      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_BEGIN:             return "BEGIN WALKING";
 8002108:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <activityName+0x90>)
 800210a:	e014      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN:             return "BEGIN RUNNING";
 800210c:	4b0f      	ldr	r3, [pc, #60]	@ (800214c <activityName+0x94>)
 800210e:	e012      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN:          return "BEGIN ON_BICYCLE";
 8002110:	4b0f      	ldr	r3, [pc, #60]	@ (8002150 <activityName+0x98>)
 8002112:	e010      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN:                return "BEGIN TILT";
 8002114:	4b0f      	ldr	r3, [pc, #60]	@ (8002154 <activityName+0x9c>)
 8002116:	e00e      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN:               return "BEGIN STILL";
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <activityName+0xa0>)
 800211a:	e00c      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_END:            return "END IN_VEHICLE";
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <activityName+0xa4>)
 800211e:	e00a      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_END:               return "END WALKING";
 8002120:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <activityName+0xa8>)
 8002122:	e008      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_END:               return "END RUNNING";
 8002124:	4b0f      	ldr	r3, [pc, #60]	@ (8002164 <activityName+0xac>)
 8002126:	e006      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_END:            return "END ON_BICYCLE";
 8002128:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <activityName+0xb0>)
 800212a:	e004      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_END:                  return "END TILT";
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <activityName+0xb4>)
 800212e:	e002      	b.n	8002136 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_END:                 return "END STILL";
 8002130:	4b0f      	ldr	r3, [pc, #60]	@ (8002170 <activityName+0xb8>)
 8002132:	e000      	b.n	8002136 <activityName+0x7e>
	default:                                                 return "unknown activity!";
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <activityName+0xbc>)
	}
}
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	08018708 	.word	0x08018708
 8002148:	0801871c 	.word	0x0801871c
 800214c:	0801872c 	.word	0x0801872c
 8002150:	0801873c 	.word	0x0801873c
 8002154:	08018750 	.word	0x08018750
 8002158:	0801875c 	.word	0x0801875c
 800215c:	08018768 	.word	0x08018768
 8002160:	08018778 	.word	0x08018778
 8002164:	08018784 	.word	0x08018784
 8002168:	08018790 	.word	0x08018790
 800216c:	080187a0 	.word	0x080187a0
 8002170:	080187ac 	.word	0x080187ac
 8002174:	080187b8 	.word	0x080187b8

08002178 <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	delay_us(us);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4618      	mov	r0, r3
 8002184:	f7fe ff0e 	bl	8000fa4 <delay_us>
}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void) {
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
//	return timer_get_counter(TIMEBASE_TIMER);
	return TIMEBASE_TIMER->CNT;
 8002194:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	2200      	movs	r2, #0
 800219c:	4618      	mov	r0, r3
 800219e:	4611      	mov	r1, r2
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
}
 80021a4:	4610      	mov	r0, r2
 80021a6:	4619      	mov	r1, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <ext_interrupt_cb>:

void ext_interrupt_cb(void * context, int int_num)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
	(void)context;
	last_irq_time = inv_icm20948_get_time_us();
 80021ba:	f7ff ffe9 	bl	8002190 <inv_icm20948_get_time_us>
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <ext_interrupt_cb+0x28>)
 80021c4:	601a      	str	r2, [r3, #0]
	irq_from_device = TO_MASK(int_num);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <ext_interrupt_cb+0x2c>)
 80021cc:	801a      	strh	r2, [r3, #0]
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000e84 	.word	0x20000e84
 80021dc:	20000948 	.word	0x20000948

080021e0 <HAL_GPIO_EXTI_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	80fb      	strh	r3, [r7, #6]
	ext_interrupt_cb(0, ACCEL_INT_Pin);
 80021ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021ee:	2000      	movs	r0, #0
 80021f0:	f7ff ffde 	bl	80021b0 <ext_interrupt_cb>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <modify_register>:

void modify_register(struct inv_icm20948 * s, uint16_t reg, unsigned char mask, unsigned char value) {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	4608      	mov	r0, r1
 8002206:	4611      	mov	r1, r2
 8002208:	461a      	mov	r2, r3
 800220a:	4603      	mov	r3, r0
 800220c:	807b      	strh	r3, [r7, #2]
 800220e:	460b      	mov	r3, r1
 8002210:	707b      	strb	r3, [r7, #1]
 8002212:	4613      	mov	r3, r2
 8002214:	703b      	strb	r3, [r7, #0]
    unsigned char data[6];  // Adjust the size based on maximum data size needed
    unsigned char originalValue;

    // Read the current register value
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 8002216:	f107 0308 	add.w	r3, r7, #8
 800221a:	8879      	ldrh	r1, [r7, #2]
 800221c:	2201      	movs	r2, #1
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f00b fff6 	bl	800e210 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Read from %u : %u", reg, data[0]);
 8002224:	887a      	ldrh	r2, [r7, #2]
 8002226:	7a3b      	ldrb	r3, [r7, #8]
 8002228:	4919      	ldr	r1, [pc, #100]	@ (8002290 <modify_register+0x94>)
 800222a:	2003      	movs	r0, #3
 800222c:	f00c fa6c 	bl	800e708 <inv_msg>

    // Modify the register value based on mask and provided value
    originalValue = data[0];
 8002230:	7a3b      	ldrb	r3, [r7, #8]
 8002232:	73fb      	strb	r3, [r7, #15]
    data[0] = (originalValue & ~mask) | (value & mask);  // Apply mask: clear bits using ~mask, then set from value
 8002234:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8002238:	43db      	mvns	r3, r3
 800223a:	b25a      	sxtb	r2, r3
 800223c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002240:	4013      	ands	r3, r2
 8002242:	b25a      	sxtb	r2, r3
 8002244:	7839      	ldrb	r1, [r7, #0]
 8002246:	787b      	ldrb	r3, [r7, #1]
 8002248:	400b      	ands	r3, r1
 800224a:	b2db      	uxtb	r3, r3
 800224c:	b25b      	sxtb	r3, r3
 800224e:	4313      	orrs	r3, r2
 8002250:	b25b      	sxtb	r3, r3
 8002252:	b2db      	uxtb	r3, r3
 8002254:	723b      	strb	r3, [r7, #8]

    // Write the modified value back to the register
    inv_icm20948_write_single_mems_reg(s, reg, data[0]);
 8002256:	7a3a      	ldrb	r2, [r7, #8]
 8002258:	887b      	ldrh	r3, [r7, #2]
 800225a:	4619      	mov	r1, r3
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f00b ff7b 	bl	800e158 <inv_icm20948_write_single_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Wrote to %u : %u", reg, data[0]);
 8002262:	887a      	ldrh	r2, [r7, #2]
 8002264:	7a3b      	ldrb	r3, [r7, #8]
 8002266:	490b      	ldr	r1, [pc, #44]	@ (8002294 <modify_register+0x98>)
 8002268:	2003      	movs	r0, #3
 800226a:	f00c fa4d 	bl	800e708 <inv_msg>

    // Confirm the write by reading back the register
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 800226e:	f107 0308 	add.w	r3, r7, #8
 8002272:	8879      	ldrh	r1, [r7, #2]
 8002274:	2201      	movs	r2, #1
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f00b ffca 	bl	800e210 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Confirmed from %u : %u", reg, data[0]);
 800227c:	887a      	ldrh	r2, [r7, #2]
 800227e:	7a3b      	ldrb	r3, [r7, #8]
 8002280:	4905      	ldr	r1, [pc, #20]	@ (8002298 <modify_register+0x9c>)
 8002282:	2003      	movs	r0, #3
 8002284:	f00c fa40 	bl	800e708 <inv_msg>
}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	080187cc 	.word	0x080187cc
 8002294:	080187e0 	.word	0x080187e0
 8002298:	080187f4 	.word	0x080187f4

0800229c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022a0:	b672      	cpsid	i
}
 80022a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <Error_Handler+0x8>

080022a8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80022ac:	4b17      	ldr	r3, [pc, #92]	@ (800230c <MX_SPI3_Init+0x64>)
 80022ae:	4a18      	ldr	r2, [pc, #96]	@ (8002310 <MX_SPI3_Init+0x68>)
 80022b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022b2:	4b16      	ldr	r3, [pc, #88]	@ (800230c <MX_SPI3_Init+0x64>)
 80022b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022ba:	4b14      	ldr	r3, [pc, #80]	@ (800230c <MX_SPI3_Init+0x64>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <MX_SPI3_Init+0x64>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_SPI3_Init+0x64>)
 80022c8:	2202      	movs	r2, #2
 80022ca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <MX_SPI3_Init+0x64>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <MX_SPI3_Init+0x64>)
 80022d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022d8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_SPI3_Init+0x64>)
 80022dc:	2210      	movs	r2, #16
 80022de:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022e0:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <MX_SPI3_Init+0x64>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022e6:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_SPI3_Init+0x64>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ec:	4b07      	ldr	r3, [pc, #28]	@ (800230c <MX_SPI3_Init+0x64>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_SPI3_Init+0x64>)
 80022f4:	220a      	movs	r2, #10
 80022f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80022f8:	4804      	ldr	r0, [pc, #16]	@ (800230c <MX_SPI3_Init+0x64>)
 80022fa:	f00d fbad 	bl	800fa58 <HAL_SPI_Init>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002304:	f7ff ffca 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000f88 	.word	0x20000f88
 8002310:	40003c00 	.word	0x40003c00

08002314 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a19      	ldr	r2, [pc, #100]	@ (8002398 <HAL_SPI_MspInit+0x84>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d12c      	bne.n	8002390 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b18      	ldr	r3, [pc, #96]	@ (800239c <HAL_SPI_MspInit+0x88>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	4a17      	ldr	r2, [pc, #92]	@ (800239c <HAL_SPI_MspInit+0x88>)
 8002340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002344:	6413      	str	r3, [r2, #64]	@ 0x40
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <HAL_SPI_MspInit+0x88>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b11      	ldr	r3, [pc, #68]	@ (800239c <HAL_SPI_MspInit+0x88>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235a:	4a10      	ldr	r2, [pc, #64]	@ (800239c <HAL_SPI_MspInit+0x88>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6313      	str	r3, [r2, #48]	@ 0x30
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <HAL_SPI_MspInit+0x88>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800236e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002374:	2302      	movs	r3, #2
 8002376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237c:	2303      	movs	r3, #3
 800237e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002380:	2306      	movs	r3, #6
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002384:	f107 0314 	add.w	r3, r7, #20
 8002388:	4619      	mov	r1, r3
 800238a:	4805      	ldr	r0, [pc, #20]	@ (80023a0 <HAL_SPI_MspInit+0x8c>)
 800238c:	f00c fb66 	bl	800ea5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002390:	bf00      	nop
 8002392:	3728      	adds	r7, #40	@ 0x28
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40003c00 	.word	0x40003c00
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020800 	.word	0x40020800

080023a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b2:	4a0f      	ldr	r2, [pc, #60]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	603b      	str	r3, [r7, #0]
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023e2:	2007      	movs	r0, #7
 80023e4:	f00c faf8 	bl	800e9d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40023800 	.word	0x40023800

080023f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <NMI_Handler+0x4>

080023fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <MemManage_Handler+0x4>

0800240c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <BusFault_Handler+0x4>

08002414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <UsageFault_Handler+0x4>

0800241c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244a:	f00c f9d5 	bl	800e7f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <TIM2_IRQHandler+0x10>)
 800245a:	f00e f9c2 	bl	80107e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000fe4 	.word	0x20000fe4

08002468 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <TIM4_IRQHandler+0x10>)
 800246e:	f00e f9b8 	bl	80107e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	2000102c 	.word	0x2000102c

0800247c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002480:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002484:	f00c fc98 	bl	800edb8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INT_Pin);
 8002488:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800248c:	f00c fc94 	bl	800edb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}

08002494 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return 1;
 8002498:	2301      	movs	r3, #1
}
 800249a:	4618      	mov	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <_kill>:

int _kill(int pid, int sig)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ae:	f011 fe17 	bl	80140e0 <__errno>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2216      	movs	r2, #22
 80024b6:	601a      	str	r2, [r3, #0]
  return -1;
 80024b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <_exit>:

void _exit (int status)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024cc:	f04f 31ff 	mov.w	r1, #4294967295
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ffe7 	bl	80024a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024d6:	bf00      	nop
 80024d8:	e7fd      	b.n	80024d6 <_exit+0x12>

080024da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b086      	sub	sp, #24
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	e00a      	b.n	8002502 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024ec:	f3af 8000 	nop.w
 80024f0:	4601      	mov	r1, r0
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	1c5a      	adds	r2, r3, #1
 80024f6:	60ba      	str	r2, [r7, #8]
 80024f8:	b2ca      	uxtb	r2, r1
 80024fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	3301      	adds	r3, #1
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	429a      	cmp	r2, r3
 8002508:	dbf0      	blt.n	80024ec <_read+0x12>
  }

  return len;
 800250a:	687b      	ldr	r3, [r7, #4]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002520:	4618      	mov	r0, r3
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800253c:	605a      	str	r2, [r3, #4]
  return 0;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <_isatty>:

int _isatty(int file)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002554:	2301      	movs	r3, #1
}
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	60b9      	str	r1, [r7, #8]
 800256c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002584:	4a14      	ldr	r2, [pc, #80]	@ (80025d8 <_sbrk+0x5c>)
 8002586:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <_sbrk+0x60>)
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002590:	4b13      	ldr	r3, [pc, #76]	@ (80025e0 <_sbrk+0x64>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d102      	bne.n	800259e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002598:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <_sbrk+0x64>)
 800259a:	4a12      	ldr	r2, [pc, #72]	@ (80025e4 <_sbrk+0x68>)
 800259c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800259e:	4b10      	ldr	r3, [pc, #64]	@ (80025e0 <_sbrk+0x64>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4413      	add	r3, r2
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d207      	bcs.n	80025bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025ac:	f011 fd98 	bl	80140e0 <__errno>
 80025b0:	4603      	mov	r3, r0
 80025b2:	220c      	movs	r2, #12
 80025b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025b6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ba:	e009      	b.n	80025d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025bc:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <_sbrk+0x64>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025c2:	4b07      	ldr	r3, [pc, #28]	@ (80025e0 <_sbrk+0x64>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <_sbrk+0x64>)
 80025cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ce:	68fb      	ldr	r3, [r7, #12]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20020000 	.word	0x20020000
 80025dc:	00000400 	.word	0x00000400
 80025e0:	20000fe0 	.word	0x20000fe0
 80025e4:	20001888 	.word	0x20001888

080025e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ec:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <SystemInit+0x20>)
 80025ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f2:	4a05      	ldr	r2, [pc, #20]	@ (8002608 <SystemInit+0x20>)
 80025f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002620:	463b      	mov	r3, r7
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002628:	4b1d      	ldr	r3, [pc, #116]	@ (80026a0 <MX_TIM2_Init+0x94>)
 800262a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800262e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002630:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <MX_TIM2_Init+0x94>)
 8002632:	2200      	movs	r2, #0
 8002634:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002636:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <MX_TIM2_Init+0x94>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800263c:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <MX_TIM2_Init+0x94>)
 800263e:	f04f 32ff 	mov.w	r2, #4294967295
 8002642:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002644:	4b16      	ldr	r3, [pc, #88]	@ (80026a0 <MX_TIM2_Init+0x94>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264a:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <MX_TIM2_Init+0x94>)
 800264c:	2200      	movs	r2, #0
 800264e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002650:	4813      	ldr	r0, [pc, #76]	@ (80026a0 <MX_TIM2_Init+0x94>)
 8002652:	f00d ffd7 	bl	8010604 <HAL_TIM_Base_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800265c:	f7ff fe1e 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002664:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002666:	f107 0308 	add.w	r3, r7, #8
 800266a:	4619      	mov	r1, r3
 800266c:	480c      	ldr	r0, [pc, #48]	@ (80026a0 <MX_TIM2_Init+0x94>)
 800266e:	f00e f9a8 	bl	80109c2 <HAL_TIM_ConfigClockSource>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002678:	f7ff fe10 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267c:	2300      	movs	r3, #0
 800267e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002684:	463b      	mov	r3, r7
 8002686:	4619      	mov	r1, r3
 8002688:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <MX_TIM2_Init+0x94>)
 800268a:	f00e fbd9 	bl	8010e40 <HAL_TIMEx_MasterConfigSynchronization>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002694:	f7ff fe02 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002698:	bf00      	nop
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000fe4 	.word	0x20000fe4

080026a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026aa:	f107 0308 	add.w	r3, r7, #8
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b8:	463b      	mov	r3, r7
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026c2:	4a1e      	ldr	r2, [pc, #120]	@ (800273c <MX_TIM4_Init+0x98>)
 80026c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80026d2:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026d8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026da:	4b17      	ldr	r3, [pc, #92]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026dc:	2200      	movs	r2, #0
 80026de:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026e0:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026e6:	4814      	ldr	r0, [pc, #80]	@ (8002738 <MX_TIM4_Init+0x94>)
 80026e8:	f00d ff8c 	bl	8010604 <HAL_TIM_Base_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80026f2:	f7ff fdd3 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80026fc:	f107 0308 	add.w	r3, r7, #8
 8002700:	4619      	mov	r1, r3
 8002702:	480d      	ldr	r0, [pc, #52]	@ (8002738 <MX_TIM4_Init+0x94>)
 8002704:	f00e f95d 	bl	80109c2 <HAL_TIM_ConfigClockSource>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800270e:	f7ff fdc5 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800271a:	463b      	mov	r3, r7
 800271c:	4619      	mov	r1, r3
 800271e:	4806      	ldr	r0, [pc, #24]	@ (8002738 <MX_TIM4_Init+0x94>)
 8002720:	f00e fb8e 	bl	8010e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800272a:	f7ff fdb7 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	2000102c 	.word	0x2000102c
 800273c:	40000800 	.word	0x40000800

08002740 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002750:	d116      	bne.n	8002780 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4a19      	ldr	r2, [pc, #100]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6413      	str	r3, [r2, #64]	@ 0x40
 8002762:	4b17      	ldr	r3, [pc, #92]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800276e:	2200      	movs	r2, #0
 8002770:	2100      	movs	r1, #0
 8002772:	201c      	movs	r0, #28
 8002774:	f00c f93b 	bl	800e9ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002778:	201c      	movs	r0, #28
 800277a:	f00c f954 	bl	800ea26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800277e:	e01a      	b.n	80027b6 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <HAL_TIM_Base_MspInit+0x84>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d115      	bne.n	80027b6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	4a0b      	ldr	r2, [pc, #44]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 8002794:	f043 0304 	orr.w	r3, r3, #4
 8002798:	6413      	str	r3, [r2, #64]	@ 0x40
 800279a:	4b09      	ldr	r3, [pc, #36]	@ (80027c0 <HAL_TIM_Base_MspInit+0x80>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	201e      	movs	r0, #30
 80027ac:	f00c f91f 	bl	800e9ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80027b0:	201e      	movs	r0, #30
 80027b2:	f00c f938 	bl	800ea26 <HAL_NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	40000800 	.word	0x40000800

080027c8 <timer_configure_timebase>:
  }
}

/* USER CODE BEGIN 1 */
int timer_configure_timebase(TIM_HandleTypeDef* tim_baseHandle, uint32_t frequency)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t prescaler;
  
  /* Compute the prescaler value for the requested frequency */
	prescaler = (SystemCoreClock / 2 / frequency) - 1;
 80027d2:	4b30      	ldr	r3, [pc, #192]	@ (8002894 <timer_configure_timebase+0xcc>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	085a      	lsrs	r2, r3, #1
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	60fb      	str	r3, [r7, #12]
	if(prescaler > UINT16_MAX)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e8:	d302      	bcc.n	80027f0 <timer_configure_timebase+0x28>
		return -1;
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	e04c      	b.n	800288a <timer_configure_timebase+0xc2>

  if(tim_baseHandle->Instance==TIM2) {
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f8:	d120      	bne.n	800283c <timer_configure_timebase+0x74>
    htim2.Init.RepetitionCounter = 0x0000;
 80027fa:	4b27      	ldr	r3, [pc, #156]	@ (8002898 <timer_configure_timebase+0xd0>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	615a      	str	r2, [r3, #20]
    htim2.Init.Prescaler = (uint16_t)prescaler;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	b29b      	uxth	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	4b24      	ldr	r3, [pc, #144]	@ (8002898 <timer_configure_timebase+0xd0>)
 8002808:	605a      	str	r2, [r3, #4]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280a:	4b23      	ldr	r3, [pc, #140]	@ (8002898 <timer_configure_timebase+0xd0>)
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002810:	4b21      	ldr	r3, [pc, #132]	@ (8002898 <timer_configure_timebase+0xd0>)
 8002812:	2200      	movs	r2, #0
 8002814:	609a      	str	r2, [r3, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002816:	4b20      	ldr	r3, [pc, #128]	@ (8002898 <timer_configure_timebase+0xd0>)
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]

    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800281c:	2200      	movs	r2, #0
 800281e:	2105      	movs	r1, #5
 8002820:	201c      	movs	r0, #28
 8002822:	f00c f8e4 	bl	800e9ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002826:	201c      	movs	r0, #28
 8002828:	f00c f8fd 	bl	800ea26 <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800282c:	481a      	ldr	r0, [pc, #104]	@ (8002898 <timer_configure_timebase+0xd0>)
 800282e:	f00d fee9 	bl	8010604 <HAL_TIM_Base_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <timer_configure_timebase+0x74>
	{
      Error_Handler();
 8002838:	f7ff fd30 	bl	800229c <Error_Handler>
	}

  }

  if(tim_baseHandle->Instance==TIM4) {
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a16      	ldr	r2, [pc, #88]	@ (800289c <timer_configure_timebase+0xd4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d120      	bne.n	8002888 <timer_configure_timebase+0xc0>
    htim4.Init.RepetitionCounter = 0x0000;
 8002846:	4b16      	ldr	r3, [pc, #88]	@ (80028a0 <timer_configure_timebase+0xd8>)
 8002848:	2200      	movs	r2, #0
 800284a:	615a      	str	r2, [r3, #20]
    htim4.Init.Prescaler = (uint16_t)prescaler;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	b29b      	uxth	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <timer_configure_timebase+0xd8>)
 8002854:	605a      	str	r2, [r3, #4]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002856:	4b12      	ldr	r3, [pc, #72]	@ (80028a0 <timer_configure_timebase+0xd8>)
 8002858:	2200      	movs	r2, #0
 800285a:	611a      	str	r2, [r3, #16]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285c:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <timer_configure_timebase+0xd8>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002862:	4b0f      	ldr	r3, [pc, #60]	@ (80028a0 <timer_configure_timebase+0xd8>)
 8002864:	2200      	movs	r2, #0
 8002866:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002868:	480d      	ldr	r0, [pc, #52]	@ (80028a0 <timer_configure_timebase+0xd8>)
 800286a:	f00d fecb 	bl	8010604 <HAL_TIM_Base_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <timer_configure_timebase+0xb0>
    {
	  Error_Handler();
 8002874:	f7ff fd12 	bl	800229c <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002878:	2200      	movs	r2, #0
 800287a:	2105      	movs	r1, #5
 800287c:	201e      	movs	r0, #30
 800287e:	f00c f8b6 	bl	800e9ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002882:	201e      	movs	r0, #30
 8002884:	f00c f8cf 	bl	800ea26 <HAL_NVIC_EnableIRQ>

  }
  return 0;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000000 	.word	0x20000000
 8002898:	20000fe4 	.word	0x20000fe4
 800289c:	40000800 	.word	0x40000800
 80028a0:	2000102c 	.word	0x2000102c

080028a4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028aa:	4a12      	ldr	r2, [pc, #72]	@ (80028f4 <MX_USART2_UART_Init+0x50>)
 80028ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028ae:	4b10      	ldr	r3, [pc, #64]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028bc:	4b0c      	ldr	r3, [pc, #48]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028c2:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028c8:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028ca:	220c      	movs	r2, #12
 80028cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ce:	4b08      	ldr	r3, [pc, #32]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028da:	4805      	ldr	r0, [pc, #20]	@ (80028f0 <MX_USART2_UART_Init+0x4c>)
 80028dc:	f00e fb40 	bl	8010f60 <HAL_UART_Init>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028e6:	f7ff fcd9 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20001074 	.word	0x20001074
 80028f4:	40004400 	.word	0x40004400

080028f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b08a      	sub	sp, #40	@ 0x28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002900:	f107 0314 	add.w	r3, r7, #20
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a19      	ldr	r2, [pc, #100]	@ (800297c <HAL_UART_MspInit+0x84>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d12b      	bne.n	8002972 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	4b18      	ldr	r3, [pc, #96]	@ (8002980 <HAL_UART_MspInit+0x88>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	4a17      	ldr	r2, [pc, #92]	@ (8002980 <HAL_UART_MspInit+0x88>)
 8002924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002928:	6413      	str	r3, [r2, #64]	@ 0x40
 800292a:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <HAL_UART_MspInit+0x88>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <HAL_UART_MspInit+0x88>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	4a10      	ldr	r2, [pc, #64]	@ (8002980 <HAL_UART_MspInit+0x88>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6313      	str	r3, [r2, #48]	@ 0x30
 8002946:	4b0e      	ldr	r3, [pc, #56]	@ (8002980 <HAL_UART_MspInit+0x88>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002952:	230c      	movs	r3, #12
 8002954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002956:	2302      	movs	r3, #2
 8002958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295e:	2303      	movs	r3, #3
 8002960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002962:	2307      	movs	r3, #7
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002966:	f107 0314 	add.w	r3, r7, #20
 800296a:	4619      	mov	r1, r3
 800296c:	4805      	ldr	r0, [pc, #20]	@ (8002984 <HAL_UART_MspInit+0x8c>)
 800296e:	f00c f875 	bl	800ea5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002972:	bf00      	nop
 8002974:	3728      	adds	r7, #40	@ 0x28
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40004400 	.word	0x40004400
 8002980:	40023800 	.word	0x40023800
 8002984:	40020000 	.word	0x40020000

08002988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002988:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800298c:	f7ff fe2c 	bl	80025e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002990:	480c      	ldr	r0, [pc, #48]	@ (80029c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002992:	490d      	ldr	r1, [pc, #52]	@ (80029c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002994:	4a0d      	ldr	r2, [pc, #52]	@ (80029cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002998:	e002      	b.n	80029a0 <LoopCopyDataInit>

0800299a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800299a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800299c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800299e:	3304      	adds	r3, #4

080029a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029a4:	d3f9      	bcc.n	800299a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029a6:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029a8:	4c0a      	ldr	r4, [pc, #40]	@ (80029d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029ac:	e001      	b.n	80029b2 <LoopFillZerobss>

080029ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029b0:	3204      	adds	r2, #4

080029b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029b4:	d3fb      	bcc.n	80029ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80029b6:	f011 fb99 	bl	80140ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029ba:	f7fe fcdb 	bl	8001374 <main>
  bx  lr    
 80029be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029c8:	200008dc 	.word	0x200008dc
  ldr r2, =_sidata
 80029cc:	0801d970 	.word	0x0801d970
  ldr r2, =_sbss
 80029d0:	200008e0 	.word	0x200008e0
  ldr r4, =_ebss
 80029d4:	20001888 	.word	0x20001888

080029d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029d8:	e7fe      	b.n	80029d8 <ADC_IRQHandler>

080029da <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
	if(listener) {
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6852      	ldr	r2, [r2, #4]
 80029f2:	4611      	mov	r1, r2
 80029f4:	6838      	ldr	r0, [r7, #0]
 80029f6:	4798      	blx	r3
	}
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8002a00:	b5b0      	push	{r4, r5, r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 8002a0a:	4b10      	ldr	r3, [pc, #64]	@ (8002a4c <inv_icm20948_reset_states+0x4c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d005      	beq.n	8002a1e <inv_icm20948_reset_states+0x1e>
 8002a12:	4b0f      	ldr	r3, [pc, #60]	@ (8002a50 <inv_icm20948_reset_states+0x50>)
 8002a14:	4a0f      	ldr	r2, [pc, #60]	@ (8002a54 <inv_icm20948_reset_states+0x54>)
 8002a16:	21d8      	movs	r1, #216	@ 0xd8
 8002a18:	480f      	ldr	r0, [pc, #60]	@ (8002a58 <inv_icm20948_reset_states+0x58>)
 8002a1a:	f00e fead 	bl	8011778 <__assert_func>

	memset(s, 0, sizeof(*s));
 8002a1e:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 8002a22:	2100      	movs	r1, #0
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f011 faef 	bl	8014008 <memset>
	s->serif = *serif;
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	4614      	mov	r4, r2
 8002a30:	461d      	mov	r5, r3
 8002a32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a36:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a3a:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 8002a3e:	4a03      	ldr	r2, [pc, #12]	@ (8002a4c <inv_icm20948_reset_states+0x4c>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6013      	str	r3, [r2, #0]
}
 8002a44:	bf00      	nop
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a4c:	2000156c 	.word	0x2000156c
 8002a50:	0801880c 	.word	0x0801880c
 8002a54:	0801cf3c 	.word	0x0801cf3c
 8002a58:	08018824 	.word	0x08018824

08002a5c <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d86d      	bhi.n	8002b48 <idd_sensortype_2_driver+0xec>
 8002a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a74 <idd_sensortype_2_driver+0x18>)
 8002a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a72:	bf00      	nop
 8002a74:	08002b01 	.word	0x08002b01
 8002a78:	08002b29 	.word	0x08002b29
 8002a7c:	08002b41 	.word	0x08002b41
 8002a80:	08002b05 	.word	0x08002b05
 8002a84:	08002b49 	.word	0x08002b49
 8002a88:	08002b49 	.word	0x08002b49
 8002a8c:	08002b49 	.word	0x08002b49
 8002a90:	08002b49 	.word	0x08002b49
 8002a94:	08002b39 	.word	0x08002b39
 8002a98:	08002b3d 	.word	0x08002b3d
 8002a9c:	08002b21 	.word	0x08002b21
 8002aa0:	08002b49 	.word	0x08002b49
 8002aa4:	08002b49 	.word	0x08002b49
 8002aa8:	08002b09 	.word	0x08002b09
 8002aac:	08002b1d 	.word	0x08002b1d
 8002ab0:	08002b0d 	.word	0x08002b0d
 8002ab4:	08002b2d 	.word	0x08002b2d
 8002ab8:	08002b15 	.word	0x08002b15
 8002abc:	08002b19 	.word	0x08002b19
 8002ac0:	08002b25 	.word	0x08002b25
 8002ac4:	08002b49 	.word	0x08002b49
 8002ac8:	08002b35 	.word	0x08002b35
 8002acc:	08002b49 	.word	0x08002b49
 8002ad0:	08002b49 	.word	0x08002b49
 8002ad4:	08002b31 	.word	0x08002b31
 8002ad8:	08002b11 	.word	0x08002b11
 8002adc:	08002b49 	.word	0x08002b49
 8002ae0:	08002b45 	.word	0x08002b45
 8002ae4:	08002b49 	.word	0x08002b49
 8002ae8:	08002b49 	.word	0x08002b49
 8002aec:	08002b49 	.word	0x08002b49
 8002af0:	08002af9 	.word	0x08002af9
 8002af4:	08002afd 	.word	0x08002afd
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8002af8:	2302      	movs	r3, #2
 8002afa:	e026      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e024      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8002b00:	2300      	movs	r3, #0
 8002b02:	e022      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e020      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8002b08:	2304      	movs	r3, #4
 8002b0a:	e01e      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8002b0c:	2305      	movs	r3, #5
 8002b0e:	e01c      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8002b10:	2306      	movs	r3, #6
 8002b12:	e01a      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8002b14:	2307      	movs	r3, #7
 8002b16:	e018      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	e016      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8002b1c:	2309      	movs	r3, #9
 8002b1e:	e014      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8002b20:	230a      	movs	r3, #10
 8002b22:	e012      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8002b24:	230b      	movs	r3, #11
 8002b26:	e010      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8002b28:	230c      	movs	r3, #12
 8002b2a:	e00e      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8002b2c:	230d      	movs	r3, #13
 8002b2e:	e00c      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8002b30:	230e      	movs	r3, #14
 8002b32:	e00a      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8002b34:	230f      	movs	r3, #15
 8002b36:	e008      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 8002b38:	2310      	movs	r3, #16
 8002b3a:	e006      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8002b3c:	2311      	movs	r3, #17
 8002b3e:	e004      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8002b40:	2312      	movs	r3, #18
 8002b42:	e002      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 8002b44:	2313      	movs	r3, #19
 8002b46:	e000      	b.n	8002b4a <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 8002b48:	2314      	movs	r3, #20
	}
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop

08002b58 <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 8002b62:	79fb      	ldrb	r3, [r7, #7]
 8002b64:	2b13      	cmp	r3, #19
 8002b66:	d853      	bhi.n	8002c10 <idd_driver_2_sensortype+0xb8>
 8002b68:	a201      	add	r2, pc, #4	@ (adr r2, 8002b70 <idd_driver_2_sensortype+0x18>)
 8002b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6e:	bf00      	nop
 8002b70:	08002bc1 	.word	0x08002bc1
 8002b74:	08002bc5 	.word	0x08002bc5
 8002b78:	08002bc9 	.word	0x08002bc9
 8002b7c:	08002bcd 	.word	0x08002bcd
 8002b80:	08002bd1 	.word	0x08002bd1
 8002b84:	08002bd5 	.word	0x08002bd5
 8002b88:	08002bd9 	.word	0x08002bd9
 8002b8c:	08002bdd 	.word	0x08002bdd
 8002b90:	08002be1 	.word	0x08002be1
 8002b94:	08002be5 	.word	0x08002be5
 8002b98:	08002be9 	.word	0x08002be9
 8002b9c:	08002bed 	.word	0x08002bed
 8002ba0:	08002bf1 	.word	0x08002bf1
 8002ba4:	08002bf5 	.word	0x08002bf5
 8002ba8:	08002bf9 	.word	0x08002bf9
 8002bac:	08002bfd 	.word	0x08002bfd
 8002bb0:	08002c01 	.word	0x08002c01
 8002bb4:	08002c05 	.word	0x08002c05
 8002bb8:	08002c09 	.word	0x08002c09
 8002bbc:	08002c0d 	.word	0x08002c0d
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e026      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	e024      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 8002bc8:	2320      	movs	r3, #32
 8002bca:	e022      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 8002bcc:	2321      	movs	r3, #33	@ 0x21
 8002bce:	e020      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 8002bd0:	230e      	movs	r3, #14
 8002bd2:	e01e      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	e01c      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 8002bd8:	231a      	movs	r3, #26
 8002bda:	e01a      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 8002bdc:	2312      	movs	r3, #18
 8002bde:	e018      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 8002be0:	2313      	movs	r3, #19
 8002be2:	e016      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 8002be4:	230f      	movs	r3, #15
 8002be6:	e014      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 8002be8:	230b      	movs	r3, #11
 8002bea:	e012      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 8002bec:	2314      	movs	r3, #20
 8002bee:	e010      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e00e      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 8002bf4:	2311      	movs	r3, #17
 8002bf6:	e00c      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 8002bf8:	2319      	movs	r3, #25
 8002bfa:	e00a      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 8002bfc:	2316      	movs	r3, #22
 8002bfe:	e008      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8002c00:	2309      	movs	r3, #9
 8002c02:	e006      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 8002c04:	230a      	movs	r3, #10
 8002c06:	e004      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e002      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 8002c0c:	231c      	movs	r3, #28
 8002c0e:	e000      	b.n	8002c12 <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8002c10:	2341      	movs	r3, #65	@ 0x41
	}
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	7af8      	ldrb	r0, [r7, #11]
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4798      	blx	r3
 8002c40:	4603      	mov	r3, r0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b086      	sub	sp, #24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	607a      	str	r2, [r7, #4]
 8002c54:	603b      	str	r3, [r7, #0]
 8002c56:	460b      	mov	r3, r1
 8002c58:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	7af8      	ldrb	r0, [r7, #11]
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4798      	blx	r3
 8002c6a:	4603      	mov	r3, r0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8002c74:	b5b0      	push	{r4, r5, r7, lr}
 8002c76:	b08c      	sub	sp, #48	@ 0x30
 8002c78:	af02      	add	r7, sp, #8
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
 8002c80:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 8002c82:	4b14      	ldr	r3, [pc, #80]	@ (8002cd4 <inv_device_icm20948_init+0x60>)
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	4b14      	ldr	r3, [pc, #80]	@ (8002cd8 <inv_device_icm20948_init+0x64>)
 8002c88:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 8002c8e:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 8002c94:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 8002c9a:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 8002ca0:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 8002ca2:	f107 0110 	add.w	r1, r7, #16
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 f814 	bl	8002cdc <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	f103 040c 	add.w	r4, r3, #12
 8002cbc:	4615      	mov	r5, r2
 8002cbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cc2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002cc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002cca:	bf00      	nop
 8002ccc:	3728      	adds	r7, #40	@ 0x28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bdb0      	pop	{r4, r5, r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	08002c21 	.word	0x08002c21
 8002cd8:	08002c4b 	.word	0x08002c4b

08002cdc <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	@ 0x28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d105      	bne.n	8002cfc <inv_device_icm20948_init2+0x20>
 8002cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8002d9c <inv_device_icm20948_init2+0xc0>)
 8002cf2:	4a2b      	ldr	r2, [pc, #172]	@ (8002da0 <inv_device_icm20948_init2+0xc4>)
 8002cf4:	219c      	movs	r1, #156	@ 0x9c
 8002cf6:	482b      	ldr	r0, [pc, #172]	@ (8002da4 <inv_device_icm20948_init2+0xc8>)
 8002cf8:	f00e fd3e 	bl	8011778 <__assert_func>

	memset(self, 0, sizeof(*self));
 8002cfc:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8002d00:	2100      	movs	r1, #0
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f011 f980 	bl	8014008 <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	bf0c      	ite	eq
 8002d2e:	2301      	moveq	r3, #1
 8002d30:	2300      	movne	r3, #0
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4a1a      	ldr	r2, [pc, #104]	@ (8002da8 <inv_device_icm20948_init2+0xcc>)
 8002d40:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d54:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	3330      	adds	r3, #48	@ 0x30
 8002d5c:	f107 0210 	add.w	r2, r7, #16
 8002d60:	4611      	mov	r1, r2
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff fe4c 	bl	8002a00 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	3330      	adds	r3, #48	@ 0x30
 8002d84:	4618      	mov	r0, r3
 8002d86:	f008 ff8b 	bl	800bca0 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8002d8a:	220c      	movs	r2, #12
 8002d8c:	2103      	movs	r1, #3
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f000 fa68 	bl	8003264 <inv_device_icm20948_init_aux_compass>
#endif
}
 8002d94:	bf00      	nop
 8002d96:	3728      	adds	r7, #40	@ 0x28
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	08018858 	.word	0x08018858
 8002da0:	0801cf20 	.word	0x0801cf20
 8002da4:	08018860 	.word	0x08018860
 8002da8:	0801cec8 	.word	0x0801cec8

08002dac <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	3330      	adds	r3, #48	@ 0x30
 8002dbc:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <inv_device_icm20948_poll+0x24>)
 8002dbe:	68f9      	ldr	r1, [r7, #12]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f009 fd5f 	bl	800c884 <inv_icm20948_poll_sensor>
 8002dc6:	4603      	mov	r3, r0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	080033cd 	.word	0x080033cd

08002dd4 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <inv_device_icm20948_whoami+0x20>
 8002de8:	4b08      	ldr	r3, [pc, #32]	@ (8002e0c <inv_device_icm20948_whoami+0x38>)
 8002dea:	4a09      	ldr	r2, [pc, #36]	@ (8002e10 <inv_device_icm20948_whoami+0x3c>)
 8002dec:	21ca      	movs	r1, #202	@ 0xca
 8002dee:	4809      	ldr	r0, [pc, #36]	@ (8002e14 <inv_device_icm20948_whoami+0x40>)
 8002df0:	f00e fcc2 	bl	8011778 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	3330      	adds	r3, #48	@ 0x30
 8002df8:	6839      	ldr	r1, [r7, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f008 fef8 	bl	800bbf0 <inv_icm20948_get_whoami>
 8002e00:	4603      	mov	r3, r0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	0801888c 	.word	0x0801888c
 8002e10:	0801cf58 	.word	0x0801cf58
 8002e14:	08018860 	.word	0x08018860

08002e18 <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	int rc = 0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
 8002e24:	4910      	ldr	r1, [pc, #64]	@ (8002e68 <inv_device_icm20948_reset+0x50>)
 8002e26:	2004      	movs	r0, #4
 8002e28:	f00b fc6e 	bl	800e708 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f89d 	bl	8002f6c <inv_device_icm20948_cleanup>
 8002e32:	4602      	mov	r2, r0
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f818 	bl	8002e70 <inv_device_icm20948_setup>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	4906      	ldr	r1, [pc, #24]	@ (8002e6c <inv_device_icm20948_reset+0x54>)
 8002e52:	2001      	movs	r0, #1
 8002e54:	f00b fc58 	bl	800e708 <inv_msg>
		return rc;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	e000      	b.n	8002e5e <inv_device_icm20948_reset+0x46>
	}

	return 0;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	08018894 	.word	0x08018894
 8002e6c:	080188a8 	.word	0x080188a8

08002e70 <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 8002e7c:	4933      	ldr	r1, [pc, #204]	@ (8002f4c <inv_device_icm20948_setup+0xdc>)
 8002e7e:	2003      	movs	r0, #3
 8002e80:	f00b fc42 	bl	800e708 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 8002e84:	4932      	ldr	r1, [pc, #200]	@ (8002f50 <inv_device_icm20948_setup+0xe0>)
 8002e86:	2004      	movs	r0, #4
 8002e88:	f00b fc3e 	bl	800e708 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8002e8c:	f107 030f 	add.w	r3, r7, #15
 8002e90:	4619      	mov	r1, r3
 8002e92:	6978      	ldr	r0, [r7, #20]
 8002e94:	f7ff ff9e 	bl	8002dd4 <inv_device_icm20948_whoami>
 8002e98:	6138      	str	r0, [r7, #16]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d006      	beq.n	8002eae <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	492c      	ldr	r1, [pc, #176]	@ (8002f54 <inv_device_icm20948_setup+0xe4>)
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f00b fc2f 	bl	800e708 <inv_msg>
		return rc;
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	e049      	b.n	8002f42 <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d002      	beq.n	8002eba <inv_device_icm20948_setup+0x4a>
 8002eb4:	7bfb      	ldrb	r3, [r7, #15]
 8002eb6:	2bff      	cmp	r3, #255	@ 0xff
 8002eb8:	d108      	bne.n	8002ecc <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4926      	ldr	r1, [pc, #152]	@ (8002f58 <inv_device_icm20948_setup+0xe8>)
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	f00b fc21 	bl	800e708 <inv_msg>
		return INV_ERROR;
 8002ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eca:	e03a      	b.n	8002f42 <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4922      	ldr	r1, [pc, #136]	@ (8002f5c <inv_device_icm20948_setup+0xec>)
 8002ed2:	2003      	movs	r0, #3
 8002ed4:	f00b fc18 	bl	800e708 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	3330      	adds	r3, #48	@ 0x30
 8002edc:	4618      	mov	r0, r3
 8002ede:	f008 fe97 	bl	800bc10 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 8002ee2:	491f      	ldr	r1, [pc, #124]	@ (8002f60 <inv_device_icm20948_setup+0xf0>)
 8002ee4:	2004      	movs	r0, #4
 8002ee6:	f00b fc0f 	bl	800e708 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 8002efc:	461a      	mov	r2, r3
 8002efe:	f008 ff00 	bl	800bd02 <inv_icm20948_initialize>
 8002f02:	6138      	str	r0, [r7, #16]
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d114      	bne.n	8002f34 <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	3330      	adds	r3, #48	@ 0x30
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f009 fa22 	bl	800c358 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	3330      	adds	r3, #48	@ 0x30
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f008 ff19 	bl	800bd50 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	3330      	adds	r3, #48	@ 0x30
 8002f22:	4618      	mov	r0, r3
 8002f24:	f008 febc 	bl	800bca0 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 8002f28:	490e      	ldr	r1, [pc, #56]	@ (8002f64 <inv_device_icm20948_setup+0xf4>)
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	f00b fbec 	bl	800e708 <inv_msg>

	return 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e006      	b.n	8002f42 <inv_device_icm20948_setup+0xd2>
		goto error;
 8002f34:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	490b      	ldr	r1, [pc, #44]	@ (8002f68 <inv_device_icm20948_setup+0xf8>)
 8002f3a:	2001      	movs	r0, #1
 8002f3c:	f00b fbe4 	bl	800e708 <inv_msg>

	return rc;
 8002f40:	693b      	ldr	r3, [r7, #16]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	080188c4 	.word	0x080188c4
 8002f50:	080188dc 	.word	0x080188dc
 8002f54:	080188f0 	.word	0x080188f0
 8002f58:	08018914 	.word	0x08018914
 8002f5c:	08018944 	.word	0x08018944
 8002f60:	08018958 	.word	0x08018958
 8002f64:	0801897c 	.word	0x0801897c
 8002f68:	08018990 	.word	0x08018990

08002f6c <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	int i = 0;
 8002f74:	2300      	movs	r3, #0
 8002f76:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	e00e      	b.n	8002fa0 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 8002f82:	68f9      	ldr	r1, [r7, #12]
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 f87f 	bl	8003088 <inv_device_icm20948_ping_sensor>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d104      	bne.n	8002f9a <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 8002f90:	2200      	movs	r2, #0
 8002f92:	68f9      	ldr	r1, [r7, #12]
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f8cc 	bl	8003132 <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b40      	cmp	r3, #64	@ 0x40
 8002fa4:	dded      	ble.n	8002f82 <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	3330      	adds	r3, #48	@ 0x30
 8002faa:	4618      	mov	r0, r3
 8002fac:	f009 f9ea 	bl	800c384 <inv_icm20948_soft_reset>
 8002fb0:	4603      	mov	r3, r0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
 8002fc6:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	3330      	adds	r3, #48	@ 0x30
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	b292      	uxth	r2, r2
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f009 fa75 	bl	800c4c6 <inv_icm20948_load>
 8002fdc:	4603      	mov	r3, r0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 8002ff6:	6839      	ldr	r1, [r7, #0]
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f845 	bl	8003088 <inv_device_icm20948_ping_sensor>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 8003004:	f06f 030a 	mvn.w	r3, #10
 8003008:	e037      	b.n	800307a <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b20      	cmp	r3, #32
 800300e:	d00e      	beq.n	800302e <inv_device_icm20948_self_test+0x46>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d00b      	beq.n	800302e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b21      	cmp	r3, #33	@ 0x21
 800301a:	d008      	beq.n	800302e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	2b04      	cmp	r3, #4
 8003020:	d005      	beq.n	800302e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b02      	cmp	r3, #2
 8003026:	d002      	beq.n	800302e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 8003028:	f06f 030a 	mvn.w	r3, #10
 800302c:	e025      	b.n	800307a <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 8003038:	4912      	ldr	r1, [pc, #72]	@ (8003084 <inv_device_icm20948_self_test+0x9c>)
 800303a:	2002      	movs	r0, #2
 800303c:	f00b fb64 	bl	800e708 <inv_msg>
		return INV_ERROR_SUCCESS;
 8003040:	2300      	movs	r3, #0
 8003042:	e01a      	b.n	800307a <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff ff91 	bl	8002f6c <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	3330      	adds	r3, #48	@ 0x30
 800304e:	4618      	mov	r0, r3
 8003050:	f008 fc00 	bl	800b854 <inv_icm20948_run_selftest>
 8003054:	4603      	mov	r3, r0
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	2b07      	cmp	r3, #7
 800305c:	d106      	bne.n	800306c <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		rc = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	e002      	b.n	8003072 <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 800306c:	f04f 33ff 	mov.w	r3, #4294967295
 8003070:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff fed0 	bl	8002e18 <inv_device_icm20948_reset>
	return rc;
 8003078:	68fb      	ldr	r3, [r7, #12]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	080189b4 	.word	0x080189b4

08003088 <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b20      	cmp	r3, #32
 800309a:	d029      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b21      	cmp	r3, #33	@ 0x21
 80030a0:	d026      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b0f      	cmp	r3, #15
 80030a6:	d023      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d020      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	2b04      	cmp	r3, #4
 80030b2:	d01d      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	2b10      	cmp	r3, #16
 80030b8:	d01a      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b11      	cmp	r3, #17
 80030be:	d017      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b12      	cmp	r3, #18
 80030c4:	d014      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	2b13      	cmp	r3, #19
 80030ca:	d011      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	2b1c      	cmp	r3, #28
 80030d0:	d00e      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b19      	cmp	r3, #25
 80030d6:	d00b      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	2b1a      	cmp	r3, #26
 80030dc:	d008      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b09      	cmp	r3, #9
 80030e2:	d005      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	2b0a      	cmp	r3, #10
 80030e8:	d002      	beq.n	80030f0 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b16      	cmp	r3, #22
 80030ee:	d101      	bne.n	80030f4 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	e01a      	b.n	800312a <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d00b      	beq.n	8003112 <inv_device_icm20948_ping_sensor+0x8a>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b0e      	cmp	r3, #14
 80030fe:	d008      	beq.n	8003112 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	2b14      	cmp	r3, #20
 8003104:	d005      	beq.n	8003112 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	2b03      	cmp	r3, #3
 800310a:	d002      	beq.n	8003112 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2b0b      	cmp	r3, #11
 8003110:	d109      	bne.n	8003126 <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	3330      	adds	r3, #48	@ 0x30
 8003116:	4618      	mov	r0, r3
 8003118:	f001 fa46 	bl	80045a8 <inv_icm20948_compass_isconnected>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 8003122:	2300      	movs	r3, #0
 8003124:	e001      	b.n	800312a <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 8003126:	f06f 030a 	mvn.w	r3, #10
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 8003132:	b590      	push	{r4, r7, lr}
 8003134:	b087      	sub	sp, #28
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003148:	68b8      	ldr	r0, [r7, #8]
 800314a:	f7ff fc87 	bl	8002a5c <idd_sensortype_2_driver>
 800314e:	4603      	mov	r3, r0
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	4619      	mov	r1, r3
 8003154:	4620      	mov	r0, r4
 8003156:	f009 f929 	bl	800c3ac <inv_icm20948_enable_sensor>
 800315a:	4603      	mov	r3, r0
}
 800315c:	4618      	mov	r0, r3
 800315e:	371c      	adds	r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	bd90      	pop	{r4, r7, pc}

08003164 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 8003164:	b590      	push	{r4, r7, lr}
 8003166:	b087      	sub	sp, #28
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a0b      	ldr	r2, [pc, #44]	@ (80031a4 <inv_device_icm20948_set_sensor_period_us+0x40>)
 8003178:	fba2 2303 	umull	r2, r3, r2, r3
 800317c:	099b      	lsrs	r3, r3, #6
 800317e:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003186:	68b8      	ldr	r0, [r7, #8]
 8003188:	f7ff fc68 	bl	8002a5c <idd_sensortype_2_driver>
 800318c:	4603      	mov	r3, r0
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	4619      	mov	r1, r3
 8003192:	4620      	mov	r0, r4
 8003194:	f009 f937 	bl	800c406 <inv_icm20948_set_sensor_period>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd90      	pop	{r4, r7, pc}
 80031a2:	bf00      	nop
 80031a4:	10624dd3 	.word	0x10624dd3

080031a8 <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	3330      	adds	r3, #48	@ 0x30
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	b292      	uxth	r2, r2
 80031c0:	4611      	mov	r1, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f009 f958 	bl	800c478 <inv_icm20948_enable_batch_timeout>
 80031c8:	4603      	mov	r3, r0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 80031d2:	b590      	push	{r4, r7, lr}
 80031d4:	b087      	sub	sp, #28
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80031e8:	68b8      	ldr	r0, [r7, #8]
 80031ea:	f7ff fc37 	bl	8002a5c <idd_sensortype_2_driver>
 80031ee:	4603      	mov	r3, r0
 80031f0:	461a      	mov	r2, r3
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4620      	mov	r0, r4
 80031f6:	f009 f80b 	bl	800c210 <inv_icm20948_set_matrix>
 80031fa:	4603      	mov	r3, r0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	371c      	adds	r7, #28
 8003200:	46bd      	mov	sp, r7
 8003202:	bd90      	pop	{r4, r7, pc}

08003204 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	4613      	mov	r3, r2
 8003212:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800321e:	88fb      	ldrh	r3, [r7, #6]
 8003220:	b2d9      	uxtb	r1, r3
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	f00a fe7a 	bl	800df1e <inv_icm20948_write_reg>
 800322a:	4603      	mov	r3, r0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800324e:	88fb      	ldrh	r3, [r7, #6]
 8003250:	b2d9      	uxtb	r1, r3
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	f00a fe4f 	bl	800def8 <inv_icm20948_read_reg>
 800325a:	4603      	mov	r3, r0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	4613      	mov	r3, r2
 8003270:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	3330      	adds	r3, #48	@ 0x30
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	b2d1      	uxtb	r1, r2
 800327a:	79fa      	ldrb	r2, [r7, #7]
 800327c:	4618      	mov	r0, r3
 800327e:	f000 fed1 	bl	8004024 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 8003282:	bf00      	nop
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 800328a:	b590      	push	{r4, r7, lr}
 800328c:	b08b      	sub	sp, #44	@ 0x2c
 800328e:	af00      	add	r7, sp, #0
 8003290:	60f8      	str	r0, [r7, #12]
 8003292:	60b9      	str	r1, [r7, #8]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 800329c:	2300      	movs	r3, #0
 800329e:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b07      	cmp	r3, #7
 80032a4:	d034      	beq.n	8003310 <inv_device_icm20948_set_sensor_config+0x86>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b07      	cmp	r3, #7
 80032aa:	dc4a      	bgt.n	8003342 <inv_device_icm20948_set_sensor_config+0xb8>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d039      	beq.n	8003326 <inv_device_icm20948_set_sensor_config+0x9c>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b05      	cmp	r3, #5
 80032b6:	d144      	bne.n	8003342 <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80032be:	68b8      	ldr	r0, [r7, #8]
 80032c0:	f7ff fbcc 	bl	8002a5c <idd_sensortype_2_driver>
 80032c4:	4603      	mov	r3, r0
 80032c6:	4619      	mov	r1, r3
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	461a      	mov	r2, r3
 80032ce:	4620      	mov	r0, r4
 80032d0:	f008 fec2 	bl	800c058 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 80032d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d6:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80032da:	68b8      	ldr	r0, [r7, #8]
 80032dc:	f7ff fbbe 	bl	8002a5c <idd_sensortype_2_driver>
 80032e0:	4603      	mov	r3, r0
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	4619      	mov	r1, r3
 80032e6:	4620      	mov	r0, r4
 80032e8:	f008 fd43 	bl	800bd72 <inv_icm20948_set_fsr>
 80032ec:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80032f4:	68b8      	ldr	r0, [r7, #8]
 80032f6:	f7ff fbb1 	bl	8002a5c <idd_sensortype_2_driver>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4619      	mov	r1, r3
 80032fe:	f107 0314 	add.w	r3, r7, #20
 8003302:	461a      	mov	r2, r3
 8003304:	4620      	mov	r0, r4
 8003306:	f008 fe15 	bl	800bf34 <inv_icm20948_set_bias>
			break;
 800330a:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	e01a      	b.n	8003346 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	4619      	mov	r1, r3
 800331c:	4610      	mov	r0, r2
 800331e:	f008 ff2d 	bl	800c17c <inv_icm20948_set_lowpower_or_highperformance>
 8003322:	4603      	mov	r3, r0
 8003324:	e00f      	b.n	8003346 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800332c:	68b8      	ldr	r0, [r7, #8]
 800332e:	f7ff fb95 	bl	8002a5c <idd_sensortype_2_driver>
 8003332:	4603      	mov	r3, r0
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	4619      	mov	r1, r3
 8003338:	4620      	mov	r0, r4
 800333a:	f008 fdfb 	bl	800bf34 <inv_icm20948_set_bias>
 800333e:	4603      	mov	r3, r0
 8003340:	e001      	b.n	8003346 <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003346:	4618      	mov	r0, r3
 8003348:	372c      	adds	r7, #44	@ 0x2c
 800334a:	46bd      	mov	sp, r7
 800334c:	bd90      	pop	{r4, r7, pc}

0800334e <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 800334e:	b590      	push	{r4, r7, lr}
 8003350:	b087      	sub	sp, #28
 8003352:	af00      	add	r7, sp, #0
 8003354:	60f8      	str	r0, [r7, #12]
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b07      	cmp	r3, #7
 8003364:	d016      	beq.n	8003394 <inv_device_icm20948_get_sensor_config+0x46>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b07      	cmp	r3, #7
 800336a:	dc29      	bgt.n	80033c0 <inv_device_icm20948_get_sensor_config+0x72>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b03      	cmp	r3, #3
 8003370:	d018      	beq.n	80033a4 <inv_device_icm20948_get_sensor_config+0x56>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b05      	cmp	r3, #5
 8003376:	d123      	bne.n	80033c0 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800337e:	68b8      	ldr	r0, [r7, #8]
 8003380:	f7ff fb6c 	bl	8002a5c <idd_sensortype_2_driver>
 8003384:	4603      	mov	r3, r0
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	4619      	mov	r1, r3
 800338a:	4620      	mov	r0, r4
 800338c:	f008 fd64 	bl	800be58 <inv_icm20948_get_fsr>
 8003390:	4603      	mov	r3, r0
 8003392:	e017      	b.n	80033c4 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	3330      	adds	r3, #48	@ 0x30
 8003398:	6839      	ldr	r1, [r7, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f008 ff08 	bl	800c1b0 <inv_icm20948_get_lowpower_or_highperformance>
 80033a0:	4603      	mov	r3, r0
 80033a2:	e00f      	b.n	80033c4 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80033aa:	68b8      	ldr	r0, [r7, #8]
 80033ac:	f7ff fb56 	bl	8002a5c <idd_sensortype_2_driver>
 80033b0:	4603      	mov	r3, r0
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	4619      	mov	r1, r3
 80033b6:	4620      	mov	r0, r4
 80033b8:	f008 fe4e 	bl	800c058 <inv_icm20948_get_bias>
 80033bc:	4603      	mov	r3, r0
 80033be:	e001      	b.n	80033c4 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	371c      	adds	r7, #28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd90      	pop	{r4, r7, pc}

080033cc <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b09e      	sub	sp, #120	@ 0x78
 80033d0:	af04      	add	r7, sp, #16
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	e9c7 2300 	strd	r2, r3, [r7]
 80033d8:	460b      	mov	r3, r1
 80033da:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 80033e0:	7afb      	ldrb	r3, [r7, #11]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff fbb8 	bl	8002b58 <idd_driver_2_sensortype>
 80033e8:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 80033ea:	f107 0310 	add.w	r3, r7, #16
 80033ee:	9302      	str	r3, [sp, #8]
 80033f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033fc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80033fe:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003400:	f000 f906 	bl	8003610 <build_sensor_event>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 800340a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f107 0210 	add.w	r2, r7, #16
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff fae0 	bl	80029da <inv_sensor_listener_notify>
	}
}
 800341a:	bf00      	nop
 800341c:	3768      	adds	r7, #104	@ 0x68
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
	...

08003424 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08a      	sub	sp, #40	@ 0x28
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	607a      	str	r2, [r7, #4]
 800342e:	603b      	str	r3, [r7, #0]
 8003430:	460b      	mov	r3, r1
 8003432:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 8003434:	7afb      	ldrb	r3, [r7, #11]
 8003436:	3b01      	subs	r3, #1
 8003438:	2b20      	cmp	r3, #32
 800343a:	f200 80e1 	bhi.w	8003600 <build_sensor_event_data+0x1dc>
 800343e:	a201      	add	r2, pc, #4	@ (adr r2, 8003444 <build_sensor_event_data+0x20>)
 8003440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003444:	0800355f 	.word	0x0800355f
 8003448:	08003579 	.word	0x08003579
 800344c:	080035e1 	.word	0x080035e1
 8003450:	08003545 	.word	0x08003545
 8003454:	08003601 	.word	0x08003601
 8003458:	08003601 	.word	0x08003601
 800345c:	08003601 	.word	0x08003601
 8003460:	08003601 	.word	0x08003601
 8003464:	0800355f 	.word	0x0800355f
 8003468:	0800355f 	.word	0x0800355f
 800346c:	08003593 	.word	0x08003593
 8003470:	08003601 	.word	0x08003601
 8003474:	08003601 	.word	0x08003601
 8003478:	08003507 	.word	0x08003507
 800347c:	080035ad 	.word	0x080035ad
 8003480:	080034c9 	.word	0x080034c9
 8003484:	080035c9 	.word	0x080035c9
 8003488:	080035c9 	.word	0x080035c9
 800348c:	080035d1 	.word	0x080035d1
 8003490:	08003593 	.word	0x08003593
 8003494:	08003601 	.word	0x08003601
 8003498:	080035c9 	.word	0x080035c9
 800349c:	08003601 	.word	0x08003601
 80034a0:	08003601 	.word	0x08003601
 80034a4:	080035c9 	.word	0x080035c9
 80034a8:	080035bd 	.word	0x080035bd
 80034ac:	08003601 	.word	0x08003601
 80034b0:	080035c9 	.word	0x080035c9
 80034b4:	08003601 	.word	0x08003601
 80034b8:	08003601 	.word	0x08003601
 80034bc:	08003601 	.word	0x08003601
 80034c0:	080035f1 	.word	0x080035f1
 80034c4:	080035f1 	.word	0x080035f1
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 80034c8:	f107 0310 	add.w	r3, r7, #16
 80034cc:	2218      	movs	r2, #24
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f010 fe33 	bl	801413c <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 80034d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d8:	3310      	adds	r3, #16
 80034da:	f107 0110 	add.w	r1, r7, #16
 80034de:	220c      	movs	r2, #12
 80034e0:	4618      	mov	r0, r3
 80034e2:	f010 fe2b 	bl	801413c <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 80034e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e8:	f103 001c 	add.w	r0, r3, #28
 80034ec:	f107 0310 	add.w	r3, r7, #16
 80034f0:	330c      	adds	r3, #12
 80034f2:	220c      	movs	r2, #12
 80034f4:	4619      	mov	r1, r3
 80034f6:	f010 fe21 	bl	801413c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 80034fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fc:	3328      	adds	r3, #40	@ 0x28
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	7812      	ldrb	r2, [r2, #0]
 8003502:	701a      	strb	r2, [r3, #0]
		break;
 8003504:	e07e      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 8003506:	f107 0310 	add.w	r3, r7, #16
 800350a:	2218      	movs	r2, #24
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4618      	mov	r0, r3
 8003510:	f010 fe14 	bl	801413c <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 8003514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003516:	3310      	adds	r3, #16
 8003518:	f107 0110 	add.w	r1, r7, #16
 800351c:	220c      	movs	r2, #12
 800351e:	4618      	mov	r0, r3
 8003520:	f010 fe0c 	bl	801413c <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 8003524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003526:	f103 001c 	add.w	r0, r3, #28
 800352a:	f107 0310 	add.w	r3, r7, #16
 800352e:	330c      	adds	r3, #12
 8003530:	220c      	movs	r2, #12
 8003532:	4619      	mov	r1, r3
 8003534:	f010 fe02 	bl	801413c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8003538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353a:	3328      	adds	r3, #40	@ 0x28
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	7812      	ldrb	r2, [r2, #0]
 8003540:	701a      	strb	r2, [r3, #0]
		break;
 8003542:	e05f      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	3310      	adds	r3, #16
 8003548:	220c      	movs	r2, #12
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4618      	mov	r0, r3
 800354e:	f010 fdf5 	bl	801413c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8003552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003554:	3328      	adds	r3, #40	@ 0x28
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	7812      	ldrb	r2, [r2, #0]
 800355a:	701a      	strb	r2, [r3, #0]
		break;
 800355c:	e052      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 800355e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003560:	3310      	adds	r3, #16
 8003562:	220c      	movs	r2, #12
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	4618      	mov	r0, r3
 8003568:	f010 fde8 	bl	801413c <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 800356c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356e:	3328      	adds	r3, #40	@ 0x28
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	7812      	ldrb	r2, [r2, #0]
 8003574:	701a      	strb	r2, [r3, #0]
		break;
 8003576:	e045      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 8003578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357a:	3310      	adds	r3, #16
 800357c:	220c      	movs	r2, #12
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	4618      	mov	r0, r3
 8003582:	f010 fddb 	bl	801413c <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 8003586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003588:	3328      	adds	r3, #40	@ 0x28
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	7812      	ldrb	r2, [r2, #0]
 800358e:	701a      	strb	r2, [r3, #0]
		break;
 8003590:	e038      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 8003592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003594:	3320      	adds	r3, #32
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800359c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359e:	3310      	adds	r3, #16
 80035a0:	2210      	movs	r2, #16
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f010 fdc9 	bl	801413c <memcpy>
		break;
 80035aa:	e02b      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80035ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ae:	3310      	adds	r3, #16
 80035b0:	2210      	movs	r2, #16
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f010 fdc1 	bl	801413c <memcpy>
		break;
 80035ba:	e023      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 80035bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035be:	3310      	adds	r3, #16
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	601a      	str	r2, [r3, #0]
		break;
 80035c6:	e01d      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 80035c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ca:	2201      	movs	r2, #1
 80035cc:	611a      	str	r2, [r3, #16]
		break;
 80035ce:	e019      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	3310      	adds	r3, #16
 80035d4:	2208      	movs	r2, #8
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4618      	mov	r0, r3
 80035da:	f010 fdaf 	bl	801413c <memcpy>
		break;
 80035de:	e011      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 80035e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e2:	3310      	adds	r3, #16
 80035e4:	220c      	movs	r2, #12
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f010 fda7 	bl	801413c <memcpy>
		break;
 80035ee:	e009      	b.n	8003604 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 80035f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f2:	3310      	adds	r3, #16
 80035f4:	220c      	movs	r2, #12
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f010 fd9f 	bl	801413c <memcpy>
		break;
 80035fe:	e001      	b.n	8003604 <build_sensor_event_data+0x1e0>
	default:
		return false;
 8003600:	2300      	movs	r3, #0
 8003602:	e000      	b.n	8003606 <build_sensor_event_data+0x1e2>
	}

	return true;
 8003604:	2301      	movs	r3, #1
}
 8003606:	4618      	mov	r0, r3
 8003608:	3728      	adds	r7, #40	@ 0x28
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop

08003610 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af02      	add	r7, sp, #8
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d106      	bne.n	8003632 <build_sensor_event+0x22>
 8003624:	4b17      	ldr	r3, [pc, #92]	@ (8003684 <build_sensor_event+0x74>)
 8003626:	4a18      	ldr	r2, [pc, #96]	@ (8003688 <build_sensor_event+0x78>)
 8003628:	f240 2135 	movw	r1, #565	@ 0x235
 800362c:	4817      	ldr	r0, [pc, #92]	@ (800368c <build_sensor_event+0x7c>)
 800362e:	f00e f8a3 	bl	8011778 <__assert_func>

	memset(event, 0, sizeof(*event));
 8003632:	2250      	movs	r2, #80	@ 0x50
 8003634:	2100      	movs	r1, #0
 8003636:	6a38      	ldr	r0, [r7, #32]
 8003638:	f010 fce6 	bl	8014008 <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	b2d9      	uxtb	r1, r3
 8003640:	6a3b      	ldr	r3, [r7, #32]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff feeb 	bl	8003424 <build_sensor_event_data>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d106      	bne.n	8003662 <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	490e      	ldr	r1, [pc, #56]	@ (8003690 <build_sensor_event+0x80>)
 8003658:	2002      	movs	r0, #2
 800365a:	f00b f855 	bl	800e708 <inv_msg>
		return false;
 800365e:	2300      	movs	r3, #0
 8003660:	e00b      	b.n	800367a <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 8003668:	6a39      	ldr	r1, [r7, #32]
 800366a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800366e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	2200      	movs	r2, #0
 8003676:	605a      	str	r2, [r3, #4]

	return true;
 8003678:	2301      	movs	r3, #1
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	080189d0 	.word	0x080189d0
 8003688:	0801cf74 	.word	0x0801cf74
 800368c:	08018860 	.word	0x08018860
 8003690:	080189d8 	.word	0x080189d8

08003694 <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036a2:	2b40      	cmp	r3, #64	@ 0x40
 80036a4:	d81a      	bhi.n	80036dc <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	0fd2      	lsrs	r2, r2, #31
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	4611      	mov	r1, r2
 80036b4:	4a0c      	ldr	r2, [pc, #48]	@ (80036e8 <inv_sensor_str+0x54>)
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	440b      	add	r3, r1
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d105      	bne.n	80036d2 <inv_sensor_str+0x3e>
 80036c6:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <inv_sensor_str+0x58>)
 80036c8:	4a09      	ldr	r2, [pc, #36]	@ (80036f0 <inv_sensor_str+0x5c>)
 80036ca:	2165      	movs	r1, #101	@ 0x65
 80036cc:	4809      	ldr	r0, [pc, #36]	@ (80036f4 <inv_sensor_str+0x60>)
 80036ce:	f00e f853 	bl	8011778 <__assert_func>

		if(s != 0)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <inv_sensor_str+0x48>
			return s;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	e000      	b.n	80036de <inv_sensor_str+0x4a>
	}

	return "";
 80036dc:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <inv_sensor_str+0x64>)
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	20000004 	.word	0x20000004
 80036ec:	08018a00 	.word	0x08018a00
 80036f0:	0801cf88 	.word	0x0801cf88
 80036f4:	08018a08 	.word	0x08018a08
 80036f8:	08018a2c 	.word	0x08018a2c

080036fc <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800370a:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003714:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800371e:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003728:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003732:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800373c:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003746:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003750:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800375a:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003764:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 8003776:	b590      	push	{r4, r7, lr}
 8003778:	b08d      	sub	sp, #52	@ 0x34
 800377a:	af00      	add	r7, sp, #0
 800377c:	60f8      	str	r0, [r7, #12]
 800377e:	60b9      	str	r1, [r7, #8]
 8003780:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d102      	bne.n	800378e <inv_icm20948_augmented_sensors_get_gravity+0x18>
 8003788:	f04f 33ff 	mov.w	r3, #4294967295
 800378c:	e053      	b.n	8003836 <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d102      	bne.n	800379a <inv_icm20948_augmented_sensors_get_gravity+0x24>
 8003794:	f04f 33ff 	mov.w	r3, #4294967295
 8003798:	e04d      	b.n	8003836 <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 800379a:	f107 0320 	add.w	r3, r7, #32
 800379e:	4619      	mov	r1, r3
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f004 fd23 	bl	80081ec <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80037ac:	f107 0210 	add.w	r2, r7, #16
 80037b0:	f107 0320 	add.w	r3, r7, #32
 80037b4:	4618      	mov	r0, r3
 80037b6:	f004 fa46 	bl	8007c46 <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	69f9      	ldr	r1, [r7, #28]
 80037be:	221e      	movs	r2, #30
 80037c0:	4618      	mov	r0, r3
 80037c2:	f005 f92e 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 80037c6:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	221e      	movs	r2, #30
 80037ce:	4618      	mov	r0, r3
 80037d0:	f005 f927 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 80037d4:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80037d6:	1ae3      	subs	r3, r4, r3
 80037d8:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80037da:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	69f9      	ldr	r1, [r7, #28]
 80037e4:	221e      	movs	r2, #30
 80037e6:	4618      	mov	r0, r3
 80037e8:	f005 f91b 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 80037ec:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	6979      	ldr	r1, [r7, #20]
 80037f2:	221e      	movs	r2, #30
 80037f4:	4618      	mov	r0, r3
 80037f6:	f005 f914 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 80037fa:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 80037fc:	4423      	add	r3, r4
 80037fe:	005a      	lsls	r2, r3, #1
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8003804:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8003806:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	6979      	ldr	r1, [r7, #20]
 800380c:	221e      	movs	r2, #30
 800380e:	4618      	mov	r0, r3
 8003810:	f005 f907 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 8003814:	4603      	mov	r3, r0
 8003816:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	69b9      	ldr	r1, [r7, #24]
 800381e:	221e      	movs	r2, #30
 8003820:	4618      	mov	r0, r3
 8003822:	f005 f8fe 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 8003826:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003828:	1ae3      	subs	r3, r4, r3
 800382a:	005a      	lsls	r2, r3, #1
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8003830:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003832:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3734      	adds	r7, #52	@ 0x34
 800383a:	46bd      	mov	sp, r7
 800383c:	bd90      	pop	{r4, r7, pc}

0800383e <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 800383e:	b480      	push	{r7}
 8003840:	b085      	sub	sp, #20
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 8003850:	f04f 33ff 	mov.w	r3, #4294967295
 8003854:	e027      	b.n	80038a6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d102      	bne.n	8003862 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 800385c:	f04f 33ff 	mov.w	r3, #4294967295
 8003860:	e021      	b.n	80038a6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d102      	bne.n	800386e <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
 800386c:	e01b      	b.n	80038a6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	1ad2      	subs	r2, r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3304      	adds	r3, #4
 8003880:	6819      	ldr	r1, [r3, #0]
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	3304      	adds	r3, #4
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	3304      	adds	r3, #4
 800388c:	1a8a      	subs	r2, r1, r2
 800388e:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3308      	adds	r3, #8
 8003894:	6819      	ldr	r1, [r3, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	3308      	adds	r3, #8
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	3308      	adds	r3, #8
 80038a0:	1a8a      	subs	r2, r1, r2
 80038a2:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
	...

080038b4 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 80038b4:	b590      	push	{r4, r7, lr}
 80038b6:	b093      	sub	sp, #76	@ 0x4c
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 80038be:	4b42      	ldr	r3, [pc, #264]	@ (80039c8 <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 80038c0:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d102      	bne.n	80038ce <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 80038c8:	f04f 33ff 	mov.w	r3, #4294967295
 80038cc:	e077      	b.n	80039be <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <inv_icm20948_augmented_sensors_get_orientation+0x26>
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
 80038d8:	e071      	b.n	80039be <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 80038da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80038de:	4619      	mov	r1, r3
 80038e0:	6838      	ldr	r0, [r7, #0]
 80038e2:	f004 fc83 	bl	80081ec <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 80038e6:	f107 020c 	add.w	r2, r7, #12
 80038ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f005 f902 	bl	8008afa <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	425b      	negs	r3, r3
 80038fa:	13da      	asrs	r2, r3, #15
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	13db      	asrs	r3, r3, #15
 8003900:	4619      	mov	r1, r3
 8003902:	4610      	mov	r0, r2
 8003904:	f005 fadc 	bl	8008ec0 <inv_icm20948_math_atan2_q15_fxp>
 8003908:	4603      	mov	r3, r0
 800390a:	005a      	lsls	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2210      	movs	r2, #16
 8003916:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003918:	4618      	mov	r0, r3
 800391a:	f005 f882 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 800391e:	4602      	mov	r2, r0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8003924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003926:	425b      	negs	r3, r3
 8003928:	13da      	asrs	r2, r3, #15
 800392a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800392c:	13db      	asrs	r3, r3, #15
 800392e:	4619      	mov	r1, r3
 8003930:	4610      	mov	r0, r2
 8003932:	f005 fac5 	bl	8008ec0 <inv_icm20948_math_atan2_q15_fxp>
 8003936:	4602      	mov	r2, r0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3304      	adds	r3, #4
 800393c:	0052      	lsls	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3304      	adds	r3, #4
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	1d1c      	adds	r4, r3, #4
 800394a:	2210      	movs	r2, #16
 800394c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800394e:	f005 f868 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 8003952:	4603      	mov	r3, r0
 8003954:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 8003956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003958:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800395a:	221e      	movs	r2, #30
 800395c:	4618      	mov	r0, r3
 800395e:	f005 f860 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 8003962:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8003964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003966:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 800396a:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 800396c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800396e:	f004 fc85 	bl	800827c <inv_icm20948_convert_fast_sqrt_fxp>
 8003972:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8003974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003976:	13da      	asrs	r2, r3, #15
 8003978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800397a:	13db      	asrs	r3, r3, #15
 800397c:	4619      	mov	r1, r3
 800397e:	4610      	mov	r0, r2
 8003980:	f005 fa9e 	bl	8008ec0 <inv_icm20948_math_atan2_q15_fxp>
 8003984:	4602      	mov	r2, r0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3308      	adds	r3, #8
 800398a:	0052      	lsls	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3308      	adds	r3, #8
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f103 0408 	add.w	r4, r3, #8
 800399a:	2210      	movs	r2, #16
 800399c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800399e:	f005 f840 	bl	8008a22 <inv_icm20948_convert_mult_qfix_fxp>
 80039a2:	4603      	mov	r3, r0
 80039a4:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	da06      	bge.n	80039bc <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 80039b6:	461a      	mov	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	374c      	adds	r7, #76	@ 0x4c
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd90      	pop	{r4, r7, pc}
 80039c6:	bf00      	nop
 80039c8:	00394bb8 	.word	0x00394bb8

080039cc <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	70fb      	strb	r3, [r7, #3]
 80039d8:	4613      	mov	r3, r2
 80039da:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 80039dc:	78fb      	ldrb	r3, [r7, #3]
 80039de:	3b03      	subs	r3, #3
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	f200 8204 	bhi.w	8003dee <inv_icm20948_augmented_sensors_set_odr+0x422>
 80039e6:	a201      	add	r2, pc, #4	@ (adr r2, 80039ec <inv_icm20948_augmented_sensors_set_odr+0x20>)
 80039e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ec:	08003ba3 	.word	0x08003ba3
 80039f0:	08003def 	.word	0x08003def
 80039f4:	08003def 	.word	0x08003def
 80039f8:	08003def 	.word	0x08003def
 80039fc:	08003def 	.word	0x08003def
 8003a00:	08003def 	.word	0x08003def
 8003a04:	08003a71 	.word	0x08003a71
 8003a08:	08003b3d 	.word	0x08003b3d
 8003a0c:	08003beb 	.word	0x08003beb
 8003a10:	08003def 	.word	0x08003def
 8003a14:	08003def 	.word	0x08003def
 8003a18:	08003def 	.word	0x08003def
 8003a1c:	08003ad7 	.word	0x08003ad7
 8003a20:	08003def 	.word	0x08003def
 8003a24:	08003def 	.word	0x08003def
 8003a28:	08003def 	.word	0x08003def
 8003a2c:	08003def 	.word	0x08003def
 8003a30:	08003def 	.word	0x08003def
 8003a34:	08003def 	.word	0x08003def
 8003a38:	08003def 	.word	0x08003def
 8003a3c:	08003def 	.word	0x08003def
 8003a40:	08003def 	.word	0x08003def
 8003a44:	08003d63 	.word	0x08003d63
 8003a48:	08003def 	.word	0x08003def
 8003a4c:	08003def 	.word	0x08003def
 8003a50:	08003def 	.word	0x08003def
 8003a54:	08003c33 	.word	0x08003c33
 8003a58:	08003cff 	.word	0x08003cff
 8003a5c:	08003da9 	.word	0x08003da9
 8003a60:	08003def 	.word	0x08003def
 8003a64:	08003def 	.word	0x08003def
 8003a68:	08003def 	.word	0x08003def
 8003a6c:	08003c99 	.word	0x08003c99
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	883a      	ldrh	r2, [r7, #0]
 8003a74:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003a78:	2109      	movs	r1, #9
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f001 f971 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <inv_icm20948_augmented_sensors_set_odr+0xca>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003a8c:	883a      	ldrh	r2, [r7, #0]
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	bf28      	it	cs
 8003a92:	4613      	movcs	r3, r2
 8003a94:	803b      	strh	r3, [r7, #0]
 8003a96:	210f      	movs	r1, #15
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f001 f962 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d007      	beq.n	8003ab4 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003aaa:	883a      	ldrh	r2, [r7, #0]
 8003aac:	4293      	cmp	r3, r2
 8003aae:	bf28      	it	cs
 8003ab0:	4613      	movcs	r3, r2
 8003ab2:	803b      	strh	r3, [r7, #0]
 8003ab4:	210a      	movs	r1, #10
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f001 f953 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 8197 	beq.w	8003df2 <inv_icm20948_augmented_sensors_set_odr+0x426>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003aca:	883a      	ldrh	r2, [r7, #0]
 8003acc:	4293      	cmp	r3, r2
 8003ace:	bf28      	it	cs
 8003ad0:	4613      	movcs	r3, r2
 8003ad2:	803b      	strh	r3, [r7, #0]
			break;
 8003ad4:	e18d      	b.n	8003df2 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	883a      	ldrh	r2, [r7, #0]
 8003ada:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003ade:	2109      	movs	r1, #9
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f001 f93e 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d007      	beq.n	8003afc <inv_icm20948_augmented_sensors_set_odr+0x130>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003af2:	883a      	ldrh	r2, [r7, #0]
 8003af4:	4293      	cmp	r3, r2
 8003af6:	bf28      	it	cs
 8003af8:	4613      	movcs	r3, r2
 8003afa:	803b      	strh	r3, [r7, #0]
 8003afc:	210f      	movs	r1, #15
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f001 f92f 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <inv_icm20948_augmented_sensors_set_odr+0x14e>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003b10:	883a      	ldrh	r2, [r7, #0]
 8003b12:	4293      	cmp	r3, r2
 8003b14:	bf28      	it	cs
 8003b16:	4613      	movcs	r3, r2
 8003b18:	803b      	strh	r3, [r7, #0]
 8003b1a:	210a      	movs	r1, #10
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f001 f920 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 8166 	beq.w	8003df6 <inv_icm20948_augmented_sensors_set_odr+0x42a>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003b30:	883a      	ldrh	r2, [r7, #0]
 8003b32:	4293      	cmp	r3, r2
 8003b34:	bf28      	it	cs
 8003b36:	4613      	movcs	r3, r2
 8003b38:	803b      	strh	r3, [r7, #0]
			break;
 8003b3a:	e15c      	b.n	8003df6 <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	883a      	ldrh	r2, [r7, #0]
 8003b40:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003b44:	2109      	movs	r1, #9
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f001 f90b 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d007      	beq.n	8003b62 <inv_icm20948_augmented_sensors_set_odr+0x196>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003b58:	883a      	ldrh	r2, [r7, #0]
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	bf28      	it	cs
 8003b5e:	4613      	movcs	r3, r2
 8003b60:	803b      	strh	r3, [r7, #0]
 8003b62:	210f      	movs	r1, #15
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f001 f8fc 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003b76:	883a      	ldrh	r2, [r7, #0]
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	bf28      	it	cs
 8003b7c:	4613      	movcs	r3, r2
 8003b7e:	803b      	strh	r3, [r7, #0]
 8003b80:	210a      	movs	r1, #10
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f001 f8ed 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 8135 	beq.w	8003dfa <inv_icm20948_augmented_sensors_set_odr+0x42e>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003b96:	883a      	ldrh	r2, [r7, #0]
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	bf28      	it	cs
 8003b9c:	4613      	movcs	r3, r2
 8003b9e:	803b      	strh	r3, [r7, #0]
			break;
 8003ba0:	e12b      	b.n	8003dfa <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	883a      	ldrh	r2, [r7, #0]
 8003ba6:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8003baa:	2103      	movs	r1, #3
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f001 f8d8 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d007      	beq.n	8003bc8 <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003bbe:	883a      	ldrh	r2, [r7, #0]
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	bf28      	it	cs
 8003bc4:	4613      	movcs	r3, r2
 8003bc6:	803b      	strh	r3, [r7, #0]
 8003bc8:	210b      	movs	r1, #11
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f001 f8c9 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 8113 	beq.w	8003dfe <inv_icm20948_augmented_sensors_set_odr+0x432>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003bde:	883a      	ldrh	r2, [r7, #0]
 8003be0:	4293      	cmp	r3, r2
 8003be2:	bf28      	it	cs
 8003be4:	4613      	movcs	r3, r2
 8003be6:	803b      	strh	r3, [r7, #0]
			break;
 8003be8:	e109      	b.n	8003dfe <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	883a      	ldrh	r2, [r7, #0]
 8003bee:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8003bf2:	2103      	movs	r1, #3
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f001 f8b4 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d007      	beq.n	8003c10 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003c06:	883a      	ldrh	r2, [r7, #0]
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	bf28      	it	cs
 8003c0c:	4613      	movcs	r3, r2
 8003c0e:	803b      	strh	r3, [r7, #0]
 8003c10:	210b      	movs	r1, #11
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f001 f8a5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 80f1 	beq.w	8003e02 <inv_icm20948_augmented_sensors_set_odr+0x436>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003c26:	883a      	ldrh	r2, [r7, #0]
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	bf28      	it	cs
 8003c2c:	4613      	movcs	r3, r2
 8003c2e:	803b      	strh	r3, [r7, #0]
			break;
 8003c30:	e0e7      	b.n	8003e02 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	883a      	ldrh	r2, [r7, #0]
 8003c36:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003c3a:	211d      	movs	r1, #29
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f001 f890 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <inv_icm20948_augmented_sensors_set_odr+0x28c>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003c4e:	883a      	ldrh	r2, [r7, #0]
 8003c50:	4293      	cmp	r3, r2
 8003c52:	bf28      	it	cs
 8003c54:	4613      	movcs	r3, r2
 8003c56:	803b      	strh	r3, [r7, #0]
 8003c58:	2123      	movs	r1, #35	@ 0x23
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f001 f881 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d007      	beq.n	8003c76 <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003c6c:	883a      	ldrh	r2, [r7, #0]
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	bf28      	it	cs
 8003c72:	4613      	movcs	r3, r2
 8003c74:	803b      	strh	r3, [r7, #0]
 8003c76:	211e      	movs	r1, #30
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f001 f872 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80c0 	beq.w	8003e06 <inv_icm20948_augmented_sensors_set_odr+0x43a>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003c8c:	883a      	ldrh	r2, [r7, #0]
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	bf28      	it	cs
 8003c92:	4613      	movcs	r3, r2
 8003c94:	803b      	strh	r3, [r7, #0]
			break;
 8003c96:	e0b6      	b.n	8003e06 <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	883a      	ldrh	r2, [r7, #0]
 8003c9c:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003ca0:	211d      	movs	r1, #29
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f001 f85d 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d007      	beq.n	8003cbe <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003cb4:	883a      	ldrh	r2, [r7, #0]
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	bf28      	it	cs
 8003cba:	4613      	movcs	r3, r2
 8003cbc:	803b      	strh	r3, [r7, #0]
 8003cbe:	2123      	movs	r1, #35	@ 0x23
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f001 f84e 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d007      	beq.n	8003cdc <inv_icm20948_augmented_sensors_set_odr+0x310>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003cd2:	883a      	ldrh	r2, [r7, #0]
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	bf28      	it	cs
 8003cd8:	4613      	movcs	r3, r2
 8003cda:	803b      	strh	r3, [r7, #0]
 8003cdc:	211e      	movs	r1, #30
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f001 f83f 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 808f 	beq.w	8003e0a <inv_icm20948_augmented_sensors_set_odr+0x43e>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003cf2:	883a      	ldrh	r2, [r7, #0]
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	bf28      	it	cs
 8003cf8:	4613      	movcs	r3, r2
 8003cfa:	803b      	strh	r3, [r7, #0]
			break;
 8003cfc:	e085      	b.n	8003e0a <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	883a      	ldrh	r2, [r7, #0]
 8003d02:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003d06:	211d      	movs	r1, #29
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f001 f82a 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <inv_icm20948_augmented_sensors_set_odr+0x358>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003d1a:	883a      	ldrh	r2, [r7, #0]
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	bf28      	it	cs
 8003d20:	4613      	movcs	r3, r2
 8003d22:	803b      	strh	r3, [r7, #0]
 8003d24:	2123      	movs	r1, #35	@ 0x23
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f001 f81b 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d007      	beq.n	8003d42 <inv_icm20948_augmented_sensors_set_odr+0x376>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003d38:	883a      	ldrh	r2, [r7, #0]
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	bf28      	it	cs
 8003d3e:	4613      	movcs	r3, r2
 8003d40:	803b      	strh	r3, [r7, #0]
 8003d42:	211e      	movs	r1, #30
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f001 f80c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d05e      	beq.n	8003e0e <inv_icm20948_augmented_sensors_set_odr+0x442>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003d56:	883a      	ldrh	r2, [r7, #0]
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	bf28      	it	cs
 8003d5c:	4613      	movcs	r3, r2
 8003d5e:	803b      	strh	r3, [r7, #0]
			break;
 8003d60:	e055      	b.n	8003e0e <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	883a      	ldrh	r2, [r7, #0]
 8003d66:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003d6a:	2119      	movs	r1, #25
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 fff8 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d007      	beq.n	8003d88 <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003d7e:	883a      	ldrh	r2, [r7, #0]
 8003d80:	4293      	cmp	r3, r2
 8003d82:	bf28      	it	cs
 8003d84:	4613      	movcs	r3, r2
 8003d86:	803b      	strh	r3, [r7, #0]
 8003d88:	211f      	movs	r1, #31
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 ffe9 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d03d      	beq.n	8003e12 <inv_icm20948_augmented_sensors_set_odr+0x446>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003d9c:	883a      	ldrh	r2, [r7, #0]
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	bf28      	it	cs
 8003da2:	4613      	movcs	r3, r2
 8003da4:	803b      	strh	r3, [r7, #0]
			break;
 8003da6:	e034      	b.n	8003e12 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	883a      	ldrh	r2, [r7, #0]
 8003dac:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003db0:	2119      	movs	r1, #25
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 ffd5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <inv_icm20948_augmented_sensors_set_odr+0x402>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003dc4:	883a      	ldrh	r2, [r7, #0]
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	bf28      	it	cs
 8003dca:	4613      	movcs	r3, r2
 8003dcc:	803b      	strh	r3, [r7, #0]
 8003dce:	211f      	movs	r1, #31
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 ffc6 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01c      	beq.n	8003e16 <inv_icm20948_augmented_sensors_set_odr+0x44a>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003de2:	883a      	ldrh	r2, [r7, #0]
 8003de4:	4293      	cmp	r3, r2
 8003de6:	bf28      	it	cs
 8003de8:	4613      	movcs	r3, r2
 8003dea:	803b      	strh	r3, [r7, #0]
			break;
 8003dec:	e013      	b.n	8003e16 <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8003dee:	bf00      	nop
 8003df0:	e012      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003df2:	bf00      	nop
 8003df4:	e010      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003df6:	bf00      	nop
 8003df8:	e00e      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003dfa:	bf00      	nop
 8003dfc:	e00c      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003dfe:	bf00      	nop
 8003e00:	e00a      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e02:	bf00      	nop
 8003e04:	e008      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e06:	bf00      	nop
 8003e08:	e006      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e0a:	bf00      	nop
 8003e0c:	e004      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e0e:	bf00      	nop
 8003e10:	e002      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e12:	bf00      	nop
 8003e14:	e000      	b.n	8003e18 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003e16:	bf00      	nop
	}

	return delayInMs;
 8003e18:	883b      	ldrh	r3, [r7, #0]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop

08003e24 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8003e32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e36:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 8003e38:	7afb      	ldrb	r3, [r7, #11]
 8003e3a:	3b03      	subs	r3, #3
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	f200 80eb 	bhi.w	8004018 <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8003e42:	a201      	add	r2, pc, #4	@ (adr r2, 8003e48 <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8003e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e48:	08003f91 	.word	0x08003f91
 8003e4c:	08004019 	.word	0x08004019
 8003e50:	08004019 	.word	0x08004019
 8003e54:	08004019 	.word	0x08004019
 8003e58:	08004019 	.word	0x08004019
 8003e5c:	08004019 	.word	0x08004019
 8003e60:	08003ecd 	.word	0x08003ecd
 8003e64:	08003ecd 	.word	0x08003ecd
 8003e68:	08003f91 	.word	0x08003f91
 8003e6c:	08004019 	.word	0x08004019
 8003e70:	08004019 	.word	0x08004019
 8003e74:	08004019 	.word	0x08004019
 8003e78:	08003ecd 	.word	0x08003ecd
 8003e7c:	08004019 	.word	0x08004019
 8003e80:	08004019 	.word	0x08004019
 8003e84:	08004019 	.word	0x08004019
 8003e88:	08004019 	.word	0x08004019
 8003e8c:	08004019 	.word	0x08004019
 8003e90:	08004019 	.word	0x08004019
 8003e94:	08004019 	.word	0x08004019
 8003e98:	08004019 	.word	0x08004019
 8003e9c:	08004019 	.word	0x08004019
 8003ea0:	08003fd5 	.word	0x08003fd5
 8003ea4:	08004019 	.word	0x08004019
 8003ea8:	08004019 	.word	0x08004019
 8003eac:	08004019 	.word	0x08004019
 8003eb0:	08003f2f 	.word	0x08003f2f
 8003eb4:	08003f2f 	.word	0x08003f2f
 8003eb8:	08003fd5 	.word	0x08003fd5
 8003ebc:	08004019 	.word	0x08004019
 8003ec0:	08004019 	.word	0x08004019
 8003ec4:	08004019 	.word	0x08004019
 8003ec8:	08003f2f 	.word	0x08003f2f
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 8003ecc:	2109      	movs	r1, #9
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 ff47 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <inv_icm20948_augmented_sensors_update_odr+0xc6>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003ee0:	8afa      	ldrh	r2, [r7, #22]
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	bf28      	it	cs
 8003ee6:	4613      	movcs	r3, r2
 8003ee8:	82fb      	strh	r3, [r7, #22]
 8003eea:	210f      	movs	r1, #15
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 ff38 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d007      	beq.n	8003f08 <inv_icm20948_augmented_sensors_update_odr+0xe4>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003efe:	8afa      	ldrh	r2, [r7, #22]
 8003f00:	4293      	cmp	r3, r2
 8003f02:	bf28      	it	cs
 8003f04:	4613      	movcs	r3, r2
 8003f06:	82fb      	strh	r3, [r7, #22]
 8003f08:	210a      	movs	r1, #10
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 ff29 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <inv_icm20948_augmented_sensors_update_odr+0x102>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003f1c:	8afa      	ldrh	r2, [r7, #22]
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	bf28      	it	cs
 8003f22:	4613      	movcs	r3, r2
 8003f24:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	8afa      	ldrh	r2, [r7, #22]
 8003f2a:	801a      	strh	r2, [r3, #0]
			break;
 8003f2c:	e075      	b.n	800401a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 8003f2e:	211d      	movs	r1, #29
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 ff16 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d007      	beq.n	8003f4c <inv_icm20948_augmented_sensors_update_odr+0x128>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003f42:	8afa      	ldrh	r2, [r7, #22]
 8003f44:	4293      	cmp	r3, r2
 8003f46:	bf28      	it	cs
 8003f48:	4613      	movcs	r3, r2
 8003f4a:	82fb      	strh	r3, [r7, #22]
 8003f4c:	2123      	movs	r1, #35	@ 0x23
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 ff07 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d007      	beq.n	8003f6a <inv_icm20948_augmented_sensors_update_odr+0x146>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003f60:	8afa      	ldrh	r2, [r7, #22]
 8003f62:	4293      	cmp	r3, r2
 8003f64:	bf28      	it	cs
 8003f66:	4613      	movcs	r3, r2
 8003f68:	82fb      	strh	r3, [r7, #22]
 8003f6a:	211e      	movs	r1, #30
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 fef8 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <inv_icm20948_augmented_sensors_update_odr+0x164>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003f7e:	8afa      	ldrh	r2, [r7, #22]
 8003f80:	4293      	cmp	r3, r2
 8003f82:	bf28      	it	cs
 8003f84:	4613      	movcs	r3, r2
 8003f86:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	8afa      	ldrh	r2, [r7, #22]
 8003f8c:	801a      	strh	r2, [r3, #0]
			break;
 8003f8e:	e044      	b.n	800401a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 8003f90:	2103      	movs	r1, #3
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 fee5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <inv_icm20948_augmented_sensors_update_odr+0x18a>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003fa4:	8afa      	ldrh	r2, [r7, #22]
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	bf28      	it	cs
 8003faa:	4613      	movcs	r3, r2
 8003fac:	82fb      	strh	r3, [r7, #22]
 8003fae:	210b      	movs	r1, #11
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 fed6 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d007      	beq.n	8003fcc <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003fc2:	8afa      	ldrh	r2, [r7, #22]
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	bf28      	it	cs
 8003fc8:	4613      	movcs	r3, r2
 8003fca:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	8afa      	ldrh	r2, [r7, #22]
 8003fd0:	801a      	strh	r2, [r3, #0]
			break;
 8003fd2:	e022      	b.n	800401a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 8003fd4:	2119      	movs	r1, #25
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 fec3 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003fe8:	8afa      	ldrh	r2, [r7, #22]
 8003fea:	4293      	cmp	r3, r2
 8003fec:	bf28      	it	cs
 8003fee:	4613      	movcs	r3, r2
 8003ff0:	82fb      	strh	r3, [r7, #22]
 8003ff2:	211f      	movs	r1, #31
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 feb4 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d007      	beq.n	8004010 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004006:	8afa      	ldrh	r2, [r7, #22]
 8004008:	4293      	cmp	r3, r2
 800400a:	bf28      	it	cs
 800400c:	4613      	movcs	r3, r2
 800400e:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	8afa      	ldrh	r2, [r7, #22]
 8004014:	801a      	strh	r2, [r3, #0]
			break;
 8004016:	e000      	b.n	800401a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 8004018:	bf00      	nop
	}

}
 800401a:	bf00      	nop
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop

08004024 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	460b      	mov	r3, r1
 800402e:	70fb      	strb	r3, [r7, #3]
 8004030:	4613      	mov	r3, r2
 8004032:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 8004034:	78fb      	ldrb	r3, [r7, #3]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d118      	bne.n	800406c <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2225      	movs	r2, #37	@ 0x25
 800403e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 8004042:	78ba      	ldrb	r2, [r7, #2]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	22ff      	movs	r2, #255	@ 0xff
 800405e:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	22ff      	movs	r2, #255	@ 0xff
 8004066:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 800406a:	e00c      	b.n	8004086 <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
	...

08004094 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af02      	add	r7, sp, #8
 800409a:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3350      	adds	r3, #80	@ 0x50
 80040a0:	2224      	movs	r2, #36	@ 0x24
 80040a2:	2100      	movs	r1, #0
 80040a4:	4618      	mov	r0, r3
 80040a6:	f00f ffaf 	bl	8014008 <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	334d      	adds	r3, #77	@ 0x4d
 80040ae:	2203      	movs	r2, #3
 80040b0:	2100      	movs	r1, #0
 80040b2:	4618      	mov	r0, r3
 80040b4:	f00f ffa8 	bl	8014008 <memset>
	s->secondary_state.scale = 0;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	f107 0308 	add.w	r3, r7, #8
 80040da:	9301      	str	r3, [sp, #4]
 80040dc:	2301      	movs	r3, #1
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	2300      	movs	r3, #0
 80040e2:	2100      	movs	r1, #0
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fcfb 	bl	8004ae0 <inv_icm20948_execute_read_secondary>
 80040ea:	60f8      	str	r0, [r7, #12]
	if (result) {
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	e03c      	b.n	8004170 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 80040f6:	7a3b      	ldrb	r3, [r7, #8]
 80040f8:	2b48      	cmp	r3, #72	@ 0x48
 80040fa:	d002      	beq.n	8004102 <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 80040fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004100:	e036      	b.n	8004170 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a1c      	ldr	r2, [pc, #112]	@ (8004178 <inv_icm20948_setup_compass_akm+0xe4>)
 8004106:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a1c      	ldr	r2, [pc, #112]	@ (800417c <inv_icm20948_setup_compass_akm+0xe8>)
 800410c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2231      	movs	r2, #49	@ 0x31
 8004112:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2280      	movs	r2, #128	@ 0x80
 800411a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2280      	movs	r2, #128	@ 0x80
 8004122:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2280      	movs	r2, #128	@ 0x80
 800412a:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004134:	b2da      	uxtb	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800413c:	4619      	mov	r1, r3
 800413e:	2300      	movs	r3, #0
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	460b      	mov	r3, r1
 8004144:	2101      	movs	r1, #1
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fd67 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 800414c:	60f8      	str	r0, [r7, #12]
	if (result)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	e00b      	b.n	8004170 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f99c 	bl	80044a6 <inv_icm20948_suspend_akm>
 800416e:	4603      	mov	r3, r0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	0801cfa0 	.word	0x0801cfa0
 800417c:	0801cf98 	.word	0x0801cf98

08004180 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b090      	sub	sp, #64	@ 0x40
 8004184:	af02      	add	r7, sp, #8
 8004186:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800418e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	334d      	adds	r3, #77	@ 0x4d
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 8004198:	f107 0310 	add.w	r3, r7, #16
 800419c:	2201      	movs	r2, #1
 800419e:	f240 1185 	movw	r1, #389	@ 0x185
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f00a f834 	bl	800e210 <inv_icm20948_read_mems_reg>
 80041a8:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80041aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d001      	beq.n	80041b4 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 80041b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b2:	e174      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 80041b4:	2200      	movs	r2, #0
 80041b6:	f240 1185 	movw	r1, #389	@ 0x185
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f009 ffcc 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80041c0:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80041c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 80041c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ca:	e168      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 80041cc:	f107 0310 	add.w	r3, r7, #16
 80041d0:	3301      	adds	r3, #1
 80041d2:	2201      	movs	r2, #1
 80041d4:	f240 1189 	movw	r1, #393	@ 0x189
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f00a f819 	bl	800e210 <inv_icm20948_read_mems_reg>
 80041de:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80041e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 80041e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e8:	e159      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 80041ea:	2200      	movs	r2, #0
 80041ec:	f240 1189 	movw	r1, #393	@ 0x189
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f009 ffb1 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80041f6:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80041f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 80041fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004200:	e14d      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 8004202:	f107 030f 	add.w	r3, r7, #15
 8004206:	2201      	movs	r2, #1
 8004208:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f009 ffff 	bl	800e210 <inv_icm20948_read_mems_reg>
 8004212:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 800421a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800421c:	e13f      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 800421e:	2200      	movs	r2, #0
 8004220:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f009 ff97 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800422a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800422c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 8004232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004234:	e133      	b.n	800449e <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 8004236:	2331      	movs	r3, #49	@ 0x31
 8004238:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 800423c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004240:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004244:	2100      	movs	r1, #0
 8004246:	9100      	str	r1, [sp, #0]
 8004248:	2100      	movs	r1, #0
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 fce5 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 8004250:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004254:	2b00      	cmp	r3, #0
 8004256:	f040 80e8 	bne.w	800442a <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004260:	2b23      	cmp	r3, #35	@ 0x23
 8004262:	d012      	beq.n	800428a <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800426a:	2b24      	cmp	r3, #36	@ 0x24
 800426c:	d00d      	beq.n	800428a <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 800426e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004272:	2340      	movs	r3, #64	@ 0x40
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	230c      	movs	r3, #12
 8004278:	2100      	movs	r1, #0
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 fccd 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 8004280:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 8004282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004284:	2b00      	cmp	r3, #0
 8004286:	f040 80d2 	bne.w	800442e <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 800428a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800428e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004292:	2110      	movs	r1, #16
 8004294:	9100      	str	r1, [sp, #0]
 8004296:	2100      	movs	r1, #0
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 fcbe 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 800429e:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 80042a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f040 80c5 	bne.w	8004432 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 80042a8:	230a      	movs	r3, #10
 80042aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 80042ae:	e022      	b.n	80042f6 <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 80042b0:	f643 2098 	movw	r0, #15000	@ 0x3a98
 80042b4:	f7fd ff60 	bl	8002178 <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 80042b8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80042bc:	f107 0314 	add.w	r3, r7, #20
 80042c0:	9301      	str	r3, [sp, #4]
 80042c2:	2301      	movs	r3, #1
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	2310      	movs	r3, #16
 80042c8:	2100      	movs	r1, #0
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fc08 	bl	8004ae0 <inv_icm20948_execute_read_secondary>
 80042d0:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 80042d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f040 80ae 	bne.w	8004436 <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 80042da:	7d3b      	ldrb	r3, [r7, #20]
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d105      	bne.n	80042f0 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 80042e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042e8:	3b01      	subs	r3, #1
 80042ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80042ee:	e002      	b.n	80042f6 <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 80042f0:	2300      	movs	r3, #0
 80042f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 80042f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1d8      	bne.n	80042b0 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 80042fe:	7d3b      	ldrb	r3, [r7, #20]
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b00      	cmp	r3, #0
 8004306:	d103      	bne.n	8004310 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 8004308:	f04f 33ff 	mov.w	r3, #4294967295
 800430c:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 800430e:	e09b      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 8004310:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004314:	f107 0314 	add.w	r3, r7, #20
 8004318:	9301      	str	r3, [sp, #4]
 800431a:	2306      	movs	r3, #6
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	2311      	movs	r3, #17
 8004320:	2100      	movs	r1, #0
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fbdc 	bl	8004ae0 <inv_icm20948_execute_read_secondary>
 8004328:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 800432a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800432c:	2b00      	cmp	r3, #0
 800432e:	f040 8084 	bne.w	800443a <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 8004332:	7d7b      	ldrb	r3, [r7, #21]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	b21a      	sxth	r2, r3
 8004338:	7d3b      	ldrb	r3, [r7, #20]
 800433a:	b21b      	sxth	r3, r3
 800433c:	4313      	orrs	r3, r2
 800433e:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 8004340:	7dfb      	ldrb	r3, [r7, #23]
 8004342:	021b      	lsls	r3, r3, #8
 8004344:	b21a      	sxth	r2, r3
 8004346:	7dbb      	ldrb	r3, [r7, #22]
 8004348:	b21b      	sxth	r3, r3
 800434a:	4313      	orrs	r3, r2
 800434c:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 800434e:	7e7b      	ldrb	r3, [r7, #25]
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	b21a      	sxth	r2, r3
 8004354:	7e3b      	ldrb	r3, [r7, #24]
 8004356:	b21b      	sxth	r3, r3
 8004358:	4313      	orrs	r3, r2
 800435a:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004362:	2b23      	cmp	r3, #35	@ 0x23
 8004364:	d102      	bne.n	800436c <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 8004366:	2307      	movs	r3, #7
 8004368:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800436a:	e001      	b.n	8004370 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 800436c:	2308      	movs	r3, #8
 800436e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8004370:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004376:	7812      	ldrb	r2, [r2, #0]
 8004378:	3280      	adds	r2, #128	@ 0x80
 800437a:	fb03 f202 	mul.w	r2, r3, r2
 800437e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004380:	fa42 f303 	asr.w	r3, r2, r3
 8004384:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 8004386:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800438a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800438c:	3201      	adds	r2, #1
 800438e:	7812      	ldrb	r2, [r2, #0]
 8004390:	3280      	adds	r2, #128	@ 0x80
 8004392:	fb03 f202 	mul.w	r2, r3, r2
 8004396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004398:	fa42 f303 	asr.w	r3, r2, r3
 800439c:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 800439e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80043a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a4:	3202      	adds	r2, #2
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	3280      	adds	r2, #128	@ 0x80
 80043aa:	fb03 f202 	mul.w	r2, r3, r2
 80043ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b0:	fa42 f303 	asr.w	r3, r2, r3
 80043b4:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 80043b6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	dc38      	bgt.n	800443e <inv_icm20948_check_akm_self_test+0x2be>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043d4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80043d8:	429a      	cmp	r2, r3
 80043da:	db30      	blt.n	800443e <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043e0:	3302      	adds	r3, #2
 80043e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043e6:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	dc29      	bgt.n	8004442 <inv_icm20948_check_akm_self_test+0x2c2>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043f2:	3302      	adds	r3, #2
 80043f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043f8:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	db20      	blt.n	8004442 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004404:	3304      	adds	r3, #4
 8004406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800440a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800440e:	429a      	cmp	r2, r3
 8004410:	dc19      	bgt.n	8004446 <inv_icm20948_check_akm_self_test+0x2c6>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004416:	3304      	adds	r3, #4
 8004418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800441c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004420:	429a      	cmp	r2, r3
 8004422:	db10      	blt.n	8004446 <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 8004424:	2300      	movs	r3, #0
 8004426:	637b      	str	r3, [r7, #52]	@ 0x34
 8004428:	e00e      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800442a:	bf00      	nop
 800442c:	e00c      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800442e:	bf00      	nop
 8004430:	e00a      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004432:	bf00      	nop
 8004434:	e008      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8004436:	bf00      	nop
 8004438:	e006      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800443a:	bf00      	nop
 800443c:	e004      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800443e:	bf00      	nop
 8004440:	e002      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004442:	bf00      	nop
 8004444:	e000      	b.n	8004448 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004446:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	2b23      	cmp	r3, #35	@ 0x23
 8004450:	d016      	beq.n	8004480 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004458:	2b24      	cmp	r3, #36	@ 0x24
 800445a:	d011      	beq.n	8004480 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004462:	2b25      	cmp	r3, #37	@ 0x25
 8004464:	d00c      	beq.n	8004480 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 8004466:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800446a:	2300      	movs	r3, #0
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	230c      	movs	r3, #12
 8004470:	2100      	movs	r1, #0
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fbd1 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 8004478:	4602      	mov	r2, r0
 800447a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800447c:	4313      	orrs	r3, r2
 800447e:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8004480:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004484:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004488:	2100      	movs	r1, #0
 800448a:	9100      	str	r1, [sp, #0]
 800448c:	2100      	movs	r1, #0
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 fbc3 	bl	8004c1a <inv_icm20948_execute_write_secondary>
 8004494:	4602      	mov	r2, r0
 8004496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004498:	4313      	orrs	r3, r2
 800449a:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 800449c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3738      	adds	r7, #56	@ 0x38
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <inv_icm20948_suspend_akm+0x16>
		return 0;
 80044b8:	2300      	movs	r3, #0
 80044ba:	e01d      	b.n	80044f8 <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 80044bc:	2100      	movs	r1, #0
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fbe3 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
 80044c4:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 80044c6:	2101      	movs	r1, #1
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fbde 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
 80044ce:	4602      	mov	r2, r0
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]
	if (result)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <inv_icm20948_suspend_akm+0x3a>
		return result;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	e00b      	b.n	80044f8 <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fbfe 	bl	8004ce2 <inv_icm20948_secondary_disable_i2c>
 80044e6:	4602      	mov	r2, r0
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 80044f6:	68fb      	ldr	r3, [r7, #12]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af02      	add	r7, sp, #8
 8004506:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <inv_icm20948_resume_akm+0x16>
		return 0;
 8004512:	2300      	movs	r3, #0
 8004514:	e044      	b.n	80045a0 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800451c:	2b00      	cmp	r3, #0
 800451e:	d004      	beq.n	800452a <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 8004520:	2303      	movs	r3, #3
 8004522:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 8004524:	230a      	movs	r3, #10
 8004526:	75bb      	strb	r3, [r7, #22]
 8004528:	e003      	b.n	8004532 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 800452a:	2310      	movs	r3, #16
 800452c:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 800452e:	2309      	movs	r3, #9
 8004530:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004538:	b2da      	uxtb	r2, r3
 800453a:	7dbb      	ldrb	r3, [r7, #22]
 800453c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8004540:	b2db      	uxtb	r3, r3
 8004542:	7df9      	ldrb	r1, [r7, #23]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	460b      	mov	r3, r1
 8004548:	2100      	movs	r1, #0
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fa79 	bl	8004a42 <inv_icm20948_read_secondary>
 8004550:	6138      	str	r0, [r7, #16]
	if (result)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <inv_icm20948_resume_akm+0x5c>
		return result;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	e021      	b.n	80045a0 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 800455c:	2301      	movs	r3, #1
 800455e:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004566:	b2da      	uxtb	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 800456e:	7bfb      	ldrb	r3, [r7, #15]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	460b      	mov	r3, r1
 8004574:	2101      	movs	r1, #1
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 faf4 	bl	8004b64 <inv_icm20948_write_secondary>
 800457c:	6138      	str	r0, [r7, #16]
	if (result)
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <inv_icm20948_resume_akm+0x88>
		return result;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	e00b      	b.n	80045a0 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fb93 	bl	8004cb4 <inv_icm20948_secondary_enable_i2c>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 800459e:	693b      	ldr	r3, [r7, #16]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d101      	bne.n	80045be <inv_icm20948_compass_isconnected+0x16>
		return 1;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e000      	b.n	80045c0 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 80045be:	2300      	movs	r3, #0
	}
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b0a2      	sub	sp, #136	@ 0x88
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 80045d8:	2300      	movs	r3, #0
 80045da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045de:	e02a      	b.n	8004636 <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 80045e0:	2300      	movs	r3, #0
 80045e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045e6:	e01d      	b.n	8004624 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 80045e8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80045ec:	4613      	mov	r3, r2
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	441a      	add	r2, r3
 80045f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045f6:	4413      	add	r3, r2
 80045f8:	461a      	mov	r2, r3
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	1899      	adds	r1, r3, r2
 80045fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004602:	4613      	mov	r3, r2
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	441a      	add	r2, r3
 8004608:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800460c:	4413      	add	r3, r2
 800460e:	f991 2000 	ldrsb.w	r2, [r1]
 8004612:	3388      	adds	r3, #136	@ 0x88
 8004614:	443b      	add	r3, r7
 8004616:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 800461a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800461e:	3301      	adds	r3, #1
 8004620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004624:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004628:	2b02      	cmp	r3, #2
 800462a:	dddd      	ble.n	80045e8 <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 800462c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004630:	3301      	adds	r3, #1
 8004632:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004636:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800463a:	2b02      	cmp	r3, #2
 800463c:	ddd0      	ble.n	80045e0 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004644:	2b25      	cmp	r3, #37	@ 0x25
 8004646:	d104      	bne.n	8004652 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 8004648:	4b9c      	ldr	r3, [pc, #624]	@ (80048bc <inv_icm20948_compass_dmp_cal+0x2f0>)
 800464a:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 800464c:	2316      	movs	r3, #22
 800464e:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 8004650:	e004      	b.n	800465c <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 8004652:	4b9a      	ldr	r3, [pc, #616]	@ (80048bc <inv_icm20948_compass_dmp_cal+0x2f0>)
 8004654:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 8004656:	2316      	movs	r3, #22
 8004658:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 800465a:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 800465c:	2300      	movs	r3, #0
 800465e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004662:	e029      	b.n	80046b8 <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800466a:	4413      	add	r3, r2
 800466c:	334d      	adds	r3, #77	@ 0x4d
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004674:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	3388      	adds	r3, #136	@ 0x88
 800467c:	443b      	add	r3, r7
 800467e:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 8004682:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	3388      	adds	r3, #136	@ 0x88
 800468a:	443b      	add	r3, r7
 800468c:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8004690:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004698:	4618      	mov	r0, r3
 800469a:	f003 fd79 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 800469e:	4602      	mov	r2, r0
 80046a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	3388      	adds	r3, #136	@ 0x88
 80046a8:	443b      	add	r3, r7
 80046aa:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 80046ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046b2:	3301      	adds	r3, #1
 80046b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046bc:	2b02      	cmp	r3, #2
 80046be:	ddd1      	ble.n	8004664 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046c6:	e02c      	b.n	8004722 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 80046c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4413      	add	r3, r2
 80046d0:	f993 3000 	ldrsb.w	r3, [r3]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80046da:	4b79      	ldr	r3, [pc, #484]	@ (80048c0 <inv_icm20948_compass_dmp_cal+0x2f4>)
 80046dc:	fb83 3201 	smull	r3, r2, r3, r1
 80046e0:	17cb      	asrs	r3, r1, #31
 80046e2:	1ad2      	subs	r2, r2, r3
 80046e4:	4613      	mov	r3, r2
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	1aca      	subs	r2, r1, r3
 80046ec:	0093      	lsls	r3, r2, #2
 80046ee:	3388      	adds	r3, #136	@ 0x88
 80046f0:	443b      	add	r3, r7
 80046f2:	f853 3c50 	ldr.w	r3, [r3, #-80]
 80046f6:	fb03 f200 	mul.w	r2, r3, r0
 80046fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	3388      	adds	r3, #136	@ 0x88
 8004702:	443b      	add	r3, r7
 8004704:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 8004708:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	3388      	adds	r3, #136	@ 0x88
 8004710:	443b      	add	r3, r7
 8004712:	2200      	movs	r2, #0
 8004714:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 8004718:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800471c:	3301      	adds	r3, #1
 800471e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004722:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004726:	2b08      	cmp	r3, #8
 8004728:	ddce      	ble.n	80046c8 <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 800472a:	2300      	movs	r3, #0
 800472c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004730:	e05d      	b.n	80047ee <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 8004732:	2300      	movs	r3, #0
 8004734:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004738:	e050      	b.n	80047dc <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800473a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800473e:	4613      	mov	r3, r2
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	441a      	add	r2, r3
 8004744:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004748:	4413      	add	r3, r2
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	3312      	adds	r3, #18
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	2200      	movs	r2, #0
 8004754:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 8004756:	2300      	movs	r3, #0
 8004758:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800475a:	e037      	b.n	80047cc <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800475c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004760:	4613      	mov	r3, r2
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	441a      	add	r2, r3
 8004766:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004768:	441a      	add	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	32a2      	adds	r2, #162	@ 0xa2
 800476e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 8004772:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004774:	4613      	mov	r3, r2
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	441a      	add	r2, r3
 800477a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	3388      	adds	r3, #136	@ 0x88
 8004784:	443b      	add	r3, r7
 8004786:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800478a:	4619      	mov	r1, r3
 800478c:	f003 fd00 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 8004790:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004794:	4613      	mov	r3, r2
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	441a      	add	r2, r3
 800479a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800479e:	4413      	add	r3, r2
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	3312      	adds	r3, #18
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	6899      	ldr	r1, [r3, #8]
 80047aa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80047ae:	4613      	mov	r3, r2
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	441a      	add	r2, r3
 80047b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80047b8:	4413      	add	r3, r2
 80047ba:	1842      	adds	r2, r0, r1
 80047bc:	68f9      	ldr	r1, [r7, #12]
 80047be:	3312      	adds	r3, #18
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	440b      	add	r3, r1
 80047c4:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 80047c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047c8:	3301      	adds	r3, #1
 80047ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	ddc4      	ble.n	800475c <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 80047d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80047d6:	3301      	adds	r3, #1
 80047d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	ddaa      	ble.n	800473a <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 80047e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047e8:	3301      	adds	r3, #1
 80047ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	dd9d      	ble.n	8004732 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 80047f6:	2300      	movs	r3, #0
 80047f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047fc:	e04f      	b.n	800489e <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 80047fe:	2300      	movs	r3, #0
 8004800:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004804:	e042      	b.n	800488c <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 8004806:	2300      	movs	r3, #0
 8004808:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800480a:	e037      	b.n	800487c <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 800480c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004810:	4613      	mov	r3, r2
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	441a      	add	r2, r3
 8004816:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	3388      	adds	r3, #136	@ 0x88
 8004820:	443b      	add	r3, r7
 8004822:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 8004826:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800482a:	4613      	mov	r3, r2
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	441a      	add	r2, r3
 8004830:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004832:	4413      	add	r3, r2
 8004834:	3388      	adds	r3, #136	@ 0x88
 8004836:	443b      	add	r3, r7
 8004838:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 800483c:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800483e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004840:	4613      	mov	r3, r2
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	441a      	add	r2, r3
 8004846:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800484a:	4413      	add	r3, r2
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	3312      	adds	r3, #18
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 8004856:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 800485a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800485e:	4613      	mov	r3, r2
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	441a      	add	r2, r3
 8004864:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004868:	4413      	add	r3, r2
 800486a:	1842      	adds	r2, r0, r1
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	3388      	adds	r3, #136	@ 0x88
 8004870:	443b      	add	r3, r7
 8004872:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 8004876:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004878:	3301      	adds	r3, #1
 800487a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800487c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800487e:	2b02      	cmp	r3, #2
 8004880:	ddc4      	ble.n	800480c <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 8004882:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004886:	3301      	adds	r3, #1
 8004888:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800488c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004890:	2b02      	cmp	r3, #2
 8004892:	ddb8      	ble.n	8004806 <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 8004894:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004898:	3301      	adds	r3, #1
 800489a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800489e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	ddab      	ble.n	80047fe <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 80048a6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80048aa:	4619      	mov	r1, r3
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f004 fffd 	bl	80098ac <dmp_icm20948_set_compass_matrix>
 80048b2:	4603      	mov	r3, r0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3788      	adds	r7, #136	@ 0x88
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	09999999 	.word	0x09999999
 80048c0:	55555556 	.word	0x55555556

080048c4 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 80048c4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80048c8:	b08b      	sub	sp, #44	@ 0x2c
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6178      	str	r0, [r7, #20]
 80048ce:	6139      	str	r1, [r7, #16]
 80048d0:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 80048d2:	2300      	movs	r3, #0
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d6:	e04c      	b.n	8004972 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 80048e4:	2300      	movs	r3, #0
 80048e6:	623b      	str	r3, [r7, #32]
 80048e8:	e02d      	b.n	8004946 <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 80048ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ec:	4613      	mov	r3, r2
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	441a      	add	r2, r3
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	4413      	add	r3, r2
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	3312      	adds	r3, #18
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	17da      	asrs	r2, r3, #31
 8004902:	4698      	mov	r8, r3
 8004904:	4691      	mov	r9, r2
 8004906:	6a3b      	ldr	r3, [r7, #32]
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4413      	add	r3, r2
 800490e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004912:	041b      	lsls	r3, r3, #16
 8004914:	17da      	asrs	r2, r3, #31
 8004916:	469a      	mov	sl, r3
 8004918:	4693      	mov	fp, r2
 800491a:	fb0a f209 	mul.w	r2, sl, r9
 800491e:	fb08 f30b 	mul.w	r3, r8, fp
 8004922:	4413      	add	r3, r2
 8004924:	fba8 450a 	umull	r4, r5, r8, sl
 8004928:	442b      	add	r3, r5
 800492a:	461d      	mov	r5, r3
			tmp  +=
 800492c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004930:	1911      	adds	r1, r2, r4
 8004932:	6039      	str	r1, [r7, #0]
 8004934:	416b      	adcs	r3, r5
 8004936:	607b      	str	r3, [r7, #4]
 8004938:	e9d7 2300 	ldrd	r2, r3, [r7]
 800493c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	3301      	adds	r3, #1
 8004944:	623b      	str	r3, [r7, #32]
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	2b02      	cmp	r3, #2
 800494a:	ddce      	ble.n	80048ea <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 800494c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	0f82      	lsrs	r2, r0, #30
 800495a:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800495e:	178b      	asrs	r3, r1, #30
 8004960:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004962:	0089      	lsls	r1, r1, #2
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	4401      	add	r1, r0
 8004968:	4613      	mov	r3, r2
 800496a:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	3301      	adds	r3, #1
 8004970:	627b      	str	r3, [r7, #36]	@ 0x24
 8004972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004974:	2b02      	cmp	r3, #2
 8004976:	ddaf      	ble.n	80048d8 <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	372c      	adds	r7, #44	@ 0x2c
 800497e:	46bd      	mov	sp, r7
 8004980:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004984:	4770      	bx	lr

08004986 <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b082      	sub	sp, #8
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f240 1283 	movw	r2, #387	@ 0x183
 8004994:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800499c:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f240 1285 	movw	r2, #389	@ 0x185
 80049a4:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 80049ac:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f240 1287 	movw	r2, #391	@ 0x187
 80049b4:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 80049bc:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f240 1289 	movw	r2, #393	@ 0x189
 80049c4:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 80049cc:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f240 128b 	movw	r2, #395	@ 0x18b
 80049d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 80049dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f240 128d 	movw	r2, #397	@ 0x18d
 80049e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 80049ee:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f240 128f 	movw	r2, #399	@ 0x18f
 80049f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004a02:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f240 1291 	movw	r2, #401	@ 0x191
 8004a0c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 8004a16:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f934 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 8004a22:	2101      	movs	r1, #1
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f930 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 8004a2a:	2102      	movs	r1, #2
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f92c 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 8004a32:	2103      	movs	r1, #3
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f928 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
}
 8004a3a:	bf00      	nop
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b086      	sub	sp, #24
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	461a      	mov	r2, r3
 8004a50:	460b      	mov	r3, r1
 8004a52:	71fb      	strb	r3, [r7, #7]
 8004a54:	4613      	mov	r3, r2
 8004a56:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 8004a5c:	79fb      	ldrb	r3, [r7, #7]
 8004a5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	3305      	adds	r3, #5
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	4413      	add	r3, r2
 8004a70:	8899      	ldrh	r1, [r3, #4]
 8004a72:	f107 0313 	add.w	r3, r7, #19
 8004a76:	2201      	movs	r2, #1
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f009 faf4 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]

    data = reg;
 8004a86:	79bb      	ldrb	r3, [r7, #6]
 8004a88:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	3305      	adds	r3, #5
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	4413      	add	r3, r2
 8004a94:	88d9      	ldrh	r1, [r3, #6]
 8004a96:	f107 0313 	add.w	r3, r7, #19
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f009 fae2 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 8004aaa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004aae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	3305      	adds	r3, #5
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	4413      	add	r3, r2
 8004ac0:	8919      	ldrh	r1, [r3, #8]
 8004ac2:	f107 0313 	add.w	r3, r7, #19
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f009 facc 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]
    
	return result;
 8004ad6:	697b      	ldr	r3, [r7, #20]
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	603b      	str	r3, [r7, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	b2d9      	uxtb	r1, r3
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	79fa      	ldrb	r2, [r7, #7]
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	460b      	mov	r3, r1
 8004b02:	68b9      	ldr	r1, [r7, #8]
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f7ff ff9c 	bl	8004a42 <inv_icm20948_read_secondary>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 f8ce 	bl	8004cb4 <inv_icm20948_secondary_enable_i2c>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8004b20:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004b24:	f7fd fb28 	bl	8002178 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f8da 	bl	8004ce2 <inv_icm20948_secondary_disable_i2c>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 8004b36:	6a3a      	ldr	r2, [r7, #32]
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	213b      	movs	r1, #59	@ 0x3b
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f009 fb67 	bl	800e210 <inv_icm20948_read_mems_reg>
 8004b42:	4602      	mov	r2, r0
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	f000 f89c 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
 8004b52:	4602      	mov	r2, r0
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]

	return result;
 8004b5a:	697b      	ldr	r3, [r7, #20]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	4611      	mov	r1, r2
 8004b70:	461a      	mov	r2, r3
 8004b72:	460b      	mov	r3, r1
 8004b74:	71fb      	strb	r3, [r7, #7]
 8004b76:	4613      	mov	r3, r2
 8004b78:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 8004b7e:	79fb      	ldrb	r3, [r7, #7]
 8004b80:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	3305      	adds	r3, #5
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	4413      	add	r3, r2
 8004b8c:	8899      	ldrh	r1, [r3, #4]
 8004b8e:	f107 0313 	add.w	r3, r7, #19
 8004b92:	2201      	movs	r2, #1
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f009 fa66 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

    data = reg;
 8004ba2:	79bb      	ldrb	r3, [r7, #6]
 8004ba4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	3305      	adds	r3, #5
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4413      	add	r3, r2
 8004bb0:	88d9      	ldrh	r1, [r3, #6]
 8004bb2:	f107 0313 	add.w	r3, r7, #19
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f009 fa54 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

    data = v;
 8004bc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004bca:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	3305      	adds	r3, #5
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	4413      	add	r3, r2
 8004bd6:	8959      	ldrh	r1, [r3, #10]
 8004bd8:	f107 0313 	add.w	r3, r7, #19
 8004bdc:	2201      	movs	r2, #1
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f009 fa41 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004be4:	4602      	mov	r2, r0
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 8004bec:	2381      	movs	r3, #129	@ 0x81
 8004bee:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	3305      	adds	r3, #5
 8004bf6:	00db      	lsls	r3, r3, #3
 8004bf8:	4413      	add	r3, r2
 8004bfa:	8919      	ldrh	r1, [r3, #8]
 8004bfc:	f107 0313 	add.w	r3, r7, #19
 8004c00:	2201      	movs	r2, #1
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f009 fa2f 	bl	800e066 <inv_icm20948_write_mems_reg>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]
    
    return result;
 8004c10:	697b      	ldr	r3, [r7, #20]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b088      	sub	sp, #32
 8004c1e:	af02      	add	r7, sp, #8
 8004c20:	60f8      	str	r0, [r7, #12]
 8004c22:	60b9      	str	r1, [r7, #8]
 8004c24:	603b      	str	r3, [r7, #0]
 8004c26:	4613      	mov	r3, r2
 8004c28:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	b2d9      	uxtb	r1, r3
 8004c32:	79fa      	ldrb	r2, [r7, #7]
 8004c34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f7ff ff90 	bl	8004b64 <inv_icm20948_write_secondary>
 8004c44:	4602      	mov	r2, r0
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 f831 	bl	8004cb4 <inv_icm20948_secondary_enable_i2c>
 8004c52:	4602      	mov	r2, r0
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8004c5a:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004c5e:	f7fd fa8b 	bl	8002178 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 f83d 	bl	8004ce2 <inv_icm20948_secondary_disable_i2c>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8004c70:	68b9      	ldr	r1, [r7, #8]
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f809 	bl	8004c8a <inv_icm20948_secondary_stop_channel>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	617b      	str	r3, [r7, #20]

	return result;
 8004c80:	697b      	ldr	r3, [r7, #20]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b082      	sub	sp, #8
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	3305      	adds	r3, #5
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	4413      	add	r3, r2
 8004c9e:	891b      	ldrh	r3, [r3, #8]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f009 fa57 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8004caa:	4603      	mov	r3, r0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	7f1b      	ldrb	r3, [r3, #28]
 8004cc0:	f043 0320 	orr.w	r3, r3, #32
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	7f1b      	ldrb	r3, [r3, #28]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f009 fa40 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8004cd8:	4603      	mov	r3, r0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3708      	adds	r7, #8
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b082      	sub	sp, #8
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	7f1b      	ldrb	r3, [r3, #28]
 8004cee:	f023 0320 	bic.w	r3, r3, #32
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	7f1b      	ldrb	r3, [r3, #28]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	2103      	movs	r1, #3
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f009 fa29 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8004d06:	4603      	mov	r3, r0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	105b      	asrs	r3, r3, #1
 8004d24:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	105b      	asrs	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1f5      	bne.n	8004d20 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	dc01      	bgt.n	8004d3e <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 8004d3a:	2304      	movs	r3, #4
 8004d3c:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 8004d3e:	2201      	movs	r2, #1
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	461a      	mov	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	4619      	mov	r1, r3
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f002 fb03 	bl	800735e <inv_icm20948_set_secondary_divider>
 8004d58:	4603      	mov	r3, r0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 8004d6e:	78fb      	ldrb	r3, [r7, #3]
 8004d70:	095b      	lsrs	r3, r3, #5
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	3258      	adds	r2, #88	@ 0x58
 8004d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d7e:	78fa      	ldrb	r2, [r7, #3]
 8004d80:	f002 021f 	and.w	r2, r2, #31
 8004d84:	2101      	movs	r1, #1
 8004d86:	fa01 f202 	lsl.w	r2, r1, r2
 8004d8a:	4013      	ands	r3, r2
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 8004da4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004da8:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 8004daa:	e019      	b.n	8004de0 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	4619      	mov	r1, r3
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f7ff ffd5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00d      	beq.n	8004dda <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	785b      	ldrb	r3, [r3, #1]
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	3380      	adds	r3, #128	@ 0x80
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	4413      	add	r3, r2
 8004dca:	88db      	ldrh	r3, [r3, #6]
 8004dcc:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 8004dce:	8afa      	ldrh	r2, [r7, #22]
 8004dd0:	8abb      	ldrh	r3, [r7, #20]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d901      	bls.n	8004dda <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 8004dd6:	8abb      	ldrh	r3, [r7, #20]
 8004dd8:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	3302      	adds	r3, #2
 8004dde:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	1e5a      	subs	r2, r3, #1
 8004de4:	607a      	str	r2, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1e0      	bne.n	8004dac <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 8004dea:	8afb      	ldrh	r3, [r7, #22]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	4608      	mov	r0, r1
 8004dfe:	4611      	mov	r1, r2
 8004e00:	461a      	mov	r2, r3
 8004e02:	4603      	mov	r3, r0
 8004e04:	817b      	strh	r3, [r7, #10]
 8004e06:	460b      	mov	r3, r1
 8004e08:	813b      	strh	r3, [r7, #8]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 8004e12:	897b      	ldrh	r3, [r7, #10]
 8004e14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d025      	beq.n	8004e68 <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 8004e1c:	897b      	ldrh	r3, [r7, #10]
 8004e1e:	f240 4265 	movw	r2, #1125	@ 0x465
 8004e22:	fb03 f202 	mul.w	r2, r3, r2
 8004e26:	893b      	ldrh	r3, [r7, #8]
 8004e28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004e2c:	fb01 f303 	mul.w	r3, r1, r3
 8004e30:	fb92 f3f3 	sdiv	r3, r2, r3
 8004e34:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 8004e36:	79fb      	ldrb	r3, [r7, #7]
 8004e38:	8939      	ldrh	r1, [r7, #8]
 8004e3a:	8a7a      	ldrh	r2, [r7, #18]
 8004e3c:	fb11 f202 	smulbb	r2, r1, r2
 8004e40:	b291      	uxth	r1, r2
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	335c      	adds	r3, #92	@ 0x5c
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	4413      	add	r3, r2
 8004e4a:	460a      	mov	r2, r1
 8004e4c:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 8004e4e:	79f9      	ldrb	r1, [r7, #7]
 8004e50:	8a7b      	ldrh	r3, [r7, #18]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	b21b      	sxth	r3, r3
 8004e58:	461a      	mov	r2, r3
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f004 fa38 	bl	80092d0 <dmp_icm20948_set_sensor_rate>
 8004e60:	4602      	mov	r2, r0
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 8004e68:	697b      	ldr	r3, [r7, #20]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 8004e7e:	88fb      	ldrh	r3, [r7, #6]
 8004e80:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e82:	bf28      	it	cs
 8004e84:	23c8      	movcs	r3, #200	@ 0xc8
 8004e86:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 8004e88:	89fb      	ldrh	r3, [r7, #14]
 8004e8a:	f240 4265 	movw	r2, #1125	@ 0x465
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	4a06      	ldr	r2, [pc, #24]	@ (8004eac <SampleRateDividerGet+0x38>)
 8004e94:	fb82 1203 	smull	r1, r2, r2, r3
 8004e98:	1192      	asrs	r2, r2, #6
 8004e9a:	17db      	asrs	r3, r3, #31
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	b29b      	uxth	r3, r3
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3714      	adds	r7, #20
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr
 8004eac:	10624dd3 	.word	0x10624dd3

08004eb0 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 8004eb0:	b5b0      	push	{r4, r5, r7, lr}
 8004eb2:	b08e      	sub	sp, #56	@ 0x38
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 8004eb8:	4b4b      	ldr	r3, [pc, #300]	@ (8004fe8 <getMinDlyAccel+0x138>)
 8004eba:	f107 040c 	add.w	r4, r7, #12
 8004ebe:	461d      	mov	r5, r3
 8004ec0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ec2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ec8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004ecc:	c403      	stmia	r4!, {r0, r1}
 8004ece:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 8004ed0:	f107 030c 	add.w	r3, r7, #12
 8004ed4:	2215      	movs	r2, #21
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f7ff ff5d 	bl	8004d98 <MinDelayGenActual>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ff3c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d01b      	beq.n	8004f28 <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004ef0:	212a      	movs	r1, #42	@ 0x2a
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7ff ff35 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00d      	beq.n	8004f1a <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	bf28      	it	cs
 8004f0e:	4613      	movcs	r3, r2
 8004f10:	b29a      	uxth	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004f18:	e013      	b.n	8004f42 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004f26:	e00c      	b.n	8004f42 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004f28:	212a      	movs	r1, #42	@ 0x2a
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff ff19 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8004f52:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004f54:	4293      	cmp	r3, r2
 8004f56:	bf28      	it	cs
 8004f58:	4613      	movcs	r3, r2
 8004f5a:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8004f6c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	bf28      	it	cs
 8004f72:	4613      	movcs	r3, r2
 8004f74:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d007      	beq.n	8004f90 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 8004f86:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	bf28      	it	cs
 8004f8c:	4613      	movcs	r3, r2
 8004f8e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8004f90:	2127      	movs	r1, #39	@ 0x27
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f7ff fee5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8004f9e:	2114      	movs	r1, #20
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f7ff fede 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d004      	beq.n	8004fb6 <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 8004fac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004fae:	2b05      	cmp	r3, #5
 8004fb0:	bf28      	it	cs
 8004fb2:	2305      	movcs	r3, #5
 8004fb4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004fb6:	211f      	movs	r1, #31
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fed2 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d106      	bne.n	8004fd2 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004fc4:	210b      	movs	r1, #11
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7ff fecb 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d004      	beq.n	8004fdc <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 8004fd2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004fd4:	2b05      	cmp	r3, #5
 8004fd6:	bf28      	it	cs
 8004fd8:	2305      	movcs	r3, #5
 8004fda:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 8004fdc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3738      	adds	r7, #56	@ 0x38
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bdb0      	pop	{r4, r5, r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	08019528 	.word	0x08019528

08004fec <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 8004fec:	b5b0      	push	{r4, r5, r7, lr}
 8004fee:	b08a      	sub	sp, #40	@ 0x28
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 8004ff4:	4b2d      	ldr	r3, [pc, #180]	@ (80050ac <getMinDlyGyro+0xc0>)
 8004ff6:	f107 0408 	add.w	r4, r7, #8
 8004ffa:	461d      	mov	r5, r3
 8004ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005000:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005004:	c407      	stmia	r4!, {r0, r1, r2}
 8005006:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 8005008:	f107 0308 	add.w	r3, r7, #8
 800500c:	220f      	movs	r2, #15
 800500e:	4619      	mov	r1, r3
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f7ff fec1 	bl	8004d98 <MinDelayGenActual>
 8005016:	4603      	mov	r3, r0
 8005018:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800501a:	2110      	movs	r1, #16
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7ff fea0 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01b      	beq.n	8005060 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8005028:	212b      	movs	r1, #43	@ 0x2b
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7ff fe99 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00d      	beq.n	8005052 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8005042:	4293      	cmp	r3, r2
 8005044:	bf28      	it	cs
 8005046:	4613      	movcs	r3, r2
 8005048:	b29a      	uxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005050:	e013      	b.n	800507a <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800505e:	e00c      	b.n	800507a <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8005060:	212b      	movs	r1, #43	@ 0x2b
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff fe7d 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d005      	beq.n	800507a <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800507a:	211f      	movs	r1, #31
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f7ff fe70 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d106      	bne.n	8005096 <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8005088:	210b      	movs	r1, #11
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7ff fe69 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d004      	beq.n	80050a0 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 8005096:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005098:	2b05      	cmp	r3, #5
 800509a:	bf28      	it	cs
 800509c:	2305      	movcs	r3, #5
 800509e:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 80050a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3728      	adds	r7, #40	@ 0x28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bdb0      	pop	{r4, r5, r7, pc}
 80050aa:	bf00      	nop
 80050ac:	08019554 	.word	0x08019554

080050b0 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 80050b0:	b5b0      	push	{r4, r5, r7, lr}
 80050b2:	b088      	sub	sp, #32
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 80050b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005130 <getMinDlyCompass+0x80>)
 80050ba:	f107 0408 	add.w	r4, r7, #8
 80050be:	461d      	mov	r5, r3
 80050c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80050c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 80050c8:	f107 0308 	add.w	r3, r7, #8
 80050cc:	220a      	movs	r2, #10
 80050ce:	4619      	mov	r1, r3
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7ff fe61 	bl	8004d98 <MinDelayGenActual>
 80050d6:	4603      	mov	r3, r0
 80050d8:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 80050da:	2127      	movs	r1, #39	@ 0x27
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7ff fe40 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d106      	bne.n	80050f6 <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 80050e8:	2114      	movs	r1, #20
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f7ff fe39 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d004      	beq.n	8005100 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 80050f6:	8bfb      	ldrh	r3, [r7, #30]
 80050f8:	2b0f      	cmp	r3, #15
 80050fa:	bf28      	it	cs
 80050fc:	230f      	movcs	r3, #15
 80050fe:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8005100:	211f      	movs	r1, #31
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff fe2d 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d106      	bne.n	800511c <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800510e:	210b      	movs	r1, #11
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f7ff fe26 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d004      	beq.n	8005126 <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 800511c:	8bfb      	ldrh	r3, [r7, #30]
 800511e:	2b1c      	cmp	r3, #28
 8005120:	bf28      	it	cs
 8005122:	231c      	movcs	r3, #28
 8005124:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 8005126:	8bfb      	ldrh	r3, [r7, #30]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3720      	adds	r7, #32
 800512c:	46bd      	mov	sp, r7
 800512e:	bdb0      	pop	{r4, r5, r7, pc}
 8005130:	08019574 	.word	0x08019574

08005134 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
	int result = 0;
 800513c:	2300      	movs	r3, #0
 800513e:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	33bc      	adds	r3, #188	@ 0xbc
 8005144:	224a      	movs	r2, #74	@ 0x4a
 8005146:	2100      	movs	r1, #0
 8005148:	4618      	mov	r0, r3
 800514a:	f00e ff5d 	bl	8014008 <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	e02b      	b.n	80051ac <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2b0d      	cmp	r3, #13
 8005158:	d00b      	beq.n	8005172 <inv_icm20948_base_control_init+0x3e>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2b0c      	cmp	r3, #12
 800515e:	d008      	beq.n	8005172 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b1f      	cmp	r3, #31
 8005164:	d005      	beq.n	8005172 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2b20      	cmp	r3, #32
 800516a:	d002      	beq.n	8005172 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b0e      	cmp	r3, #14
 8005170:	d107      	bne.n	8005182 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3380      	adds	r3, #128	@ 0x80
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	4413      	add	r3, r2
 800517c:	2212      	movs	r2, #18
 800517e:	80da      	strh	r2, [r3, #6]
 8005180:	e011      	b.n	80051a6 <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b0f      	cmp	r3, #15
 8005186:	d107      	bne.n	8005198 <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	3380      	adds	r3, #128	@ 0x80
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	4413      	add	r3, r2
 8005192:	2212      	movs	r2, #18
 8005194:	80da      	strh	r2, [r3, #6]
 8005196:	e006      	b.n	80051a6 <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	3380      	adds	r3, #128	@ 0x80
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	4413      	add	r3, r2
 80051a2:	22c8      	movs	r2, #200	@ 0xc8
 80051a4:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3301      	adds	r3, #1
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b24      	cmp	r3, #36	@ 0x24
 80051b0:	d9d0      	bls.n	8005154 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	e057      	b.n	8005268 <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2b0e      	cmp	r3, #14
 80051bc:	d008      	beq.n	80051d0 <inv_icm20948_base_control_init+0x9c>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d005      	beq.n	80051d0 <inv_icm20948_base_control_init+0x9c>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2b22      	cmp	r3, #34	@ 0x22
 80051c8:	d002      	beq.n	80051d0 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2b18      	cmp	r3, #24
 80051ce:	d10e      	bne.n	80051ee <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	325a      	adds	r2, #90	@ 0x5a
 80051d6:	210e      	movs	r1, #14
 80051d8:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80051e8:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 80051ec:	e039      	b.n	8005262 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b0f      	cmp	r3, #15
 80051f2:	d01a      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2b23      	cmp	r3, #35	@ 0x23
 80051f8:	d017      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2b09      	cmp	r3, #9
 80051fe:	d014      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2b1d      	cmp	r3, #29
 8005204:	d011      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b0a      	cmp	r3, #10
 800520a:	d00e      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b1e      	cmp	r3, #30
 8005210:	d00b      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2b0b      	cmp	r3, #11
 8005216:	d008      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b1f      	cmp	r3, #31
 800521c:	d005      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b03      	cmp	r3, #3
 8005222:	d002      	beq.n	800522a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b19      	cmp	r3, #25
 8005228:	d10d      	bne.n	8005246 <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	325a      	adds	r2, #90	@ 0x5a
 8005230:	2101      	movs	r1, #1
 8005232:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	2214      	movs	r2, #20
 8005240:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8005244:	e00d      	b.n	8005262 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	325a      	adds	r2, #90	@ 0x5a
 800524c:	2101      	movs	r1, #1
 800524e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800525e:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	3301      	adds	r3, #1
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b32      	cmp	r3, #50	@ 0x32
 800526c:	d9a4      	bls.n	80051b8 <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	22c8      	movs	r2, #200	@ 0xc8
 80052ba:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	22c8      	movs	r2, #200	@ 0xc8
 80052c2:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	22c8      	movs	r2, #200	@ 0xc8
 80052ca:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	22c8      	movs	r2, #200	@ 0xc8
 80052d2:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 80052d6:	68bb      	ldr	r3, [r7, #8]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b09c      	sub	sp, #112	@ 0x70
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
	int result = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 80052ec:	2300      	movs	r3, #0
 80052ee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 80052f2:	4b45      	ldr	r3, [pc, #276]	@ (8005408 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 80052f8:	4a44      	ldr	r2, [pc, #272]	@ (800540c <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 80052fa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80052fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8005300:	c303      	stmia	r3!, {r0, r1}
 8005302:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 8005304:	4b42      	ldr	r3, [pc, #264]	@ (8005410 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800530a:	4a42      	ldr	r2, [pc, #264]	@ (8005414 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 800530c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005310:	ca07      	ldmia	r2, {r0, r1, r2}
 8005312:	c303      	stmia	r3!, {r0, r1}
 8005314:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 8005316:	4a40      	ldr	r2, [pc, #256]	@ (8005418 <inv_set_hw_smplrt_dmp_odrs+0x138>)
 8005318:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800531c:	ca07      	ldmia	r2, {r0, r1, r2}
 800531e:	c303      	stmia	r3!, {r0, r1}
 8005320:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 8005322:	4b3e      	ldr	r3, [pc, #248]	@ (800541c <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 8005328:	4a3d      	ldr	r2, [pc, #244]	@ (8005420 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800532a:	f107 0320 	add.w	r3, r7, #32
 800532e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005330:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 8005334:	4a3b      	ldr	r2, [pc, #236]	@ (8005424 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 8005336:	f107 0318 	add.w	r3, r7, #24
 800533a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800533e:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 8005342:	4b39      	ldr	r3, [pc, #228]	@ (8005428 <inv_set_hw_smplrt_dmp_odrs+0x148>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 8005348:	4b38      	ldr	r3, [pc, #224]	@ (800542c <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 800534e:	4b2e      	ldr	r3, [pc, #184]	@ (8005408 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f7ff fdab 	bl	8004eb0 <getMinDlyAccel>
 800535a:	4603      	mov	r3, r0
 800535c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff fe43 	bl	8004fec <getMinDlyGyro>
 8005366:	4603      	mov	r3, r0
 8005368:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff fe9f 	bl	80050b0 <getMinDlyCompass>
 8005372:	4603      	mov	r3, r0
 8005374:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 8005378:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800537c:	2202      	movs	r2, #2
 800537e:	4619      	mov	r1, r3
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff fd09 	bl	8004d98 <MinDelayGenActual>
 8005386:	4603      	mov	r3, r0
 8005388:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 800538c:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8005390:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005394:	4293      	cmp	r3, r2
 8005396:	bf28      	it	cs
 8005398:	4613      	movcs	r3, r2
 800539a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 800539e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80053a2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80053a6:	4293      	cmp	r3, r2
 80053a8:	bf28      	it	cs
 80053aa:	4613      	movcs	r3, r2
 80053ac:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 80053b0:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80053b4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80053b8:	4293      	cmp	r3, r2
 80053ba:	bf28      	it	cs
 80053bc:	4613      	movcs	r3, r2
 80053be:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 80053c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80053c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d030      	beq.n	8005430 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 80053ce:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d10b      	bne.n	80053ee <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	7e5b      	ldrb	r3, [r3, #25]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d134      	bne.n	8005448 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f001 fdf5 	bl	8006fd6 <inv_icm20948_enter_low_noise_mode>
 80053ec:	e02c      	b.n	8005448 <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d027      	beq.n	8005448 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 fdd3 	bl	8006fac <inv_icm20948_enter_duty_cycle_mode>
 8005406:	e01f      	b.n	8005448 <inv_set_hw_smplrt_dmp_odrs+0x168>
 8005408:	08019588 	.word	0x08019588
 800540c:	0801958c 	.word	0x0801958c
 8005410:	08019598 	.word	0x08019598
 8005414:	0801959c 	.word	0x0801959c
 8005418:	080195a8 	.word	0x080195a8
 800541c:	080195b4 	.word	0x080195b4
 8005420:	080195b8 	.word	0x080195b8
 8005424:	080195c4 	.word	0x080195c4
 8005428:	080195cc 	.word	0x080195cc
 800542c:	080195d0 	.word	0x080195d0
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 8005436:	2b00      	cmp	r3, #0
 8005438:	d006      	beq.n	8005448 <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f001 fdb2 	bl	8006fac <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 8005448:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800544c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <inv_set_hw_smplrt_dmp_odrs+0x17c>
 8005454:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005458:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 800545c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005460:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005464:	4293      	cmp	r3, r2
 8005466:	d003      	beq.n	8005470 <inv_set_hw_smplrt_dmp_odrs+0x190>
 8005468:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800546c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 8005470:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005474:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005478:	4293      	cmp	r3, r2
 800547a:	d003      	beq.n	8005484 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 800547c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005480:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 8005484:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005488:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800548c:	4293      	cmp	r3, r2
 800548e:	d003      	beq.n	8005498 <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 8005490:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005494:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d035      	beq.n	800550e <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 80054a2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80054a6:	2b12      	cmp	r3, #18
 80054a8:	bf28      	it	cs
 80054aa:	2312      	movcs	r3, #18
 80054ac:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 80054b0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80054b4:	4618      	mov	r0, r3
 80054b6:	f000 f9d3 	bl	8005860 <get_multiple_56_rate>
 80054ba:	4603      	mov	r3, r0
 80054bc:	461a      	mov	r2, r3
 80054be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80054c6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 80054ca:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f9c6 	bl	8005860 <get_multiple_56_rate>
 80054d4:	4603      	mov	r3, r0
 80054d6:	4619      	mov	r1, r3
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f004 fbc7 	bl	8009c6c <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 80054de:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80054e2:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80054e6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fcc2 	bl	8004e74 <SampleRateDividerGet>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 80054f6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80054fa:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 80054fe:	230d      	movs	r3, #13
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff fc77 	bl	8004df4 <DividerRateSet>
 8005506:	4602      	mov	r2, r0
 8005508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800550a:	4313      	orrs	r3, r2
 800550c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005514:	2b00      	cmp	r3, #0
 8005516:	d035      	beq.n	8005584 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 8005518:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800551c:	2b12      	cmp	r3, #18
 800551e:	bf28      	it	cs
 8005520:	2312      	movcs	r3, #18
 8005522:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 8005526:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800552a:	4618      	mov	r0, r3
 800552c:	f000 f998 	bl	8005860 <get_multiple_56_rate>
 8005530:	4603      	mov	r3, r0
 8005532:	461a      	mov	r2, r3
 8005534:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005538:	fb93 f3f2 	sdiv	r3, r3, r2
 800553c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 8005540:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005544:	4618      	mov	r0, r3
 8005546:	f000 f98b 	bl	8005860 <get_multiple_56_rate>
 800554a:	4603      	mov	r3, r0
 800554c:	4619      	mov	r1, r3
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f004 fbd7 	bl	8009d02 <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 8005554:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005558:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800555c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff fc87 	bl	8004e74 <SampleRateDividerGet>
 8005566:	4603      	mov	r3, r0
 8005568:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 800556c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005570:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8005574:	230f      	movs	r3, #15
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7ff fc3c 	bl	8004df4 <DividerRateSet>
 800557c:	4602      	mov	r2, r0
 800557e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005580:	4313      	orrs	r3, r2
 8005582:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 8005584:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005588:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800558c:	4293      	cmp	r3, r2
 800558e:	d06d      	beq.n	800566c <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8005590:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff fc6d 	bl	8004e74 <SampleRateDividerGet>
 800559a:	4603      	mov	r3, r0
 800559c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 80055a6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d025      	beq.n	80055fa <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 80055ae:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80055b2:	4619      	mov	r1, r3
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f001 f9c5 	bl	8006944 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 80055ba:	4602      	mov	r2, r0
 80055bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055be:	4313      	orrs	r3, r2
 80055c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 80055c2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80055c6:	4619      	mov	r1, r3
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f001 fa0d 	bl	80069e8 <inv_icm20948_ctrl_set_accel_cal_params>
 80055ce:	4602      	mov	r2, r0
 80055d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055d2:	4313      	orrs	r3, r2
 80055d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 80055d6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29b      	uxth	r3, r3
 80055de:	b21b      	sxth	r3, r3
 80055e0:	4619      	mov	r1, r3
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f001 fee0 	bl	80073a8 <inv_icm20948_set_accel_divider>
 80055e8:	4602      	mov	r2, r0
 80055ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ec:	4313      	orrs	r3, r2
 80055ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80055f6:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 80055fa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80055fe:	2205      	movs	r2, #5
 8005600:	4619      	mov	r1, r3
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7ff fbc8 	bl	8004d98 <MinDelayGenActual>
 8005608:	4603      	mov	r3, r0
 800560a:	4619      	mov	r1, r3
 800560c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005610:	2300      	movs	r3, #0
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7ff fbee 	bl	8004df4 <DividerRateSet>
 8005618:	4602      	mov	r2, r0
 800561a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800561c:	4313      	orrs	r3, r2
 800561e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 8005620:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005624:	2202      	movs	r2, #2
 8005626:	4619      	mov	r1, r3
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7ff fbb5 	bl	8004d98 <MinDelayGenActual>
 800562e:	4603      	mov	r3, r0
 8005630:	4619      	mov	r1, r3
 8005632:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005636:	2307      	movs	r3, #7
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7ff fbdb 	bl	8004df4 <DividerRateSet>
 800563e:	4602      	mov	r2, r0
 8005640:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005642:	4313      	orrs	r3, r2
 8005644:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 8005646:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800564a:	2205      	movs	r2, #5
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7ff fba2 	bl	8004d98 <MinDelayGenActual>
 8005654:	4603      	mov	r3, r0
 8005656:	4619      	mov	r1, r3
 8005658:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800565c:	230c      	movs	r3, #12
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7ff fbc8 	bl	8004df4 <DividerRateSet>
 8005664:	4602      	mov	r2, r0
 8005666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005668:	4313      	orrs	r3, r2
 800566a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 800566c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005670:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005674:	4293      	cmp	r3, r2
 8005676:	d06c      	beq.n	8005752 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 8005678:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff fbf9 	bl	8004e74 <SampleRateDividerGet>
 8005682:	4603      	mov	r3, r0
 8005684:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 800568e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005692:	429a      	cmp	r2, r3
 8005694:	d011      	beq.n	80056ba <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 8005696:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800569a:	b2db      	uxtb	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	4619      	mov	r1, r3
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f001 fe3a 	bl	800731c <inv_icm20948_set_gyro_divider>
 80056a8:	4602      	mov	r2, r0
 80056aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ac:	4313      	orrs	r3, r2
 80056ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80056b6:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 80056ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80056be:	2205      	movs	r2, #5
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff fb68 	bl	8004d98 <MinDelayGenActual>
 80056c8:	4603      	mov	r3, r0
 80056ca:	4619      	mov	r1, r3
 80056cc:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80056d0:	2301      	movs	r3, #1
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7ff fb8e 	bl	8004df4 <DividerRateSet>
 80056d8:	4602      	mov	r2, r0
 80056da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056dc:	4313      	orrs	r3, r2
 80056de:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 80056e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80056e4:	2202      	movs	r2, #2
 80056e6:	4619      	mov	r1, r3
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7ff fb55 	bl	8004d98 <MinDelayGenActual>
 80056ee:	4603      	mov	r3, r0
 80056f0:	4619      	mov	r1, r3
 80056f2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80056f6:	230a      	movs	r3, #10
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff fb7b 	bl	8004df4 <DividerRateSet>
 80056fe:	4602      	mov	r2, r0
 8005700:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005702:	4313      	orrs	r3, r2
 8005704:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 8005706:	f107 0320 	add.w	r3, r7, #32
 800570a:	2206      	movs	r2, #6
 800570c:	4619      	mov	r1, r3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7ff fb42 	bl	8004d98 <MinDelayGenActual>
 8005714:	4603      	mov	r3, r0
 8005716:	4619      	mov	r1, r3
 8005718:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800571c:	2305      	movs	r3, #5
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff fb68 	bl	8004df4 <DividerRateSet>
 8005724:	4602      	mov	r2, r0
 8005726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005728:	4313      	orrs	r3, r2
 800572a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 800572c:	f107 0318 	add.w	r3, r7, #24
 8005730:	2204      	movs	r2, #4
 8005732:	4619      	mov	r1, r3
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff fb2f 	bl	8004d98 <MinDelayGenActual>
 800573a:	4603      	mov	r3, r0
 800573c:	4619      	mov	r1, r3
 800573e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005742:	2306      	movs	r3, #6
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7ff fb55 	bl	8004df4 <DividerRateSet>
 800574a:	4602      	mov	r2, r0
 800574c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800574e:	4313      	orrs	r3, r2
 8005750:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 8005752:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005756:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800575a:	4293      	cmp	r3, r2
 800575c:	d105      	bne.n	800576a <inv_set_hw_smplrt_dmp_odrs+0x48a>
 800575e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005762:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005766:	4293      	cmp	r3, r2
 8005768:	d075      	beq.n	8005856 <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800576a:	2300      	movs	r3, #0
 800576c:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800576e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005772:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005776:	4293      	cmp	r3, r2
 8005778:	d10d      	bne.n	8005796 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800577a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800577e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005782:	4293      	cmp	r3, r2
 8005784:	d107      	bne.n	8005796 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 8005786:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff fb72 	bl	8004e74 <SampleRateDividerGet>
 8005790:	4603      	mov	r3, r0
 8005792:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 8005796:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800579a:	f107 0208 	add.w	r2, r7, #8
 800579e:	4619      	mov	r1, r3
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff fab5 	bl	8004d10 <inv_icm20948_secondary_set_odr>
 80057a6:	4602      	mov	r2, r0
 80057a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057aa:	4313      	orrs	r3, r2
 80057ac:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 80057ae:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80057b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d108      	bne.n	80057cc <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 80057ba:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80057be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d102      	bne.n	80057cc <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 80057cc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80057d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d025      	beq.n	8005824 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 80057d8:	f107 0314 	add.w	r3, r7, #20
 80057dc:	2202      	movs	r2, #2
 80057de:	4619      	mov	r1, r3
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7ff fad9 	bl	8004d98 <MinDelayGenActual>
 80057e6:	4603      	mov	r3, r0
 80057e8:	4619      	mov	r1, r3
 80057ea:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80057ee:	2303      	movs	r3, #3
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff faff 	bl	8004df4 <DividerRateSet>
 80057f6:	4602      	mov	r2, r0
 80057f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057fa:	4313      	orrs	r3, r2
 80057fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 80057fe:	f107 0310 	add.w	r3, r7, #16
 8005802:	2202      	movs	r2, #2
 8005804:	4619      	mov	r1, r3
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff fac6 	bl	8004d98 <MinDelayGenActual>
 800580c:	4603      	mov	r3, r0
 800580e:	4619      	mov	r1, r3
 8005810:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005814:	230b      	movs	r3, #11
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff faec 	bl	8004df4 <DividerRateSet>
 800581c:	4602      	mov	r2, r0
 800581e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005820:	4313      	orrs	r3, r2
 8005822:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 8005824:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005828:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800582c:	4293      	cmp	r3, r2
 800582e:	d012      	beq.n	8005856 <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 8005830:	f107 030c 	add.w	r3, r7, #12
 8005834:	2202      	movs	r2, #2
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7ff faad 	bl	8004d98 <MinDelayGenActual>
 800583e:	4603      	mov	r3, r0
 8005840:	4619      	mov	r1, r3
 8005842:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005846:	2309      	movs	r3, #9
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff fad3 	bl	8004df4 <DividerRateSet>
 800584e:	4602      	mov	r2, r0
 8005850:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005852:	4313      	orrs	r3, r2
 8005854:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 8005856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 8005858:	4618      	mov	r0, r3
 800585a:	3770      	adds	r7, #112	@ 0x70
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800586a:	2300      	movs	r3, #0
 800586c:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 800586e:	88fb      	ldrh	r3, [r7, #6]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d803      	bhi.n	800587c <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 8005874:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8005878:	81fb      	strh	r3, [r7, #14]
 800587a:	e020      	b.n	80058be <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800587c:	88fb      	ldrh	r3, [r7, #6]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d906      	bls.n	8005890 <get_multiple_56_rate+0x30>
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	2b03      	cmp	r3, #3
 8005886:	d803      	bhi.n	8005890 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 8005888:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 800588c:	81fb      	strh	r3, [r7, #14]
 800588e:	e016      	b.n	80058be <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 8005890:	88fb      	ldrh	r3, [r7, #6]
 8005892:	2b03      	cmp	r3, #3
 8005894:	d905      	bls.n	80058a2 <get_multiple_56_rate+0x42>
 8005896:	88fb      	ldrh	r3, [r7, #6]
 8005898:	2b07      	cmp	r3, #7
 800589a:	d802      	bhi.n	80058a2 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 800589c:	23e1      	movs	r3, #225	@ 0xe1
 800589e:	81fb      	strh	r3, [r7, #14]
 80058a0:	e00d      	b.n	80058be <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	2b07      	cmp	r3, #7
 80058a6:	d905      	bls.n	80058b4 <get_multiple_56_rate+0x54>
 80058a8:	88fb      	ldrh	r3, [r7, #6]
 80058aa:	2b10      	cmp	r3, #16
 80058ac:	d802      	bhi.n	80058b4 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 80058ae:	2370      	movs	r3, #112	@ 0x70
 80058b0:	81fb      	strh	r3, [r7, #14]
 80058b2:	e004      	b.n	80058be <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 80058b4:	88fb      	ldrh	r3, [r7, #6]
 80058b6:	2b10      	cmp	r3, #16
 80058b8:	d901      	bls.n	80058be <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 80058ba:	2338      	movs	r3, #56	@ 0x38
 80058bc:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 80058be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
	...

080058d0 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80058d0:	b590      	push	{r4, r7, lr}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	460b      	mov	r3, r1
 80058da:	70fb      	strb	r3, [r7, #3]
 80058dc:	4613      	mov	r3, r2
 80058de:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 80058e0:	78fb      	ldrb	r3, [r7, #3]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f001 f97c 	bl	8006be0 <sensor_needs_compass>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d008      	beq.n	8005900 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f001 fcd4 	bl	800729c <inv_icm20948_get_compass_availability>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d102      	bne.n	8005900 <inv_icm20948_set_odr+0x30>
			return -1;
 80058fa:	f04f 33ff 	mov.w	r3, #4294967295
 80058fe:	e1d6      	b.n	8005cae <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	4618      	mov	r0, r3
 8005904:	f001 f992 	bl	8006c2c <sensor_needs_bac_algo>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 800590e:	2312      	movs	r3, #18
 8005910:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f001 f9b0 	bl	8006c78 <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 8005918:	78fa      	ldrb	r2, [r7, #3]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	325a      	adds	r2, #90	@ 0x5a
 800591e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005922:	883a      	ldrh	r2, [r7, #0]
 8005924:	429a      	cmp	r2, r3
 8005926:	d205      	bcs.n	8005934 <inv_icm20948_set_odr+0x64>
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	325a      	adds	r2, #90	@ 0x5a
 800592e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005932:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 8005934:	78fb      	ldrb	r3, [r7, #3]
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005940:	883a      	ldrh	r2, [r7, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d906      	bls.n	8005954 <inv_icm20948_set_odr+0x84>
 8005946:	78fb      	ldrb	r3, [r7, #3]
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005952:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 8005954:	78fb      	ldrb	r3, [r7, #3]
 8005956:	2b30      	cmp	r3, #48	@ 0x30
 8005958:	f200 818e 	bhi.w	8005c78 <inv_icm20948_set_odr+0x3a8>
 800595c:	a201      	add	r2, pc, #4	@ (adr r2, 8005964 <inv_icm20948_set_odr+0x94>)
 800595e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005962:	bf00      	nop
 8005964:	08005c79 	.word	0x08005c79
 8005968:	08005a29 	.word	0x08005a29
 800596c:	08005b8f 	.word	0x08005b8f
 8005970:	08005b5b 	.word	0x08005b5b
 8005974:	08005b2f 	.word	0x08005b2f
 8005978:	08005b99 	.word	0x08005b99
 800597c:	08005c5b 	.word	0x08005c5b
 8005980:	08005c79 	.word	0x08005c79
 8005984:	08005c51 	.word	0x08005c51
 8005988:	08005b39 	.word	0x08005b39
 800598c:	08005b39 	.word	0x08005b39
 8005990:	08005b5b 	.word	0x08005b5b
 8005994:	08005c79 	.word	0x08005c79
 8005998:	08005c79 	.word	0x08005c79
 800599c:	08005b85 	.word	0x08005b85
 80059a0:	08005b39 	.word	0x08005b39
 80059a4:	08005abf 	.word	0x08005abf
 80059a8:	08005bad 	.word	0x08005bad
 80059ac:	08005a99 	.word	0x08005a99
 80059b0:	08005a99 	.word	0x08005a99
 80059b4:	08005aa3 	.word	0x08005aa3
 80059b8:	08005c79 	.word	0x08005c79
 80059bc:	08005b99 	.word	0x08005b99
 80059c0:	08005ba3 	.word	0x08005ba3
 80059c4:	08005c47 	.word	0x08005c47
 80059c8:	08005c13 	.word	0x08005c13
 80059cc:	08005be7 	.word	0x08005be7
 80059d0:	08005c51 	.word	0x08005c51
 80059d4:	08005c65 	.word	0x08005c65
 80059d8:	08005bf1 	.word	0x08005bf1
 80059dc:	08005bf1 	.word	0x08005bf1
 80059e0:	08005c13 	.word	0x08005c13
 80059e4:	08005c79 	.word	0x08005c79
 80059e8:	08005c79 	.word	0x08005c79
 80059ec:	08005c3d 	.word	0x08005c3d
 80059f0:	08005bf1 	.word	0x08005bf1
 80059f4:	08005bdd 	.word	0x08005bdd
 80059f8:	08005bad 	.word	0x08005bad
 80059fc:	08005bad 	.word	0x08005bad
 8005a00:	08005bb7 	.word	0x08005bb7
 8005a04:	08005c79 	.word	0x08005c79
 8005a08:	08005bc9 	.word	0x08005bc9
 8005a0c:	08005a61 	.word	0x08005a61
 8005a10:	08005af7 	.word	0x08005af7
 8005a14:	08005c79 	.word	0x08005c79
 8005a18:	08005bd3 	.word	0x08005bd3
 8005a1c:	08005c6f 	.word	0x08005c6f
 8005a20:	08005ab5 	.word	0x08005ab5
 8005a24:	08005c79 	.word	0x08005c79
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8005a28:	212a      	movs	r1, #42	@ 0x2a
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff f999 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00b      	beq.n	8005a4e <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 8005a3c:	883a      	ldrh	r2, [r7, #0]
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	bf28      	it	cs
 8005a42:	4613      	movcs	r3, r2
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005a4c:	e003      	b.n	8005a56 <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	883a      	ldrh	r2, [r7, #0]
 8005a52:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	883a      	ldrh	r2, [r7, #0]
 8005a5a:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 8005a5e:	e10c      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8005a60:	2101      	movs	r1, #1
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff f97d 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8005a74:	883a      	ldrh	r2, [r7, #0]
 8005a76:	4293      	cmp	r3, r2
 8005a78:	bf28      	it	cs
 8005a7a:	4613      	movcs	r3, r2
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005a84:	e003      	b.n	8005a8e <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	883a      	ldrh	r2, [r7, #0]
 8005a8a:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	883a      	ldrh	r2, [r7, #0]
 8005a92:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 8005a96:	e0f0      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	883a      	ldrh	r2, [r7, #0]
 8005a9c:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 8005aa0:	e0eb      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	883a      	ldrh	r2, [r7, #0]
 8005aa6:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	883a      	ldrh	r2, [r7, #0]
 8005aae:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 8005ab2:	e0e2      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	883a      	ldrh	r2, [r7, #0]
 8005ab8:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 8005abc:	e0dd      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8005abe:	212b      	movs	r1, #43	@ 0x2b
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7ff f94e 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00b      	beq.n	8005ae4 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 8005ad2:	883a      	ldrh	r2, [r7, #0]
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	bf28      	it	cs
 8005ad8:	4613      	movcs	r3, r2
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005ae2:	e003      	b.n	8005aec <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	883a      	ldrh	r2, [r7, #0]
 8005ae8:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	883a      	ldrh	r2, [r7, #0]
 8005af0:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 8005af4:	e0c1      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8005af6:	2110      	movs	r1, #16
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff f932 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00b      	beq.n	8005b1c <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8005b0a:	883a      	ldrh	r2, [r7, #0]
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	bf28      	it	cs
 8005b10:	4613      	movcs	r3, r2
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005b1a:	e003      	b.n	8005b24 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	883a      	ldrh	r2, [r7, #0]
 8005b20:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	883a      	ldrh	r2, [r7, #0]
 8005b28:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 8005b2c:	e0a5      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	883a      	ldrh	r2, [r7, #0]
 8005b32:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 8005b36:	e0a0      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005b38:	883a      	ldrh	r2, [r7, #0]
 8005b3a:	78fb      	ldrb	r3, [r7, #3]
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fd ff44 	bl	80039cc <inv_icm20948_augmented_sensors_set_odr>
 8005b44:	4603      	mov	r3, r0
 8005b46:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	883a      	ldrh	r2, [r7, #0]
 8005b4c:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	883a      	ldrh	r2, [r7, #0]
 8005b54:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 8005b58:	e08f      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005b5a:	883a      	ldrh	r2, [r7, #0]
 8005b5c:	78fb      	ldrb	r3, [r7, #3]
 8005b5e:	4619      	mov	r1, r3
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f7fd ff33 	bl	80039cc <inv_icm20948_augmented_sensors_set_odr>
 8005b66:	4603      	mov	r3, r0
 8005b68:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	883a      	ldrh	r2, [r7, #0]
 8005b6e:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	883a      	ldrh	r2, [r7, #0]
 8005b76:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	883a      	ldrh	r2, [r7, #0]
 8005b7e:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 8005b82:	e07a      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	883a      	ldrh	r2, [r7, #0]
 8005b88:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 8005b8c:	e075      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	883a      	ldrh	r2, [r7, #0]
 8005b92:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 8005b96:	e070      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	883a      	ldrh	r2, [r7, #0]
 8005b9c:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 8005ba0:	e06b      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	883a      	ldrh	r2, [r7, #0]
 8005ba6:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 8005baa:	e066      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	883a      	ldrh	r2, [r7, #0]
 8005bb0:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 8005bb4:	e061      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	883a      	ldrh	r2, [r7, #0]
 8005bba:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	883a      	ldrh	r2, [r7, #0]
 8005bc2:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 8005bc6:	e058      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	883a      	ldrh	r2, [r7, #0]
 8005bcc:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 8005bd0:	e053      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	883a      	ldrh	r2, [r7, #0]
 8005bd6:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 8005bda:	e04e      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	883a      	ldrh	r2, [r7, #0]
 8005be0:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 8005be4:	e049      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	883a      	ldrh	r2, [r7, #0]
 8005bea:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 8005bee:	e044      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005bf0:	883a      	ldrh	r2, [r7, #0]
 8005bf2:	78fb      	ldrb	r3, [r7, #3]
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7fd fee8 	bl	80039cc <inv_icm20948_augmented_sensors_set_odr>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	883a      	ldrh	r2, [r7, #0]
 8005c04:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	883a      	ldrh	r2, [r7, #0]
 8005c0c:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 8005c10:	e033      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005c12:	883a      	ldrh	r2, [r7, #0]
 8005c14:	78fb      	ldrb	r3, [r7, #3]
 8005c16:	4619      	mov	r1, r3
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7fd fed7 	bl	80039cc <inv_icm20948_augmented_sensors_set_odr>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	883a      	ldrh	r2, [r7, #0]
 8005c26:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	883a      	ldrh	r2, [r7, #0]
 8005c2e:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	883a      	ldrh	r2, [r7, #0]
 8005c36:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 8005c3a:	e01e      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	883a      	ldrh	r2, [r7, #0]
 8005c40:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 8005c44:	e019      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	883a      	ldrh	r2, [r7, #0]
 8005c4a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 8005c4e:	e014      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	883a      	ldrh	r2, [r7, #0]
 8005c54:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 8005c58:	e00f      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	883a      	ldrh	r2, [r7, #0]
 8005c5e:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 8005c62:	e00a      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	883a      	ldrh	r2, [r7, #0]
 8005c68:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 8005c6c:	e005      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	883a      	ldrh	r2, [r7, #0]
 8005c72:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 8005c76:	e000      	b.n	8005c7a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 8005c78:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7ff fb30 	bl	80052e0 <inv_set_hw_smplrt_dmp_odrs>
 8005c80:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f001 fb5f 	bl	8007346 <inv_icm20948_get_gyro_divider>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	461c      	mov	r4, r3
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f001 fcba 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 8005c92:	4603      	mov	r3, r0
 8005c94:	461a      	mov	r2, r3
 8005c96:	4621      	mov	r1, r4
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f001 fbb5 	bl	8007408 <inv_icm20948_set_gyro_sf>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fff4 	bl	8006c94 <inv_icm20948_allow_lpen_control>
	return result;
 8005cac:	68fb      	ldr	r3, [r7, #12]
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd90      	pop	{r4, r7, pc}
 8005cb6:	bf00      	nop

08005cb8 <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b089      	sub	sp, #36	@ 0x24
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 8005cc6:	78fb      	ldrb	r3, [r7, #3]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2208      	movs	r2, #8
 8005cd0:	801a      	strh	r2, [r3, #0]
 8005cd2:	e002      	b.n	8005cda <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
 8005cde:	e02e      	b.n	8005d3e <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	015b      	lsls	r3, r3, #5
 8005ce4:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	69fa      	ldr	r2, [r7, #28]
 8005cea:	3258      	adds	r2, #88	@ 0x58
 8005cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cf0:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 8005cf2:	e01e      	b.n	8005d32 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d013      	beq.n	8005d26 <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	4413      	add	r3, r2
 8005d06:	881b      	ldrh	r3, [r3, #0]
 8005d08:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 8005d0a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d12:	d008      	beq.n	8005d26 <inv_reGenerate_sensorControl+0x6e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	881b      	ldrh	r3, [r3, #0]
 8005d18:	b21a      	sxth	r2, r3
 8005d1a:	8a7b      	ldrh	r3, [r7, #18]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	b21b      	sxth	r3, r3
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	085b      	lsrs	r3, r3, #1
 8005d2a:	617b      	str	r3, [r7, #20]
			cntr++;
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1dd      	bne.n	8005cf4 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	61fb      	str	r3, [r7, #28]
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	ddcd      	ble.n	8005ce0 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop
 8005d48:	3724      	adds	r7, #36	@ 0x24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b086      	sub	sp, #24
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	60f8      	str	r0, [r7, #12]
 8005d5a:	607b      	str	r3, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	72fb      	strb	r3, [r7, #11]
 8005d60:	4613      	mov	r3, r2
 8005d62:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 8005d68:	7afb      	ldrb	r3, [r7, #11]
 8005d6a:	2b2f      	cmp	r3, #47	@ 0x2f
 8005d6c:	d008      	beq.n	8005d80 <inv_convert_androidSensor_to_control+0x2e>
 8005d6e:	7afb      	ldrb	r3, [r7, #11]
 8005d70:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d72:	d005      	beq.n	8005d80 <inv_convert_androidSensor_to_control+0x2e>
 8005d74:	7afb      	ldrb	r3, [r7, #11]
 8005d76:	2b29      	cmp	r3, #41	@ 0x29
 8005d78:	d002      	beq.n	8005d80 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 8005d7a:	7afb      	ldrb	r3, [r7, #11]
 8005d7c:	2b2d      	cmp	r3, #45	@ 0x2d
 8005d7e:	d122      	bne.n	8005dc6 <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 8005d80:	7abb      	ldrb	r3, [r7, #10]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00f      	beq.n	8005da6 <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 8005d86:	6a3b      	ldr	r3, [r7, #32]
 8005d88:	881b      	ldrh	r3, [r3, #0]
 8005d8a:	f043 0308 	orr.w	r3, r3, #8
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	6a3b      	ldr	r3, [r7, #32]
 8005d92:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 8005da4:	e00f      	b.n	8005dc6 <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005dac:	3b01      	subs	r3, #1
 8005dae:	b2da      	uxtb	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005dbc:	6a3a      	ldr	r2, [r7, #32]
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f7ff ff79 	bl	8005cb8 <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 8005dc6:	7afb      	ldrb	r3, [r7, #11]
 8005dc8:	2b2b      	cmp	r3, #43	@ 0x2b
 8005dca:	d84f      	bhi.n	8005e6c <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 8005dcc:	7afb      	ldrb	r3, [r7, #11]
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 8005dd8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de0:	d046      	beq.n	8005e70 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 8005de2:	7abb      	ldrb	r3, [r7, #10]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d020      	beq.n	8005e2a <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 8005de8:	7afb      	ldrb	r3, [r7, #11]
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3258      	adds	r2, #88	@ 0x58
 8005df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005df8:	7afa      	ldrb	r2, [r7, #11]
 8005dfa:	f002 021f 	and.w	r2, r2, #31
 8005dfe:	2101      	movs	r1, #1
 8005e00:	fa01 f202 	lsl.w	r2, r1, r2
 8005e04:	4611      	mov	r1, r2
 8005e06:	7afa      	ldrb	r2, [r7, #11]
 8005e08:	0952      	lsrs	r2, r2, #5
 8005e0a:	b2d2      	uxtb	r2, r2
 8005e0c:	4319      	orrs	r1, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	3258      	adds	r2, #88	@ 0x58
 8005e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	b21a      	sxth	r2, r3
 8005e1c:	8afb      	ldrh	r3, [r7, #22]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	b21b      	sxth	r3, r3
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	6a3b      	ldr	r3, [r7, #32]
 8005e26:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 8005e28:	e023      	b.n	8005e72 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 8005e2a:	7afb      	ldrb	r3, [r7, #11]
 8005e2c:	095b      	lsrs	r3, r3, #5
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	461a      	mov	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	3258      	adds	r2, #88	@ 0x58
 8005e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e3a:	7afa      	ldrb	r2, [r7, #11]
 8005e3c:	f002 021f 	and.w	r2, r2, #31
 8005e40:	2101      	movs	r1, #1
 8005e42:	fa01 f202 	lsl.w	r2, r1, r2
 8005e46:	43d2      	mvns	r2, r2
 8005e48:	4611      	mov	r1, r2
 8005e4a:	7afa      	ldrb	r2, [r7, #11]
 8005e4c:	0952      	lsrs	r2, r2, #5
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	4019      	ands	r1, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3258      	adds	r2, #88	@ 0x58
 8005e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005e60:	6a3a      	ldr	r2, [r7, #32]
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f7ff ff27 	bl	8005cb8 <inv_reGenerate_sensorControl>
	return;
 8005e6a:	e002      	b.n	8005e72 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 8005e6c:	bf00      	nop
 8005e6e:	e000      	b.n	8005e72 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 8005e70:	bf00      	nop
}
 8005e72:	3718      	adds	r7, #24
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	70fb      	strb	r3, [r7, #3]
 8005e84:	4613      	mov	r3, r2
 8005e86:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 8005e8c:	78fb      	ldrb	r3, [r7, #3]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f000 fea6 	bl	8006be0 <sensor_needs_compass>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d008      	beq.n	8005eac <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f001 f9fe 	bl	800729c <inv_icm20948_get_compass_availability>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d102      	bne.n	8005eac <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 8005ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eaa:	e022      	b.n	8005ef2 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 fee3 	bl	8006c78 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 ffb9 	bl	8006e3c <inv_icm20948_wakeup_mems>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 8005ed8:	78ba      	ldrb	r2, [r7, #2]
 8005eda:	78f9      	ldrb	r1, [r7, #3]
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f80d 	bl	8005efc <inv_enable_sensor_internal>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fed2 	bl	8006c94 <inv_icm20948_allow_lpen_control>
	return result;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 8005efc:	b590      	push	{r4, r7, lr}
 8005efe:	b0a1      	sub	sp, #132	@ 0x84
 8005f00:	af02      	add	r7, sp, #8
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	607b      	str	r3, [r7, #4]
 8005f06:	460b      	mov	r3, r1
 8005f08:	72fb      	strb	r3, [r7, #11]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 8005f12:	2300      	movs	r3, #0
 8005f14:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 8005f22:	4aa3      	ldr	r2, [pc, #652]	@ (80061b0 <inv_enable_sensor_internal+0x2b4>)
 8005f24:	f107 0314 	add.w	r3, r7, #20
 8005f28:	4611      	mov	r1, r2
 8005f2a:	2258      	movs	r2, #88	@ 0x58
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f00e f905 	bl	801413c <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 8005f32:	7abb      	ldrb	r3, [r7, #10]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d012      	beq.n	8005f5e <inv_enable_sensor_internal+0x62>
 8005f38:	7afb      	ldrb	r3, [r7, #11]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f7fe ff10 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10a      	bne.n	8005f5e <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 8005f48:	7afb      	ldrb	r3, [r7, #11]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f005 fd8c 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 8005f50:	4603      	mov	r3, r0
 8005f52:	461a      	mov	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4413      	add	r3, r2
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 8005f5e:	7afb      	ldrb	r3, [r7, #11]
 8005f60:	2b11      	cmp	r3, #17
 8005f62:	d11c      	bne.n	8005f9e <inv_enable_sensor_internal+0xa2>
		if (enable) {
 8005f64:	7abb      	ldrb	r3, [r7, #10]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00d      	beq.n	8005f86 <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f70:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005f84:	e00b      	b.n	8005f9e <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f94:	3b01      	subs	r3, #1
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 8005f9e:	7afb      	ldrb	r3, [r7, #11]
 8005fa0:	2b12      	cmp	r3, #18
 8005fa2:	d11c      	bne.n	8005fde <inv_enable_sensor_internal+0xe2>
		if (enable) {
 8005fa4:	7abb      	ldrb	r3, [r7, #10]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00d      	beq.n	8005fc6 <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005fb0:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005fba:	3301      	adds	r3, #1
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005fc4:	e00b      	b.n	8005fde <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 8005fde:	7afb      	ldrb	r3, [r7, #11]
 8005fe0:	2b13      	cmp	r3, #19
 8005fe2:	d113      	bne.n	800600c <inv_enable_sensor_internal+0x110>
		if (enable) {
 8005fe4:	7abb      	ldrb	r3, [r7, #10]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d008      	beq.n	8005ffc <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005ffa:	e007      	b.n	800600c <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006002:	3b01      	subs	r3, #1
 8006004:	b29a      	uxth	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800600c:	7afb      	ldrb	r3, [r7, #11]
 800600e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006010:	d10c      	bne.n	800602c <inv_enable_sensor_internal+0x130>
		if (enable){
 8006012:	7abb      	ldrb	r3, [r7, #10]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800601e:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 8006022:	e003      	b.n	800602c <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 800602c:	7afb      	ldrb	r3, [r7, #11]
 800602e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006030:	d11b      	bne.n	800606a <inv_enable_sensor_internal+0x16e>
		if(enable){
 8006032:	7abb      	ldrb	r3, [r7, #10]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00c      	beq.n	8006052 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2220      	movs	r2, #32
 800603c:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006046:	3301      	adds	r3, #1
 8006048:	b29a      	uxth	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8006050:	e00b      	b.n	800606a <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 800606a:	7afb      	ldrb	r3, [r7, #11]
 800606c:	2b2f      	cmp	r3, #47	@ 0x2f
 800606e:	d104      	bne.n	800607a <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 8006070:	7abb      	ldrb	r3, [r7, #10]
 8006072:	4619      	mov	r1, r3
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 facf 	bl	8006618 <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 800607a:	7afb      	ldrb	r3, [r7, #11]
 800607c:	2b29      	cmp	r3, #41	@ 0x29
 800607e:	d104      	bne.n	800608a <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 8006080:	7abb      	ldrb	r3, [r7, #10]
 8006082:	4619      	mov	r1, r3
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f000 fb0b 	bl	80066a0 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 8006090:	f107 0014 	add.w	r0, r7, #20
 8006094:	7aba      	ldrb	r2, [r7, #10]
 8006096:	7af9      	ldrb	r1, [r7, #11]
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	4603      	mov	r3, r0
 800609c:	68f8      	ldr	r0, [r7, #12]
 800609e:	f7ff fe58 	bl	8005d52 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80060a8:	4619      	mov	r1, r3
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f003 f819 	bl	80090e2 <dmp_icm20948_set_data_output_control1>
 80060b0:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00e      	beq.n	80060da <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 80060c2:	4b3c      	ldr	r3, [pc, #240]	@ (80061b4 <inv_enable_sensor_internal+0x2b8>)
 80060c4:	4313      	orrs	r3, r2
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	4619      	mov	r1, r3
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f003 f882 	bl	80091d4 <dmp_icm20948_set_data_interrupt_control>
 80060d0:	4602      	mov	r2, r0
 80060d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060d4:	4313      	orrs	r3, r2
 80060d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80060d8:	e00a      	b.n	80060f0 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80060e0:	4619      	mov	r1, r3
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f003 f876 	bl	80091d4 <dmp_icm20948_set_data_interrupt_control>
 80060e8:	4602      	mov	r2, r0
 80060ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060ec:	4313      	orrs	r3, r2
 80060ee:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80060f6:	b21b      	sxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	da09      	bge.n	8006110 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006102:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800610e:	e008      	b.n	8006122 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006116:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612c:	2b00      	cmp	r3, #0
 800612e:	d106      	bne.n	800613e <inv_enable_sensor_internal+0x242>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d009      	beq.n	8006152 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006144:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006150:	e008      	b.n	8006164 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006158:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800615c:	b29a      	uxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800616a:	f003 0320 	and.w	r3, r3, #32
 800616e:	2b00      	cmp	r3, #0
 8006170:	d114      	bne.n	800619c <inv_enable_sensor_internal+0x2a0>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006178:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10d      	bne.n	800619c <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <inv_enable_sensor_internal+0x2a0>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00d      	beq.n	80061b8 <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80061a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80061ae:	e00c      	b.n	80061ca <inv_enable_sensor_internal+0x2ce>
 80061b0:	080195d4 	.word	0x080195d4
 80061b4:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80061be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061c2:	b29a      	uxth	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d009      	beq.n	80061e8 <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80061da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80061de:	b29a      	uxth	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80061e6:	e008      	b.n	80061fa <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80061ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006200:	2b00      	cmp	r3, #0
 8006202:	d019      	beq.n	8006238 <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 8006204:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006208:	f043 0304 	orr.w	r3, r3, #4
 800620c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 8006210:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006218:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800621c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006220:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006224:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006228:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800622c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f003 fe72 	bl	8009f1a <dmp_icm20948_set_ped_y_ratio>
 8006236:	e011      	b.n	800625c <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 8006238:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800623c:	f023 0304 	bic.w	r3, r3, #4
 8006240:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 8006244:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800624c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 8006250:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006254:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006258:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006262:	4619      	mov	r1, r3
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f002 ff55 	bl	8009114 <dmp_icm20948_set_data_output_control2>
 800626a:	4602      	mov	r2, r0
 800626c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800626e:	4313      	orrs	r3, r2
 8006270:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006278:	4ba0      	ldr	r3, [pc, #640]	@ (80064fc <inv_enable_sensor_internal+0x600>)
 800627a:	4013      	ands	r3, r2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d107      	bne.n	8006290 <inv_enable_sensor_internal+0x394>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8006286:	f640 0318 	movw	r3, #2072	@ 0x818
 800628a:	4013      	ands	r3, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d005      	beq.n	800629c <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 8006290:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006294:	f043 0301 	orr.w	r3, r3, #1
 8006298:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80062a2:	4b97      	ldr	r3, [pc, #604]	@ (8006500 <inv_enable_sensor_internal+0x604>)
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d106      	bne.n	80062b8 <inv_enable_sensor_internal+0x3bc>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 80062b0:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d005      	beq.n	80062c4 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 80062b8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062bc:	f043 0302 	orr.w	r3, r3, #2
 80062c0:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d104      	bne.n	80062d8 <inv_enable_sensor_internal+0x3dc>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d005      	beq.n	80062e4 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 80062d8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062dc:	f043 0302 	orr.w	r3, r3, #2
 80062e0:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 80062ee:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062f2:	f043 0302 	orr.w	r3, r3, #2
 80062f6:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006300:	4b80      	ldr	r3, [pc, #512]	@ (8006504 <inv_enable_sensor_internal+0x608>)
 8006302:	4013      	ands	r3, r2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d106      	bne.n	8006316 <inv_enable_sensor_internal+0x41a>
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800630e:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00b      	beq.n	800632e <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 8006316:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800631a:	f043 0308 	orr.w	r3, r3, #8
 800631e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 8006322:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800632a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 800632e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d005      	beq.n	8006346 <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800633a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800633e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006342:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 8006346:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d005      	beq.n	800635e <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 8006352:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800635a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800636a:	4313      	orrs	r3, r2
 800636c:	b29a      	uxth	r2, r3
 800636e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006372:	4313      	orrs	r3, r2
 8006374:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800637e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006382:	2b00      	cmp	r3, #0
 8006384:	d005      	beq.n	8006392 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 8006386:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800638a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006398:	f003 0317 	and.w	r3, r3, #23
 800639c:	2b00      	cmp	r3, #0
 800639e:	d105      	bne.n	80063ac <inv_enable_sensor_internal+0x4b0>
 80063a0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80063a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d012      	beq.n	80063d2 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 80063ac:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80063b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063b4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80063b8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80063bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063c4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80063c8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f003 fda4 	bl	8009f1a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80063d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d012      	beq.n	8006406 <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 80063e0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80063e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063e8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80063ec:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80063f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063f8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80063fc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f003 fd8a 	bl	8009f1a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800640c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006410:	2b00      	cmp	r3, #0
 8006412:	d005      	beq.n	8006420 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 8006414:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006418:	f043 0310 	orr.w	r3, r3, #16
 800641c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800642a:	2b00      	cmp	r3, #0
 800642c:	d005      	beq.n	800643a <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 800642e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006432:	f043 0308 	orr.w	r3, r3, #8
 8006436:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800643a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800643e:	4619      	mov	r1, r3
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f002 ff2a 	bl	800929a <dmp_icm20948_set_motion_event_control>
 8006446:	4602      	mov	r2, r0
 8006448:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800644a:	4313      	orrs	r3, r2
 800644c:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800644e:	7afb      	ldrb	r3, [r7, #11]
 8006450:	2b09      	cmp	r3, #9
 8006452:	d005      	beq.n	8006460 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 8006454:	7afb      	ldrb	r3, [r7, #11]
 8006456:	2b0f      	cmp	r3, #15
 8006458:	d002      	beq.n	8006460 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800645a:	7afb      	ldrb	r3, [r7, #11]
 800645c:	2b0a      	cmp	r3, #10
 800645e:	d10f      	bne.n	8006480 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 8006466:	7afb      	ldrb	r3, [r7, #11]
 8006468:	4619      	mov	r1, r3
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7fd fcda 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 8006476:	7afb      	ldrb	r3, [r7, #11]
 8006478:	4619      	mov	r1, r3
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f7fd fcd2 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 8006480:	7afb      	ldrb	r3, [r7, #11]
 8006482:	2b03      	cmp	r3, #3
 8006484:	d002      	beq.n	800648c <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 8006486:	7afb      	ldrb	r3, [r7, #11]
 8006488:	2b0b      	cmp	r3, #11
 800648a:	d117      	bne.n	80064bc <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 8006492:	7afb      	ldrb	r3, [r7, #11]
 8006494:	4619      	mov	r1, r3
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7fd fcc4 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80064a2:	7afb      	ldrb	r3, [r7, #11]
 80064a4:	4619      	mov	r1, r3
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f7fd fcbc 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 80064b2:	7afb      	ldrb	r3, [r7, #11]
 80064b4:	4619      	mov	r1, r3
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	f7fd fcb4 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 80064bc:	7afb      	ldrb	r3, [r7, #11]
 80064be:	2b1d      	cmp	r3, #29
 80064c0:	d005      	beq.n	80064ce <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 80064c2:	7afb      	ldrb	r3, [r7, #11]
 80064c4:	2b23      	cmp	r3, #35	@ 0x23
 80064c6:	d002      	beq.n	80064ce <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 80064c8:	7afb      	ldrb	r3, [r7, #11]
 80064ca:	2b1e      	cmp	r3, #30
 80064cc:	d10f      	bne.n	80064ee <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 80064d4:	7afb      	ldrb	r3, [r7, #11]
 80064d6:	4619      	mov	r1, r3
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f7fd fca3 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 80064e4:	7afb      	ldrb	r3, [r7, #11]
 80064e6:	4619      	mov	r1, r3
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f7fd fc9b 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 80064ee:	7afb      	ldrb	r3, [r7, #11]
 80064f0:	2b19      	cmp	r3, #25
 80064f2:	d009      	beq.n	8006508 <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 80064f4:	7afb      	ldrb	r3, [r7, #11]
 80064f6:	2b1f      	cmp	r3, #31
 80064f8:	d11e      	bne.n	8006538 <inv_enable_sensor_internal+0x63c>
 80064fa:	e005      	b.n	8006508 <inv_enable_sensor_internal+0x60c>
 80064fc:	e6018e18 	.word	0xe6018e18
 8006500:	e29e8e0a 	.word	0xe29e8e0a
 8006504:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 800650e:	7afb      	ldrb	r3, [r7, #11]
 8006510:	4619      	mov	r1, r3
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7fd fc86 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 800651e:	7afb      	ldrb	r3, [r7, #11]
 8006520:	4619      	mov	r1, r3
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f7fd fc7e 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 800652e:	7afb      	ldrb	r3, [r7, #11]
 8006530:	4619      	mov	r1, r3
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f7fd fc76 	bl	8003e24 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f7fe fed1 	bl	80052e0 <inv_set_hw_smplrt_dmp_odrs>
 800653e:	4602      	mov	r2, r0
 8006540:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006542:	4313      	orrs	r3, r2
 8006544:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 fefd 	bl	8007346 <inv_icm20948_get_gyro_divider>
 800654c:	4603      	mov	r3, r0
 800654e:	461c      	mov	r4, r3
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f001 f858 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 8006556:	4603      	mov	r3, r0
 8006558:	461a      	mov	r2, r3
 800655a:	4621      	mov	r1, r4
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 ff53 	bl	8007408 <inv_icm20948_set_gyro_sf>
 8006562:	4602      	mov	r2, r0
 8006564:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006566:	4313      	orrs	r3, r2
 8006568:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006570:	2b00      	cmp	r3, #0
 8006572:	d115      	bne.n	80065a0 <inv_enable_sensor_internal+0x6a4>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800657a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10e      	bne.n	80065a0 <inv_enable_sensor_internal+0x6a4>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006588:	2b00      	cmp	r3, #0
 800658a:	d109      	bne.n	80065a0 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f000 fca6 	bl	8006ee4 <inv_icm20948_sleep_mems>
 8006598:	4602      	mov	r2, r0
 800659a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800659c:	4313      	orrs	r3, r2
 800659e:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 80065a0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80065a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	4619      	mov	r1, r3
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f001 fa01 	bl	80079b4 <inv_icm20948_enable_hw_sensors>
 80065b2:	4602      	mov	r2, r0
 80065b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065b6:	4313      	orrs	r3, r2
 80065b8:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 80065ba:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80065be:	f003 0308 	and.w	r3, r3, #8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d005      	beq.n	80065d2 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 80065c6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80065ca:	f043 0308 	orr.w	r3, r3, #8
 80065ce:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 80065d2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80065d6:	4619      	mov	r1, r3
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f002 fe3d 	bl	8009258 <dmp_icm20948_set_data_rdy_status>
 80065de:	4602      	mov	r2, r0
 80065e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065e2:	4313      	orrs	r3, r2
 80065e4:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 80065e6:	7afb      	ldrb	r3, [r7, #11]
 80065e8:	2b13      	cmp	r3, #19
 80065ea:	d110      	bne.n	800660e <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 80065ec:	7abb      	ldrb	r3, [r7, #10]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00d      	beq.n	800660e <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 80065f2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80065f6:	4619      	mov	r1, r3
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f003 fa18 	bl	8009a2e <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 80065fe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006606:	1ad2      	subs	r2, r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 800660e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8006610:	4618      	mov	r0, r3
 8006612:	377c      	adds	r7, #124	@ 0x7c
 8006614:	46bd      	mov	sp, r7
 8006616:	bd90      	pop	{r4, r7, pc}

08006618 <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 8006624:	78fb      	ldrb	r3, [r7, #3]
 8006626:	b29a      	uxth	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d015      	beq.n	8006660 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2280      	movs	r2, #128	@ 0x80
 8006638:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006646:	b29a      	uxth	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006654:	3301      	adds	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800665e:	e01b      	b.n	8006698 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 8006660:	2129      	movs	r1, #41	@ 0x29
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7fe fb7d 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d114      	bne.n	8006698 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800667c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006680:	b29a      	uxth	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800668e:	3b01      	subs	r3, #1
 8006690:	b29a      	uxth	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8006698:	bf00      	nop
 800669a:	3708      	adds	r7, #8
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 80066ac:	78fb      	ldrb	r3, [r7, #3]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d015      	beq.n	80066de <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2280      	movs	r2, #128	@ 0x80
 80066b6:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80066c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80066d2:	3301      	adds	r3, #1
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 80066dc:	e019      	b.n	8006712 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d114      	bne.n	8006712 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80066f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006708:	3b01      	subs	r3, #1
 800670a:	b29a      	uxth	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b084      	sub	sp, #16
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
 8006726:	460b      	mov	r3, r1
 8006728:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800672a:	2300      	movs	r3, #0
 800672c:	60fb      	str	r3, [r7, #12]

	if(enable)
 800672e:	78fb      	ldrb	r3, [r7, #3]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d009      	beq.n	8006748 <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800673a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800673e:	b29a      	uxth	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006746:	e008      	b.n	800675a <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800674e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006752:	b29a      	uxth	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006760:	4619      	mov	r1, r3
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f002 fcd6 	bl	8009114 <dmp_icm20948_set_data_output_control2>
 8006768:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800676a:	78fb      	ldrb	r3, [r7, #3]
 800676c:	4619      	mov	r1, r3
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f805 	bl	800677e <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 8006774:	68fb      	ldr	r3, [r7, #12]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
 8006786:	460b      	mov	r3, r1
 8006788:	70fb      	strb	r3, [r7, #3]
	if(enable)
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d004      	beq.n	800679a <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 8006798:	e003      	b.n	80067a2 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 80067a2:	bf00      	nop
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b083      	sub	sp, #12
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 80067bc:	4618      	mov	r0, r3
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 80067c8:	b590      	push	{r4, r7, lr}
 80067ca:	b085      	sub	sp, #20
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	460b      	mov	r3, r1
 80067d2:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 80067d4:	2300      	movs	r3, #0
 80067d6:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80067de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d114      	bne.n	8006810 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80067ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10d      	bne.n	8006810 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80067fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d106      	bne.n	8006810 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006808:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d022      	beq.n	8006856 <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 8006810:	887c      	ldrh	r4, [r7, #2]
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fd97 	bl	8007346 <inv_icm20948_get_gyro_divider>
 8006818:	4603      	mov	r3, r0
 800681a:	3301      	adds	r3, #1
 800681c:	f240 4265 	movw	r2, #1125	@ 0x465
 8006820:	fb92 f3f3 	sdiv	r3, r2, r3
 8006824:	fb04 f303 	mul.w	r3, r4, r3
 8006828:	4a3e      	ldr	r2, [pc, #248]	@ (8006924 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800682a:	fb82 1203 	smull	r1, r2, r2, r3
 800682e:	1192      	asrs	r2, r2, #6
 8006830:	17db      	asrs	r3, r3, #31
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 800683c:	887a      	ldrh	r2, [r7, #2]
 800683e:	429a      	cmp	r2, r3
 8006840:	d202      	bcs.n	8006848 <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 8006842:	f04f 33ff 	mov.w	r3, #4294967295
 8006846:	e069      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 8006848:	2201      	movs	r2, #1
 800684a:	68f9      	ldr	r1, [r7, #12]
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f002 fda7 	bl	80093a0 <dmp_icm20948_set_batchmode_params>
 8006852:	4603      	mov	r3, r0
 8006854:	e062      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800685c:	b21b      	sxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	db06      	blt.n	8006870 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686c:	2b00      	cmp	r3, #0
 800686e:	d022      	beq.n	80068b6 <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 8006870:	887c      	ldrh	r4, [r7, #2]
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 fdb9 	bl	80073ea <inv_icm20948_get_accel_divider>
 8006878:	4603      	mov	r3, r0
 800687a:	3301      	adds	r3, #1
 800687c:	f240 4265 	movw	r2, #1125	@ 0x465
 8006880:	fb92 f3f3 	sdiv	r3, r2, r3
 8006884:	fb04 f303 	mul.w	r3, r4, r3
 8006888:	4a26      	ldr	r2, [pc, #152]	@ (8006924 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800688a:	fb82 1203 	smull	r1, r2, r2, r3
 800688e:	1192      	asrs	r2, r2, #6
 8006890:	17db      	asrs	r3, r3, #31
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 800689c:	887a      	ldrh	r2, [r7, #2]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d202      	bcs.n	80068a8 <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 80068a2:	f04f 33ff 	mov.w	r3, #4294967295
 80068a6:	e039      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 80068a8:	2202      	movs	r2, #2
 80068aa:	68f9      	ldr	r1, [r7, #12]
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f002 fd77 	bl	80093a0 <dmp_icm20948_set_batchmode_params>
 80068b2:	4603      	mov	r3, r0
 80068b4:	e032      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80068bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d106      	bne.n	80068d2 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80068ca:	f003 0320 	and.w	r3, r3, #32
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d022      	beq.n	8006918 <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 80068d2:	887c      	ldrh	r4, [r7, #2]
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fd5b 	bl	8007390 <inv_icm20948_get_secondary_divider>
 80068da:	4603      	mov	r3, r0
 80068dc:	461a      	mov	r2, r3
 80068de:	f240 4365 	movw	r3, #1125	@ 0x465
 80068e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80068e6:	fb04 f303 	mul.w	r3, r4, r3
 80068ea:	4a0e      	ldr	r2, [pc, #56]	@ (8006924 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 80068ec:	fb82 1203 	smull	r1, r2, r2, r3
 80068f0:	1192      	asrs	r2, r2, #6
 80068f2:	17db      	asrs	r3, r3, #31
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 80068fe:	887a      	ldrh	r2, [r7, #2]
 8006900:	429a      	cmp	r2, r3
 8006902:	d202      	bcs.n	800690a <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8006904:	f04f 33ff 	mov.w	r3, #4294967295
 8006908:	e008      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800690a:	2208      	movs	r2, #8
 800690c:	68f9      	ldr	r1, [r7, #12]
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f002 fd46 	bl	80093a0 <dmp_icm20948_set_batchmode_params>
 8006914:	4603      	mov	r3, r0
 8006916:	e001      	b.n	800691c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 8006918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800691c:	4618      	mov	r0, r3
 800691e:	3714      	adds	r7, #20
 8006920:	46bd      	mov	sp, r7
 8006922:	bd90      	pop	{r4, r7, pc}
 8006924:	10624dd3 	.word	0x10624dd3

08006928 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 8006936:	4618      	mov	r0, r3
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
	...

08006944 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	460b      	mov	r3, r1
 800694e:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8006950:	4b23      	ldr	r3, [pc, #140]	@ (80069e0 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8006952:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8006954:	887b      	ldrh	r3, [r7, #2]
 8006956:	3b05      	subs	r3, #5
 8006958:	2b11      	cmp	r3, #17
 800695a:	d835      	bhi.n	80069c8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 800695c:	a201      	add	r2, pc, #4	@ (adr r2, 8006964 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 800695e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006962:	bf00      	nop
 8006964:	080069ad 	.word	0x080069ad
 8006968:	080069c9 	.word	0x080069c9
 800696c:	080069c9 	.word	0x080069c9
 8006970:	080069c9 	.word	0x080069c9
 8006974:	080069c9 	.word	0x080069c9
 8006978:	080069b3 	.word	0x080069b3
 800697c:	080069b9 	.word	0x080069b9
 8006980:	080069c9 	.word	0x080069c9
 8006984:	080069c9 	.word	0x080069c9
 8006988:	080069c9 	.word	0x080069c9
 800698c:	080069c9 	.word	0x080069c9
 8006990:	080069c9 	.word	0x080069c9
 8006994:	080069c9 	.word	0x080069c9
 8006998:	080069c9 	.word	0x080069c9
 800699c:	080069c9 	.word	0x080069c9
 80069a0:	080069c9 	.word	0x080069c9
 80069a4:	080069c9 	.word	0x080069c9
 80069a8:	080069c1 	.word	0x080069c1
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 80069ac:	4b0c      	ldr	r3, [pc, #48]	@ (80069e0 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80069ae:	60fb      	str	r3, [r7, #12]
			break;
 80069b0:	e00d      	b.n	80069ce <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 80069b2:	4b0c      	ldr	r3, [pc, #48]	@ (80069e4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 80069b4:	60fb      	str	r3, [r7, #12]
			break;
 80069b6:	e00a      	b.n	80069ce <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 80069b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069bc:	60fb      	str	r3, [r7, #12]
			break;
 80069be:	e006      	b.n	80069ce <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 80069c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80069c4:	60fb      	str	r3, [r7, #12]
			break;
 80069c6:	e002      	b.n	80069ce <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 80069c8:	4b05      	ldr	r3, [pc, #20]	@ (80069e0 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80069ca:	60fb      	str	r3, [r7, #12]
			break;
 80069cc:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 80069ce:	68f9      	ldr	r1, [r7, #12]
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f002 ff02 	bl	80097da <dmp_icm20948_set_accel_feedback_gain>
 80069d6:	4603      	mov	r3, r0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	00e8ba2e 	.word	0x00e8ba2e
 80069e4:	01d1745d 	.word	0x01d1745d

080069e8 <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	460b      	mov	r3, r1
 80069f2:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 80069f4:	f107 030c 	add.w	r3, r7, #12
 80069f8:	2200      	movs	r2, #0
 80069fa:	601a      	str	r2, [r3, #0]
 80069fc:	605a      	str	r2, [r3, #4]
 80069fe:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8006a00:	887b      	ldrh	r3, [r7, #2]
 8006a02:	2b05      	cmp	r3, #5
 8006a04:	d804      	bhi.n	8006a10 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 8006a06:	4b21      	ldr	r3, [pc, #132]	@ (8006a8c <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 8006a08:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 8006a0a:	4b21      	ldr	r3, [pc, #132]	@ (8006a90 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 8006a0c:	613b      	str	r3, [r7, #16]
 8006a0e:	e032      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8006a10:	887b      	ldrh	r3, [r7, #2]
 8006a12:	2b0a      	cmp	r3, #10
 8006a14:	d804      	bhi.n	8006a20 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 8006a16:	4b1f      	ldr	r3, [pc, #124]	@ (8006a94 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 8006a18:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 8006a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8006a98 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 8006a1c:	613b      	str	r3, [r7, #16]
 8006a1e:	e02a      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8006a20:	887b      	ldrh	r3, [r7, #2]
 8006a22:	2b0b      	cmp	r3, #11
 8006a24:	d807      	bhi.n	8006a36 <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8006a26:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8006a2a:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a9c <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8006a2e:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8006a30:	2301      	movs	r3, #1
 8006a32:	617b      	str	r3, [r7, #20]
 8006a34:	e01f      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 8006a36:	887b      	ldrh	r3, [r7, #2]
 8006a38:	2b14      	cmp	r3, #20
 8006a3a:	d804      	bhi.n	8006a46 <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 8006a3c:	4b18      	ldr	r3, [pc, #96]	@ (8006aa0 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 8006a3e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8006a40:	4b18      	ldr	r3, [pc, #96]	@ (8006aa4 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8006a42:	613b      	str	r3, [r7, #16]
 8006a44:	e017      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 8006a46:	887b      	ldrh	r3, [r7, #2]
 8006a48:	2b16      	cmp	r3, #22
 8006a4a:	d805      	bhi.n	8006a58 <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8006a4c:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8006a50:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8006a52:	4b12      	ldr	r3, [pc, #72]	@ (8006a9c <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8006a54:	613b      	str	r3, [r7, #16]
 8006a56:	e00e      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 8006a58:	887b      	ldrh	r3, [r7, #2]
 8006a5a:	2b4b      	cmp	r3, #75	@ 0x4b
 8006a5c:	d804      	bhi.n	8006a68 <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 8006a5e:	4b12      	ldr	r3, [pc, #72]	@ (8006aa8 <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8006a60:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8006a62:	4b12      	ldr	r3, [pc, #72]	@ (8006aac <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8006a64:	613b      	str	r3, [r7, #16]
 8006a66:	e006      	b.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 8006a68:	887b      	ldrh	r3, [r7, #2]
 8006a6a:	2be1      	cmp	r3, #225	@ 0xe1
 8006a6c:	d803      	bhi.n	8006a76 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 8006a6e:	4b10      	ldr	r3, [pc, #64]	@ (8006ab0 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 8006a70:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 8006a72:	4b10      	ldr	r3, [pc, #64]	@ (8006ab4 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 8006a74:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 8006a76:	f107 030c 	add.w	r3, r7, #12
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f002 fecb 	bl	8009818 <dmp_icm20948_set_accel_cal_params>
 8006a82:	4603      	mov	r3, r0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3718      	adds	r7, #24
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	3d27d27d 	.word	0x3d27d27d
 8006a90:	02d82d83 	.word	0x02d82d83
 8006a94:	3a492492 	.word	0x3a492492
 8006a98:	05b6db6e 	.word	0x05b6db6e
 8006a9c:	0ccccccd 	.word	0x0ccccccd
 8006aa0:	34924925 	.word	0x34924925
 8006aa4:	0b6db6db 	.word	0x0b6db6db
 8006aa8:	15555555 	.word	0x15555555
 8006aac:	2aaaaaab 	.word	0x2aaaaaab
 8006ab0:	06666666 	.word	0x06666666
 8006ab4:	3999999a 	.word	0x3999999a

08006ab8 <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 8006ac2:	6839      	ldr	r1, [r7, #0]
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f002 fd89 	bl	80095dc <dmp_icm20948_get_bias_acc>
 8006aca:	4603      	mov	r3, r0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3708      	adds	r7, #8
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 8006ade:	6839      	ldr	r1, [r7, #0]
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f002 fdc8 	bl	8009676 <dmp_icm20948_get_bias_gyr>
 8006ae6:	4603      	mov	r3, r0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f002 fe07 	bl	8009710 <dmp_icm20948_get_bias_cmp>
 8006b02:	4603      	mov	r3, r0
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3708      	adds	r7, #8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	689a      	ldr	r2, [r3, #8]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b3e:	4619      	mov	r1, r3
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f002 fc70 	bl	8009426 <dmp_icm20948_set_bias_acc>
 8006b46:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006b48:	68fb      	ldr	r3, [r7, #12]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}

08006b52 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b084      	sub	sp, #16
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685a      	ldr	r2, [r3, #4]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f002 fc96 	bl	80094b8 <dmp_icm20948_set_bias_gyr>
 8006b8c:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006bca:	4619      	mov	r1, r3
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f002 fcbc 	bl	800954a <dmp_icm20948_set_bias_cmp>
 8006bd2:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
	...

08006be0 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	4603      	mov	r3, r0
 8006be8:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 8006bea:	79fb      	ldrb	r3, [r7, #7]
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d012      	beq.n	8006c16 <sensor_needs_compass+0x36>
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	db12      	blt.n	8006c1a <sensor_needs_compass+0x3a>
 8006bf4:	2b27      	cmp	r3, #39	@ 0x27
 8006bf6:	dc10      	bgt.n	8006c1a <sensor_needs_compass+0x3a>
 8006bf8:	2b0b      	cmp	r3, #11
 8006bfa:	db0e      	blt.n	8006c1a <sensor_needs_compass+0x3a>
 8006bfc:	3b0b      	subs	r3, #11
 8006bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8006c28 <sensor_needs_compass+0x48>)
 8006c00:	fa22 f303 	lsr.w	r3, r2, r3
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	bf14      	ite	ne
 8006c0c:	2301      	movne	r3, #1
 8006c0e:	2300      	moveq	r3, #0
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <sensor_needs_compass+0x3c>

		default :
			return 0;
 8006c1a:	2300      	movs	r3, #0
	}
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr
 8006c28:	10902209 	.word	0x10902209

08006c2c <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	4603      	mov	r3, r0
 8006c34:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 8006c36:	79fb      	ldrb	r3, [r7, #7]
 8006c38:	3b11      	subs	r3, #17
 8006c3a:	2b1e      	cmp	r3, #30
 8006c3c:	bf8c      	ite	hi
 8006c3e:	2201      	movhi	r2, #1
 8006c40:	2200      	movls	r2, #0
 8006c42:	b2d2      	uxtb	r2, r2
 8006c44:	2a00      	cmp	r2, #0
 8006c46:	d10d      	bne.n	8006c64 <sensor_needs_bac_algo+0x38>
 8006c48:	4a0a      	ldr	r2, [pc, #40]	@ (8006c74 <sensor_needs_bac_algo+0x48>)
 8006c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	bf14      	ite	ne
 8006c56:	2301      	movne	r3, #1
 8006c58:	2300      	moveq	r3, #0
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d001      	beq.n	8006c64 <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e000      	b.n	8006c66 <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8006c64:	2300      	movs	r3, #0
	}
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	71300007 	.word	0x71300007

08006c78 <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	2102      	movs	r1, #2
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 f811 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
}
 8006cae:	bf00      	nop
 8006cb0:	3708      	adds	r7, #8
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b083      	sub	sp, #12
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	70fb      	strb	r3, [r7, #3]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	60fb      	str	r3, [r7, #12]

	switch(func) {
 8006ce4:	78fb      	ldrb	r3, [r7, #3]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d002      	beq.n	8006cf0 <inv_icm20948_set_chip_power_state+0x20>
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d044      	beq.n	8006d78 <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 8006cee:	e094      	b.n	8006e1a <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 8006cf0:	78bb      	ldrb	r3, [r7, #2]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d020      	beq.n	8006d38 <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	7e1b      	ldrb	r3, [r3, #24]
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f040 8088 	bne.w	8006e14 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	7e9b      	ldrb	r3, [r3, #26]
 8006d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d0c:	b2da      	uxtb	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	7e9b      	ldrb	r3, [r3, #26]
 8006d16:	461a      	mov	r2, r3
 8006d18:	2106      	movs	r1, #6
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f007 fca8 	bl	800e670 <inv_icm20948_write_single_mems_reg_core>
 8006d20:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	7e1b      	ldrb	r3, [r3, #24]
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	b2da      	uxtb	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006d30:	2001      	movs	r0, #1
 8006d32:	f007 f907 	bl	800df44 <inv_icm20948_sleep_100us>
		break;
 8006d36:	e06d      	b.n	8006e14 <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	7e1b      	ldrb	r3, [r3, #24]
 8006d3c:	f003 0301 	and.w	r3, r3, #1
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d067      	beq.n	8006e14 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	7e9b      	ldrb	r3, [r3, #26]
 8006d48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d4c:	b2da      	uxtb	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	7e9b      	ldrb	r3, [r3, #26]
 8006d56:	461a      	mov	r2, r3
 8006d58:	2106      	movs	r1, #6
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f007 fc88 	bl	800e670 <inv_icm20948_write_single_mems_reg_core>
 8006d60:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	7e1b      	ldrb	r3, [r3, #24]
 8006d66:	f023 0301 	bic.w	r3, r3, #1
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006d70:	2001      	movs	r0, #1
 8006d72:	f007 f8e7 	bl	800df44 <inv_icm20948_sleep_100us>
		break;
 8006d76:	e04d      	b.n	8006e14 <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d047      	beq.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 8006d88:	78bb      	ldrb	r3, [r7, #2]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d022      	beq.n	8006dd4 <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7ff ff91 	bl	8006cb6 <inv_icm20948_get_lpen_control>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d03e      	beq.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	7e1b      	ldrb	r3, [r3, #24]
 8006d9e:	f003 0302 	and.w	r3, r3, #2
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d138      	bne.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	7e9b      	ldrb	r3, [r3, #26]
 8006daa:	f043 0320 	orr.w	r3, r3, #32
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	7e9b      	ldrb	r3, [r3, #26]
 8006db8:	461a      	mov	r2, r3
 8006dba:	2106      	movs	r1, #6
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f007 fc57 	bl	800e670 <inv_icm20948_write_single_mems_reg_core>
 8006dc2:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	7e1b      	ldrb	r3, [r3, #24]
 8006dc8:	f043 0302 	orr.w	r3, r3, #2
 8006dcc:	b2da      	uxtb	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	761a      	strb	r2, [r3, #24]
		break;
 8006dd2:	e021      	b.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	7e1b      	ldrb	r3, [r3, #24]
 8006dd8:	f003 0302 	and.w	r3, r3, #2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d01b      	beq.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	7e9b      	ldrb	r3, [r3, #26]
 8006de4:	f023 0320 	bic.w	r3, r3, #32
 8006de8:	b2da      	uxtb	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	7e9b      	ldrb	r3, [r3, #26]
 8006df2:	461a      	mov	r2, r3
 8006df4:	2106      	movs	r1, #6
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f007 fc3a 	bl	800e670 <inv_icm20948_write_single_mems_reg_core>
 8006dfc:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	7e1b      	ldrb	r3, [r3, #24]
 8006e02:	f023 0302 	bic.w	r3, r3, #2
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006e0c:	2001      	movs	r0, #1
 8006e0e:	f007 f899 	bl	800df44 <inv_icm20948_sleep_100us>
		break;
 8006e12:	e001      	b.n	8006e18 <inv_icm20948_set_chip_power_state+0x148>
		break;
 8006e14:	bf00      	nop
 8006e16:	e000      	b.n	8006e1a <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8006e18:	bf00      	nop

	}// end switch

	return status;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8006e44:	2300      	movs	r3, #0
 8006e46:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8006e48:	2201      	movs	r2, #1
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7ff ff3f 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 8006e52:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d10d      	bne.n	8006e7a <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	7f1b      	ldrb	r3, [r3, #28]
 8006e62:	f043 0310 	orr.w	r3, r3, #16
 8006e66:	b2da      	uxtb	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	7f1b      	ldrb	r3, [r3, #28]
 8006e70:	461a      	mov	r2, r3
 8006e72:	2103      	movs	r1, #3
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f007 f96f 	bl	800e158 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 8006e7a:	2347      	movs	r3, #71	@ 0x47
 8006e7c:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006e7e:	f107 030b 	add.w	r3, r7, #11
 8006e82:	2201      	movs	r2, #1
 8006e84:	2107      	movs	r1, #7
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f007 f8ed 	bl	800e066 <inv_icm20948_write_mems_reg>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d011      	beq.n	8006ec8 <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	7f1b      	ldrb	r3, [r3, #28]
 8006ea8:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	7f1b      	ldrb	r3, [r3, #28]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	2103      	movs	r1, #3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f007 f94c 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006ec8:	2201      	movs	r2, #1
 8006eca:	2102      	movs	r1, #2
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7ff feff 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
	return result;
 8006eda:	68fb      	ldr	r3, [r7, #12]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 8006eec:	237f      	movs	r3, #127	@ 0x7f
 8006eee:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006ef0:	f107 030b 	add.w	r3, r7, #11
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	2107      	movs	r1, #7
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f007 f8b4 	bl	800e066 <inv_icm20948_write_mems_reg>
 8006efe:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8006f00:	2200      	movs	r2, #0
 8006f02:	2101      	movs	r1, #1
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f7ff fee3 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	60fb      	str	r3, [r7, #12]

	return result;
 8006f12:	68fb      	ldr	r3, [r7, #12]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 8006f24:	2300      	movs	r3, #0
 8006f26:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 8006f28:	f107 030e 	add.w	r3, r7, #14
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f002 f8c8 	bl	80090c4 <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 8006f34:	89fb      	ldrh	r3, [r7, #14]
 8006f36:	0a1b      	lsrs	r3, r3, #8
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 8006f3e:	89fb      	ldrh	r3, [r7, #14]
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 8006f44:	f107 0310 	add.w	r3, r7, #16
 8006f48:	2202      	movs	r2, #2
 8006f4a:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f007 f889 	bl	800e066 <inv_icm20948_write_mems_reg>
 8006f54:	6178      	str	r0, [r7, #20]
	return result;
 8006f56:	697b      	ldr	r3, [r7, #20]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3718      	adds	r7, #24
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
	int r = 0;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 8006f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa8 <inv_icm20948_set_secondary+0x48>)
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d113      	bne.n	8006f9c <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 8006f74:	2210      	movs	r2, #16
 8006f76:	f240 1181 	movw	r1, #385	@ 0x181
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f007 f8ec 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8006f80:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 8006f82:	2204      	movs	r2, #4
 8006f84:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f007 f8e5 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 8006f96:	4b04      	ldr	r3, [pc, #16]	@ (8006fa8 <inv_icm20948_set_secondary+0x48>)
 8006f98:	2201      	movs	r2, #1
 8006f9a:	701a      	strb	r2, [r3, #0]
	}
	return r;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	200010bc 	.word	0x200010bc

08006fac <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8006fb4:	2370      	movs	r3, #112	@ 0x70
 8006fb6:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006fbe:	f107 030f 	add.w	r3, r7, #15
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	2105      	movs	r1, #5
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f007 f84d 	bl	800e066 <inv_icm20948_write_mems_reg>
 8006fcc:	4603      	mov	r3, r0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 8006fde:	2340      	movs	r3, #64	@ 0x40
 8006fe0:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006fe8:	f107 030f 	add.w	r3, r7, #15
 8006fec:	2201      	movs	r2, #1
 8006fee:	2105      	movs	r1, #5
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f007 f838 	bl	800e066 <inv_icm20948_write_mems_reg>
 8006ff6:	4603      	mov	r3, r0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	607a      	str	r2, [r7, #4]
 800700a:	603b      	str	r3, [r7, #0]
 800700c:	460b      	mov	r3, r1
 800700e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 8007010:	2300      	movs	r3, #0
 8007012:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	s->s_compass_available = 0;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	3318      	adds	r3, #24
 8007030:	2212      	movs	r2, #18
 8007032:	2100      	movs	r1, #0
 8007034:	4618      	mov	r0, r3
 8007036:	f00c ffe7 	bl	8014008 <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2201      	movs	r2, #1
 800703e:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	227f      	movs	r2, #127	@ 0x7f
 8007044:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	7afa      	ldrb	r2, [r7, #11]
 800704a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	331c      	adds	r3, #28
 8007052:	2201      	movs	r2, #1
 8007054:	2103      	movs	r1, #3
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f007 f8da 	bl	800e210 <inv_icm20948_read_mems_reg>
 800705c:	4602      	mov	r2, r0
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	4313      	orrs	r3, r2
 8007062:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f7ff fee9 	bl	8006e3c <inv_icm20948_wakeup_mems>
 800706a:	4602      	mov	r2, r0
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	4313      	orrs	r3, r2
 8007070:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 8007072:	4b7b      	ldr	r3, [pc, #492]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007074:	2201      	movs	r2, #1
 8007076:	2100      	movs	r1, #0
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f007 f8c9 	bl	800e210 <inv_icm20948_read_mems_reg>
 800707e:	4602      	mov	r2, r0
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8007086:	4b76      	ldr	r3, [pc, #472]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007088:	2270      	movs	r2, #112	@ 0x70
 800708a:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800708c:	2100      	movs	r1, #0
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f005 f874 	bl	800c17c <inv_icm20948_set_lowpower_or_highperformance>
 8007094:	4602      	mov	r2, r0
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	4313      	orrs	r3, r2
 800709a:	617b      	str	r3, [r7, #20]
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d103      	bne.n	80070ae <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2210      	movs	r2, #16
 80070aa:	771a      	strb	r2, [r3, #28]
 80070ac:	e002      	b.n	80070b4 <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	7f1b      	ldrb	r3, [r3, #28]
 80070b8:	461a      	mov	r2, r3
 80070ba:	2103      	movs	r1, #3
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f007 f84b 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80070c2:	4602      	mov	r2, r0
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 80070ca:	683a      	ldr	r2, [r7, #0]
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f001 ffe6 	bl	80090a0 <inv_icm20948_load_firmware>
 80070d4:	4602      	mov	r2, r0
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	4313      	orrs	r3, r2
 80070da:	617b      	str	r3, [r7, #20]
	if(result)
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d001      	beq.n	80070e6 <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	e0b8      	b.n	8007258 <inv_icm20948_initialize_lower_driver+0x258>
	else
		s->base_state.firmware_loaded = 1;
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 80070ec:	f043 0302 	orr.w	r3, r3, #2
 80070f0:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	result |= inv_icm20948_set_dmp_address(s);
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f7ff ff11 	bl	8006f1c <inv_icm20948_set_dmp_address>
 80070fa:	4602      	mov	r2, r0
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	4313      	orrs	r3, r2
 8007100:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f002 f822 	bl	800914c <dmp_icm20948_reset_control_registers>
 8007108:	4602      	mov	r2, r0
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	4313      	orrs	r3, r2
 800710e:	617b      	str	r3, [r7, #20]

	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 8007110:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f002 f87d 	bl	8009214 <dmp_icm20948_set_FIFO_watermark>
 800711a:	4602      	mov	r2, r0
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 8007122:	4b4f      	ldr	r3, [pc, #316]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007124:	2202      	movs	r2, #2
 8007126:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 8007128:	4b4d      	ldr	r3, [pc, #308]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 800712a:	2201      	movs	r2, #1
 800712c:	2110      	movs	r1, #16
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f006 ff99 	bl	800e066 <inv_icm20948_write_mems_reg>
 8007134:	4602      	mov	r2, r0
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	4313      	orrs	r3, r2
 800713a:	617b      	str	r3, [r7, #20]
	data = 0x1;
 800713c:	4b48      	ldr	r3, [pc, #288]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 800713e:	2201      	movs	r2, #1
 8007140:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 8007142:	4b47      	ldr	r3, [pc, #284]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007144:	2201      	movs	r2, #1
 8007146:	2112      	movs	r1, #18
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f006 ff8c 	bl	800e066 <inv_icm20948_write_mems_reg>
 800714e:	4602      	mov	r2, r0
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 8007156:	4b42      	ldr	r3, [pc, #264]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007158:	22e4      	movs	r2, #228	@ 0xe4
 800715a:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 800715c:	4b40      	ldr	r3, [pc, #256]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 800715e:	2201      	movs	r2, #1
 8007160:	2126      	movs	r1, #38	@ 0x26
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f006 ff7f 	bl	800e066 <inv_icm20948_write_mems_reg>
 8007168:	4602      	mov	r2, r0
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	4313      	orrs	r3, r2
 800716e:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8007170:	4b3b      	ldr	r3, [pc, #236]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007172:	2201      	movs	r2, #1
 8007174:	2175      	movs	r1, #117	@ 0x75
 8007176:	68f8      	ldr	r0, [r7, #12]
 8007178:	f007 f84a 	bl	800e210 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 800717c:	4b38      	ldr	r3, [pc, #224]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	f043 0308 	orr.w	r3, r3, #8
 8007184:	b2da      	uxtb	r2, r3
 8007186:	4b36      	ldr	r3, [pc, #216]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 8007188:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800718a:	4b35      	ldr	r3, [pc, #212]	@ (8007260 <inv_icm20948_initialize_lower_driver+0x260>)
 800718c:	2201      	movs	r2, #1
 800718e:	2175      	movs	r1, #117	@ 0x75
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f006 ff68 	bl	800e066 <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2201      	movs	r2, #1
 800719a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 80071a6:	2113      	movs	r1, #19
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 f8b7 	bl	800731c <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 80071ae:	2113      	movs	r1, #19
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f000 f8f9 	bl	80073a8 <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 80071b6:	2138      	movs	r1, #56	@ 0x38
 80071b8:	68f8      	ldr	r0, [r7, #12]
 80071ba:	f002 fd57 	bl	8009c6c <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 80071be:	2138      	movs	r1, #56	@ 0x38
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f002 fd9e 	bl	8009d02 <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 80071c6:	2200      	movs	r2, #0
 80071c8:	2176      	movs	r1, #118	@ 0x76
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f006 ffc4 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80071d0:	4602      	mov	r2, r0
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 80071d8:	221f      	movs	r2, #31
 80071da:	2168      	movs	r1, #104	@ 0x68
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f006 ffbb 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80071e2:	4602      	mov	r2, r0
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 80071ea:	221e      	movs	r2, #30
 80071ec:	2168      	movs	r1, #104	@ 0x68
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f006 ffb2 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80071f4:	4602      	mov	r2, r0
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 80071fc:	2200      	movs	r2, #0
 80071fe:	2166      	movs	r1, #102	@ 0x66
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f006 ffa9 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8007206:	4602      	mov	r2, r0
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 800720e:	2200      	movs	r2, #0
 8007210:	2167      	movs	r1, #103	@ 0x67
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f006 ffa0 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8007218:	4602      	mov	r2, r0
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
    
	s->base_state.lp_en_support = 1;
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8007226:	f043 0301 	orr.w	r3, r3, #1
 800722a:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	
	if(s->base_state.lp_en_support == 1)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007234:	f003 0301 	and.w	r3, r3, #1
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b00      	cmp	r3, #0
 800723c:	d004      	beq.n	8007248 <inv_icm20948_initialize_lower_driver+0x248>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800723e:	2201      	movs	r2, #1
 8007240:	2102      	movs	r1, #2
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff fd44 	bl	8006cd0 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f7ff fe4b 	bl	8006ee4 <inv_icm20948_sleep_mems>
 800724e:	4602      	mov	r2, r0
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	617b      	str	r3, [r7, #20]
        
	return result;
 8007256:	697b      	ldr	r3, [r7, #20]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3718      	adds	r7, #24
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	200010bd 	.word	0x200010bd

08007264 <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b084      	sub	sp, #16
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	6039      	str	r1, [r7, #0]
	int result = 0;
 80072c0:	2300      	movs	r3, #0
 80072c2:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f7ff fcd7 	bl	8006c78 <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7ff ffca 	bl	8007264 <activate_compass>
	
	inv_icm20948_init_secondary(s);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7fd fb58 	bl	8004986 <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f7ff fe42 	bl	8006f60 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7fc fed9 	bl	8004094 <inv_icm20948_setup_compass_akm>
 80072e2:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80072f0:	461a      	mov	r2, r3
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7fd f96a 	bl	80045cc <inv_icm20948_compass_dmp_cal>
 80072f8:	4602      	mov	r2, r0
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7ff ffba 	bl	8007280 <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7ff fcc1 	bl	8006c94 <inv_icm20948_allow_lpen_control>
	return result;
 8007312:	68fb      	ldr	r3, [r7, #12]
}
 8007314:	4618      	mov	r0, r3
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 8007328:	78fa      	ldrb	r2, [r7, #3]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800732e:	1cfb      	adds	r3, r7, #3
 8007330:	2201      	movs	r2, #1
 8007332:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f006 fe95 	bl	800e066 <inv_icm20948_write_mems_reg>
 800733c:	4603      	mov	r3, r0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3708      	adds	r7, #8
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 8007346:	b480      	push	{r7}
 8007348:	b083      	sub	sp, #12
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	7f5b      	ldrb	r3, [r3, #29]
}
 8007352:	4618      	mov	r0, r3
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr

0800735e <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b082      	sub	sp, #8
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
 8007366:	460b      	mov	r3, r1
 8007368:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 800736a:	78fb      	ldrb	r3, [r7, #3]
 800736c:	2201      	movs	r2, #1
 800736e:	fa02 f303 	lsl.w	r3, r2, r3
 8007372:	b29a      	uxth	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 8007378:	78fb      	ldrb	r3, [r7, #3]
 800737a:	461a      	mov	r2, r3
 800737c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f006 fee9 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 8007386:	4603      	mov	r3, r0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	8bdb      	ldrh	r3, [r3, #30]
}
 800739c:	4618      	mov	r0, r3
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 80073b4:	2300      	movs	r3, #0
 80073b6:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	887a      	ldrh	r2, [r7, #2]
 80073bc:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 80073be:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80073c2:	121b      	asrs	r3, r3, #8
 80073c4:	b21b      	sxth	r3, r3
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 80073ca:	887b      	ldrh	r3, [r7, #2]
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 80073d0:	f107 030c 	add.w	r3, r7, #12
 80073d4:	2202      	movs	r2, #2
 80073d6:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f006 fe43 	bl	800e066 <inv_icm20948_write_mems_reg>
 80073e0:	4603      	mov	r3, r0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b083      	sub	sp, #12
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	0000      	movs	r0, r0
	...

08007408 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 8007408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740c:	b097      	sub	sp, #92	@ 0x5c
 800740e:	af00      	add	r7, sp, #0
 8007410:	6378      	str	r0, [r7, #52]	@ 0x34
 8007412:	460b      	mov	r3, r1
 8007414:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007416:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 800741a:	2300      	movs	r3, #0
 800741c:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 800741e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007420:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10a      	bne.n	800743e <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	3328      	adds	r3, #40	@ 0x28
 800742c:	2201      	movs	r2, #1
 800742e:	21a8      	movs	r1, #168	@ 0xa8
 8007430:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007432:	f006 feed 	bl	800e210 <inv_icm20948_read_mems_reg>
 8007436:	4602      	mov	r2, r0
 8007438:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800743a:	4313      	orrs	r3, r2
 800743c:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 800743e:	a360      	add	r3, pc, #384	@ (adr r3, 80075c0 <inv_icm20948_set_gyro_sf+0x1b8>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 8007448:	4a5b      	ldr	r2, [pc, #364]	@ (80075b8 <inv_icm20948_set_gyro_sf+0x1b0>)
 800744a:	f04f 0300 	mov.w	r3, #0
 800744e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 8007452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007454:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007458:	b25b      	sxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	da48      	bge.n	80074f0 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800745e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007462:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007464:	f1a1 0420 	sub.w	r4, r1, #32
 8007468:	f1c1 0020 	rsb	r0, r1, #32
 800746c:	fa03 fb01 	lsl.w	fp, r3, r1
 8007470:	fa02 f404 	lsl.w	r4, r2, r4
 8007474:	ea4b 0b04 	orr.w	fp, fp, r4
 8007478:	fa22 f000 	lsr.w	r0, r2, r0
 800747c:	ea4b 0b00 	orr.w	fp, fp, r0
 8007480:	fa02 fa01 	lsl.w	sl, r2, r1
 8007484:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007488:	3301      	adds	r3, #1
 800748a:	17da      	asrs	r2, r3, #31
 800748c:	61bb      	str	r3, [r7, #24]
 800748e:	61fa      	str	r2, [r7, #28]
 8007490:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007494:	4603      	mov	r3, r0
 8007496:	fb03 f20b 	mul.w	r2, r3, fp
 800749a:	460b      	mov	r3, r1
 800749c:	fb0a f303 	mul.w	r3, sl, r3
 80074a0:	4413      	add	r3, r2
 80074a2:	4602      	mov	r2, r0
 80074a4:	fbaa 1202 	umull	r1, r2, sl, r2
 80074a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80074aa:	460a      	mov	r2, r1
 80074ac:	623a      	str	r2, [r7, #32]
 80074ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074b0:	4413      	add	r3, r2
 80074b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80074b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074be:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 80074c2:	3306      	adds	r3, #6
 80074c4:	17da      	asrs	r2, r3, #31
 80074c6:	613b      	str	r3, [r7, #16]
 80074c8:	617a      	str	r2, [r7, #20]
 80074ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80074ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80074d2:	f7f9 fb89 	bl	8000be8 <__aeabi_uldivmod>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	4610      	mov	r0, r2
 80074dc:	4619      	mov	r1, r3
 80074de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80074e2:	f7f9 fb81 	bl	8000be8 <__aeabi_uldivmod>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80074ee:	e040      	b.n	8007572 <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 80074f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80074f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074f6:	f1a1 0420 	sub.w	r4, r1, #32
 80074fa:	f1c1 0020 	rsb	r0, r1, #32
 80074fe:	fa03 f901 	lsl.w	r9, r3, r1
 8007502:	fa02 f404 	lsl.w	r4, r2, r4
 8007506:	ea49 0904 	orr.w	r9, r9, r4
 800750a:	fa22 f000 	lsr.w	r0, r2, r0
 800750e:	ea49 0900 	orr.w	r9, r9, r0
 8007512:	fa02 f801 	lsl.w	r8, r2, r1
 8007516:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800751a:	3301      	adds	r3, #1
 800751c:	17da      	asrs	r2, r3, #31
 800751e:	60bb      	str	r3, [r7, #8]
 8007520:	60fa      	str	r2, [r7, #12]
 8007522:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007526:	4603      	mov	r3, r0
 8007528:	fb03 f209 	mul.w	r2, r3, r9
 800752c:	460b      	mov	r3, r1
 800752e:	fb08 f303 	mul.w	r3, r8, r3
 8007532:	4413      	add	r3, r2
 8007534:	4602      	mov	r2, r0
 8007536:	fba8 5602 	umull	r5, r6, r8, r2
 800753a:	4433      	add	r3, r6
 800753c:	461e      	mov	r6, r3
 800753e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007540:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007544:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 8007548:	17da      	asrs	r2, r3, #31
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	607a      	str	r2, [r7, #4]
 800754e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007552:	4628      	mov	r0, r5
 8007554:	4631      	mov	r1, r6
 8007556:	f7f9 fb47 	bl	8000be8 <__aeabi_uldivmod>
 800755a:	4602      	mov	r2, r0
 800755c:	460b      	mov	r3, r1
 800755e:	4610      	mov	r0, r2
 8007560:	4619      	mov	r1, r3
 8007562:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007566:	f7f9 fb3f 	bl	8000be8 <__aeabi_uldivmod>
 800756a:	4602      	mov	r2, r0
 800756c:	460b      	mov	r3, r1
 800756e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 8007572:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007576:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800757a:	f173 0300 	sbcs.w	r3, r3, #0
 800757e:	d303      	bcc.n	8007588 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 8007580:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8007584:	657b      	str	r3, [r7, #84]	@ 0x54
 8007586:	e001      	b.n	800758c <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 8007588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800758a:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 800758c:	4b0b      	ldr	r3, [pc, #44]	@ (80075bc <inv_icm20948_set_gyro_sf+0x1b4>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007592:	429a      	cmp	r2, r3
 8007594:	d00a      	beq.n	80075ac <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 8007596:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007598:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800759a:	f002 f906 	bl	80097aa <dmp_icm20948_set_gyro_sf>
 800759e:	4602      	mov	r2, r0
 80075a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075a2:	4313      	orrs	r3, r2
 80075a4:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 80075a6:	4a05      	ldr	r2, [pc, #20]	@ (80075bc <inv_icm20948_set_gyro_sf+0x1b4>)
 80075a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075aa:	6013      	str	r3, [r2, #0]
	}

	return result;
 80075ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	375c      	adds	r7, #92	@ 0x5c
 80075b2:	46bd      	mov	sp, r7
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	000186a0 	.word	0x000186a0
 80075bc:	200010c0 	.word	0x200010c0
 80075c0:	566675af 	.word	0x566675af
 80075c4:	0000f083 	.word	0x0000f083

080075c8 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f81e 	bl	8007620 <inv_icm20948_set_icm20948_gyro_fullscale>
 80075e4:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	7f5b      	ldrb	r3, [r3, #29]
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	4619      	mov	r1, r3
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7ff ff0a 	bl	8007408 <inv_icm20948_set_gyro_sf>
 80075f4:	4602      	mov	r2, r0
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]

	return result;
 80075fc:	68fb      	ldr	r3, [r7, #12]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 8007606:	b480      	push	{r7}
 8007608:	b083      	sub	sp, #12
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 8007614:	4618      	mov	r0, r3
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
	int result = 0;
 800762a:	2300      	movs	r3, #0
 800762c:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	2b03      	cmp	r3, #3
 8007632:	dd02      	ble.n	800763a <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 8007634:	f04f 33ff 	mov.w	r3, #4294967295
 8007638:	e0b7      	b.n	80077aa <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800763a:	f107 030f 	add.w	r3, r7, #15
 800763e:	2201      	movs	r2, #1
 8007640:	f240 1101 	movw	r1, #257	@ 0x101
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f006 fde3 	bl	800e210 <inv_icm20948_read_mems_reg>
 800764a:	4602      	mov	r2, r0
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	4313      	orrs	r3, r2
 8007650:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 8007652:	7bfb      	ldrb	r3, [r7, #15]
 8007654:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007658:	b2db      	uxtb	r3, r3
 800765a:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	005b      	lsls	r3, r3, #1
 8007660:	b2da      	uxtb	r2, r3
 8007662:	7bfb      	ldrb	r3, [r7, #15]
 8007664:	4313      	orrs	r3, r2
 8007666:	b2db      	uxtb	r3, r3
 8007668:	f043 0301 	orr.w	r3, r3, #1
 800766c:	b2db      	uxtb	r3, r3
 800766e:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8007670:	f107 030f 	add.w	r3, r7, #15
 8007674:	2201      	movs	r2, #1
 8007676:	f240 1101 	movw	r1, #257	@ 0x101
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f006 fcf3 	bl	800e066 <inv_icm20948_write_mems_reg>
 8007680:	4602      	mov	r2, r0
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 8007688:	f107 030e 	add.w	r3, r7, #14
 800768c:	2201      	movs	r2, #1
 800768e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f006 fdbc 	bl	800e210 <inv_icm20948_read_mems_reg>
 8007698:	4602      	mov	r2, r0
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	4313      	orrs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 80076a0:	7bbb      	ldrb	r3, [r7, #14]
 80076a2:	f023 0307 	bic.w	r3, r3, #7
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80076b0:	2b80      	cmp	r3, #128	@ 0x80
 80076b2:	d063      	beq.n	800777c <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 80076b4:	2b80      	cmp	r3, #128	@ 0x80
 80076b6:	dc64      	bgt.n	8007782 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80076b8:	2b20      	cmp	r3, #32
 80076ba:	dc47      	bgt.n	800774c <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 80076bc:	2b00      	cmp	r3, #0
 80076be:	dd60      	ble.n	8007782 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80076c0:	3b01      	subs	r3, #1
 80076c2:	2b1f      	cmp	r3, #31
 80076c4:	d85d      	bhi.n	8007782 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80076c6:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 80076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076cc:	08007753 	.word	0x08007753
 80076d0:	08007759 	.word	0x08007759
 80076d4:	08007783 	.word	0x08007783
 80076d8:	0800775f 	.word	0x0800775f
 80076dc:	08007783 	.word	0x08007783
 80076e0:	08007783 	.word	0x08007783
 80076e4:	08007783 	.word	0x08007783
 80076e8:	08007765 	.word	0x08007765
 80076ec:	08007783 	.word	0x08007783
 80076f0:	08007783 	.word	0x08007783
 80076f4:	08007783 	.word	0x08007783
 80076f8:	08007783 	.word	0x08007783
 80076fc:	08007783 	.word	0x08007783
 8007700:	08007783 	.word	0x08007783
 8007704:	08007783 	.word	0x08007783
 8007708:	0800776b 	.word	0x0800776b
 800770c:	08007783 	.word	0x08007783
 8007710:	08007783 	.word	0x08007783
 8007714:	08007783 	.word	0x08007783
 8007718:	08007783 	.word	0x08007783
 800771c:	08007783 	.word	0x08007783
 8007720:	08007783 	.word	0x08007783
 8007724:	08007783 	.word	0x08007783
 8007728:	08007783 	.word	0x08007783
 800772c:	08007783 	.word	0x08007783
 8007730:	08007783 	.word	0x08007783
 8007734:	08007783 	.word	0x08007783
 8007738:	08007783 	.word	0x08007783
 800773c:	08007783 	.word	0x08007783
 8007740:	08007783 	.word	0x08007783
 8007744:	08007783 	.word	0x08007783
 8007748:	08007771 	.word	0x08007771
 800774c:	2b40      	cmp	r3, #64	@ 0x40
 800774e:	d012      	beq.n	8007776 <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 8007750:	e017      	b.n	8007782 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 8007752:	2300      	movs	r3, #0
 8007754:	75fb      	strb	r3, [r7, #23]
			break;
 8007756:	e017      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 8007758:	2301      	movs	r3, #1
 800775a:	75fb      	strb	r3, [r7, #23]
			break;
 800775c:	e014      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 800775e:	2302      	movs	r3, #2
 8007760:	75fb      	strb	r3, [r7, #23]
			break;
 8007762:	e011      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 8007764:	2303      	movs	r3, #3
 8007766:	75fb      	strb	r3, [r7, #23]
			break;
 8007768:	e00e      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 800776a:	2304      	movs	r3, #4
 800776c:	75fb      	strb	r3, [r7, #23]
			break;
 800776e:	e00b      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 8007770:	2305      	movs	r3, #5
 8007772:	75fb      	strb	r3, [r7, #23]
			break;
 8007774:	e008      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 8007776:	2306      	movs	r3, #6
 8007778:	75fb      	strb	r3, [r7, #23]
			break;
 800777a:	e005      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 800777c:	2307      	movs	r3, #7
 800777e:	75fb      	strb	r3, [r7, #23]
			break;
 8007780:	e002      	b.n	8007788 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 8007782:	2300      	movs	r3, #0
 8007784:	75fb      	strb	r3, [r7, #23]
			break;
 8007786:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 8007788:	7bba      	ldrb	r2, [r7, #14]
 800778a:	7dfb      	ldrb	r3, [r7, #23]
 800778c:	4313      	orrs	r3, r2
 800778e:	b2db      	uxtb	r3, r3
 8007790:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 8007792:	7bbb      	ldrb	r3, [r7, #14]
 8007794:	461a      	mov	r2, r3
 8007796:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f006 fcdc 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80077a0:	4602      	mov	r2, r0
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	613b      	str	r3, [r7, #16]
	return result;
 80077a8:	693b      	ldr	r3, [r7, #16]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop

080077b4 <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	b2da      	uxtb	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f82e 	bl	800782c <inv_icm20948_set_icm20948_accel_fullscale>
 80077d0:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 80077d2:	2202      	movs	r2, #2
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	fa02 f303 	lsl.w	r3, r2, r3
 80077da:	b21b      	sxth	r3, r3
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f002 f94c 	bl	8009a7c <dmp_icm20948_set_accel_fsr>
 80077e4:	4602      	mov	r2, r0
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 80077ec:	2202      	movs	r2, #2
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	fa02 f303 	lsl.w	r3, r2, r3
 80077f4:	b21b      	sxth	r3, r3
 80077f6:	4619      	mov	r1, r3
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f002 f9bb 	bl	8009b74 <dmp_icm20948_set_accel_scale2>
 80077fe:	4602      	mov	r2, r0
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	4313      	orrs	r3, r2
 8007804:	60fb      	str	r3, [r7, #12]
	return result;
 8007806:	68fb      	ldr	r3, [r7, #12]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 800781e:	4618      	mov	r0, r3
 8007820:	370c      	adds	r7, #12
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
	...

0800782c <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
	int result = 0;
 8007836:	2300      	movs	r3, #0
 8007838:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b03      	cmp	r3, #3
 800783e:	dd02      	ble.n	8007846 <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 8007840:	f04f 33ff 	mov.w	r3, #4294967295
 8007844:	e0b2      	b.n	80079ac <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 8007846:	f107 030f 	add.w	r3, r7, #15
 800784a:	2201      	movs	r2, #1
 800784c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f006 fcdd 	bl	800e210 <inv_icm20948_read_mems_reg>
 8007856:	4602      	mov	r2, r0
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	4313      	orrs	r3, r2
 800785c:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 800785e:	7bfb      	ldrb	r3, [r7, #15]
 8007860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007864:	b2db      	uxtb	r3, r3
 8007866:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800786e:	2b01      	cmp	r3, #1
 8007870:	d90a      	bls.n	8007888 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	b2da      	uxtb	r2, r3
 8007878:	7bfb      	ldrb	r3, [r7, #15]
 800787a:	4313      	orrs	r3, r2
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 8007882:	b2db      	uxtb	r3, r3
 8007884:	73fb      	strb	r3, [r7, #15]
 8007886:	e008      	b.n	800789a <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	005b      	lsls	r3, r3, #1
 800788c:	b25a      	sxtb	r2, r3
 800788e:	7bfb      	ldrb	r3, [r7, #15]
 8007890:	b25b      	sxtb	r3, r3
 8007892:	4313      	orrs	r3, r2
 8007894:	b25b      	sxtb	r3, r3
 8007896:	b2db      	uxtb	r3, r3
 8007898:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 800789a:	7bfb      	ldrb	r3, [r7, #15]
 800789c:	461a      	mov	r2, r3
 800789e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f006 fc58 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80078a8:	4602      	mov	r2, r0
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80078b6:	3b01      	subs	r3, #1
 80078b8:	2b1f      	cmp	r3, #31
 80078ba:	d852      	bhi.n	8007962 <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 80078bc:	a201      	add	r2, pc, #4	@ (adr r2, 80078c4 <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 80078be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c2:	bf00      	nop
 80078c4:	08007945 	.word	0x08007945
 80078c8:	08007963 	.word	0x08007963
 80078cc:	08007963 	.word	0x08007963
 80078d0:	0800794b 	.word	0x0800794b
 80078d4:	08007963 	.word	0x08007963
 80078d8:	08007963 	.word	0x08007963
 80078dc:	08007963 	.word	0x08007963
 80078e0:	08007951 	.word	0x08007951
 80078e4:	08007963 	.word	0x08007963
 80078e8:	08007963 	.word	0x08007963
 80078ec:	08007963 	.word	0x08007963
 80078f0:	08007963 	.word	0x08007963
 80078f4:	08007963 	.word	0x08007963
 80078f8:	08007963 	.word	0x08007963
 80078fc:	08007963 	.word	0x08007963
 8007900:	08007957 	.word	0x08007957
 8007904:	08007963 	.word	0x08007963
 8007908:	08007963 	.word	0x08007963
 800790c:	08007963 	.word	0x08007963
 8007910:	08007963 	.word	0x08007963
 8007914:	08007963 	.word	0x08007963
 8007918:	08007963 	.word	0x08007963
 800791c:	08007963 	.word	0x08007963
 8007920:	08007963 	.word	0x08007963
 8007924:	08007963 	.word	0x08007963
 8007928:	08007963 	.word	0x08007963
 800792c:	08007963 	.word	0x08007963
 8007930:	08007963 	.word	0x08007963
 8007934:	08007963 	.word	0x08007963
 8007938:	08007963 	.word	0x08007963
 800793c:	08007963 	.word	0x08007963
 8007940:	0800795d 	.word	0x0800795d
		case 1:
			dec3_cfg = 0;
 8007944:	2300      	movs	r3, #0
 8007946:	75fb      	strb	r3, [r7, #23]
			break;
 8007948:	e00e      	b.n	8007968 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 800794a:	2300      	movs	r3, #0
 800794c:	75fb      	strb	r3, [r7, #23]
			break;
 800794e:	e00b      	b.n	8007968 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8007950:	2301      	movs	r3, #1
 8007952:	75fb      	strb	r3, [r7, #23]
			break;
 8007954:	e008      	b.n	8007968 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 8007956:	2302      	movs	r3, #2
 8007958:	75fb      	strb	r3, [r7, #23]
			break;
 800795a:	e005      	b.n	8007968 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 800795c:	2303      	movs	r3, #3
 800795e:	75fb      	strb	r3, [r7, #23]
			break;
 8007960:	e002      	b.n	8007968 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 8007962:	2300      	movs	r3, #0
 8007964:	75fb      	strb	r3, [r7, #23]
			break;
 8007966:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 8007968:	f107 030e 	add.w	r3, r7, #14
 800796c:	2201      	movs	r2, #1
 800796e:	f240 1115 	movw	r1, #277	@ 0x115
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f006 fc4c 	bl	800e210 <inv_icm20948_read_mems_reg>
 8007978:	4602      	mov	r2, r0
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4313      	orrs	r3, r2
 800797e:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 8007980:	7bbb      	ldrb	r3, [r7, #14]
 8007982:	f023 0303 	bic.w	r3, r3, #3
 8007986:	b2db      	uxtb	r3, r3
 8007988:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 800798a:	7bba      	ldrb	r2, [r7, #14]
 800798c:	7dfb      	ldrb	r3, [r7, #23]
 800798e:	4313      	orrs	r3, r2
 8007990:	b2db      	uxtb	r3, r3
 8007992:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 8007994:	7bbb      	ldrb	r3, [r7, #14]
 8007996:	461a      	mov	r2, r3
 8007998:	f240 1115 	movw	r1, #277	@ 0x115
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f006 fbdb 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 80079a2:	4602      	mov	r2, r0
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	613b      	str	r3, [r7, #16]

	return result;
 80079aa:	693b      	ldr	r3, [r7, #16]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3718      	adds	r7, #24
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80079be:	2300      	movs	r3, #0
 80079c0:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	7edb      	ldrb	r3, [r3, #27]
 80079c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80079c8:	bf0c      	ite	eq
 80079ca:	2301      	moveq	r3, #1
 80079cc:	2300      	movne	r3, #0
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	461a      	mov	r2, r3
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d8:	4313      	orrs	r3, r2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d02d      	beq.n	8007a3a <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d102      	bne.n	80079f4 <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2238      	movs	r2, #56	@ 0x38
 80079f2:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	f003 0301 	and.w	r3, r3, #1
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d106      	bne.n	8007a0c <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	7edb      	ldrb	r3, [r3, #27]
 8007a02:	f043 0307 	orr.w	r3, r3, #7
 8007a06:	b2da      	uxtb	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	f003 0304 	and.w	r3, r3, #4
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d106      	bne.n	8007a24 <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	7edb      	ldrb	r3, [r3, #27]
 8007a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	331b      	adds	r3, #27
 8007a28:	2201      	movs	r2, #1
 8007a2a:	2107      	movs	r1, #7
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f006 fb1a 	bl	800e066 <inv_icm20948_write_mems_reg>
 8007a32:	4602      	mov	r2, r0
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d007      	beq.n	8007a54 <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f7fc fd5b 	bl	8004500 <inv_icm20948_resume_akm>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e006      	b.n	8007a62 <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7fc fd26 	bl	80044a6 <inv_icm20948_suspend_akm>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 8007a62:	68fb      	ldr	r3, [r7, #12]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 8007a6c:	b590      	push	{r4, r7, lr}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4619      	mov	r1, r3
 8007a82:	4610      	mov	r0, r2
 8007a84:	f000 fb84 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007a88:	4604      	mov	r4, r0
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	3304      	adds	r3, #4
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4619      	mov	r1, r3
 8007a98:	4610      	mov	r0, r2
 8007a9a:	f000 fb79 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	3308      	adds	r3, #8
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	4610      	mov	r0, r2
 8007ab2:	f000 fb6d 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007ab6:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8007ab8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	330c      	adds	r3, #12
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	330c      	adds	r3, #12
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4610      	mov	r0, r2
 8007aca:	f000 fb61 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	3304      	adds	r3, #4
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	f000 fb54 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007ae8:	4604      	mov	r4, r0
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3304      	adds	r3, #4
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	f000 fb4a 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007afc:	4603      	mov	r3, r0
 8007afe:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	3308      	adds	r3, #8
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	330c      	adds	r3, #12
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4610      	mov	r0, r2
 8007b10:	f000 fb3e 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b14:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007b16:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	330c      	adds	r3, #12
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	3308      	adds	r3, #8
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4619      	mov	r1, r3
 8007b26:	4610      	mov	r0, r2
 8007b28:	f000 fb32 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b2c:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007b32:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007b34:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4619      	mov	r1, r3
 8007b42:	4610      	mov	r0, r2
 8007b44:	f000 fb24 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b48:	4604      	mov	r4, r0
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	330c      	adds	r3, #12
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4619      	mov	r1, r3
 8007b58:	4610      	mov	r0, r2
 8007b5a:	f000 fb19 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	3308      	adds	r3, #8
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	4610      	mov	r0, r2
 8007b70:	f000 fb0e 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b74:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007b76:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	330c      	adds	r3, #12
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	3304      	adds	r3, #4
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4619      	mov	r1, r3
 8007b86:	4610      	mov	r0, r2
 8007b88:	f000 fb02 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007b8c:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007b92:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007b94:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	330c      	adds	r3, #12
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	4610      	mov	r0, r2
 8007ba4:	f000 faf4 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007ba8:	4604      	mov	r4, r0
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	3304      	adds	r3, #4
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	3308      	adds	r3, #8
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	4610      	mov	r0, r2
 8007bba:	f000 fae9 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	3304      	adds	r3, #4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f000 fadd 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007bd6:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007bd8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	330c      	adds	r3, #12
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4619      	mov	r1, r3
 8007be6:	4610      	mov	r0, r2
 8007be8:	f000 fad2 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007bec:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007bf2:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007bf4:	601a      	str	r2, [r3, #0]
}
 8007bf6:	bf00      	nop
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd90      	pop	{r4, r7, pc}

08007bfe <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b083      	sub	sp, #12
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
 8007c06:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3304      	adds	r3, #4
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	3304      	adds	r3, #4
 8007c1a:	4252      	negs	r2, r2
 8007c1c:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	3308      	adds	r3, #8
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	3308      	adds	r3, #8
 8007c28:	4252      	negs	r2, r2
 8007c2a:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	330c      	adds	r3, #12
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	330c      	adds	r3, #12
 8007c36:	4252      	negs	r2, r2
 8007c38:	601a      	str	r2, [r3, #0]
}
 8007c3a:	bf00      	nop
 8007c3c:	370c      	adds	r7, #12
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr

08007c46 <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 8007c46:	b590      	push	{r4, r7, lr}
 8007c48:	b085      	sub	sp, #20
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	60f8      	str	r0, [r7, #12]
 8007c4e:	60b9      	str	r1, [r7, #8]
 8007c50:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4610      	mov	r0, r2
 8007c5e:	f000 fa97 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007c62:	4604      	mov	r4, r0
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	3304      	adds	r3, #4
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	3304      	adds	r3, #4
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4619      	mov	r1, r3
 8007c72:	4610      	mov	r0, r2
 8007c74:	f000 fa8c 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	3308      	adds	r3, #8
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	3308      	adds	r3, #8
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4610      	mov	r0, r2
 8007c8c:	f000 fa80 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007c90:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007c92:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	330c      	adds	r3, #12
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	330c      	adds	r3, #12
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	4610      	mov	r0, r2
 8007ca4:	f000 fa74 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4619      	mov	r1, r3
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	f000 fa67 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	3304      	adds	r3, #4
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	4610      	mov	r0, r2
 8007cd2:	f000 fa5d 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3308      	adds	r3, #8
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	330c      	adds	r3, #12
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	4610      	mov	r0, r2
 8007cea:	f000 fa51 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007cee:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007cf0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	3308      	adds	r3, #8
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4619      	mov	r1, r3
 8007d00:	4610      	mov	r0, r2
 8007d02:	f000 fa45 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d06:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007d0c:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007d0e:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	3304      	adds	r3, #4
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	330c      	adds	r3, #12
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	4610      	mov	r0, r2
 8007d20:	f000 fa36 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d24:	4604      	mov	r4, r0
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	3308      	adds	r3, #8
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4619      	mov	r1, r3
 8007d32:	4610      	mov	r0, r2
 8007d34:	f000 fa2c 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	3308      	adds	r3, #8
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4619      	mov	r1, r3
 8007d48:	4610      	mov	r0, r2
 8007d4a:	f000 fa21 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d4e:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007d50:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	330c      	adds	r3, #12
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	4610      	mov	r0, r2
 8007d62:	f000 fa15 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d66:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007d6c:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007d6e:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	330c      	adds	r3, #12
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	f000 fa07 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d82:	4603      	mov	r3, r0
 8007d84:	425c      	negs	r4, r3
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	3304      	adds	r3, #4
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	3308      	adds	r3, #8
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4619      	mov	r1, r3
 8007d94:	4610      	mov	r0, r2
 8007d96:	f000 f9fb 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	3308      	adds	r3, #8
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	3304      	adds	r3, #4
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4619      	mov	r1, r3
 8007dac:	4610      	mov	r0, r2
 8007dae:	f000 f9ef 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007db2:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007db4:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	330c      	adds	r3, #12
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	f000 f9e4 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8007dc8:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007dce:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007dd0:	601a      	str	r2, [r3, #0]
}
 8007dd2:	bf00      	nop
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd90      	pop	{r4, r7, pc}

08007dda <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b094      	sub	sp, #80	@ 0x50
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	60f8      	str	r0, [r7, #12]
 8007de2:	60b9      	str	r1, [r7, #8]
 8007de4:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 8007de6:	2300      	movs	r3, #0
 8007de8:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 8007dea:	f107 0320 	add.w	r3, r7, #32
 8007dee:	3304      	adds	r3, #4
 8007df0:	220c      	movs	r2, #12
 8007df2:	68b9      	ldr	r1, [r7, #8]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f00c f9a1 	bl	801413c <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 8007dfa:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8007dfe:	f107 0320 	add.w	r3, r7, #32
 8007e02:	4619      	mov	r1, r3
 8007e04:	68f8      	ldr	r0, [r7, #12]
 8007e06:	f7ff fe31 	bl	8007a6c <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 8007e0a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007e0e:	4619      	mov	r1, r3
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f7ff fef4 	bl	8007bfe <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 8007e16:	f107 0210 	add.w	r2, r7, #16
 8007e1a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007e1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7ff fe22 	bl	8007a6c <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8007e28:	f107 0310 	add.w	r3, r7, #16
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	220c      	movs	r2, #12
 8007e30:	4619      	mov	r1, r3
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f00c f982 	bl	801413c <memcpy>
}
 8007e38:	bf00      	nop
 8007e3a:	3750      	adds	r7, #80	@ 0x50
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b082      	sub	sp, #8
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	33a8      	adds	r3, #168	@ 0xa8
 8007e4e:	2210      	movs	r2, #16
 8007e50:	6839      	ldr	r1, [r7, #0]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f00c f972 	bl	801413c <memcpy>
}
 8007e58:	bf00      	nop
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b08c      	sub	sp, #48	@ 0x30
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8007e6c:	f107 0320 	add.w	r3, r7, #32
 8007e70:	4619      	mov	r1, r3
 8007e72:	68b8      	ldr	r0, [r7, #8]
 8007e74:	f000 f9ba 	bl	80081ec <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8007e7e:	f107 0210 	add.w	r2, r7, #16
 8007e82:	f107 0320 	add.w	r3, r7, #32
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7ff fedd 	bl	8007c46 <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	db33      	blt.n	8007efa <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	ee07 3a90 	vmov	s15, r3
 8007e98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e9c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007ea0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	ee07 3a90 	vmov	s15, r3
 8007eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ec0:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	ee07 3a90 	vmov	s15, r3
 8007eca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	3308      	adds	r3, #8
 8007ed2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007eda:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	ee07 3a90 	vmov	s15, r3
 8007ee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	330c      	adds	r3, #12
 8007eec:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ef4:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 8007ef8:	e036      	b.n	8007f68 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	425b      	negs	r3, r3
 8007efe:	ee07 3a90 	vmov	s15, r3
 8007f02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f06:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	425b      	negs	r3, r3
 8007f18:	ee07 3a90 	vmov	s15, r3
 8007f1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3304      	adds	r3, #4
 8007f24:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f2c:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	425b      	negs	r3, r3
 8007f34:	ee07 3a90 	vmov	s15, r3
 8007f38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	3308      	adds	r3, #8
 8007f40:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007f44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f48:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	425b      	negs	r3, r3
 8007f50:	ee07 3a90 	vmov	s15, r3
 8007f54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	330c      	adds	r3, #12
 8007f5c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8007f70 <inv_icm20948_convert_rotation_vector+0x110>
 8007f60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f64:	edc3 7a00 	vstr	s15, [r3]
}
 8007f68:	bf00      	nop
 8007f6a:	3730      	adds	r7, #48	@ 0x30
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	30800000 	.word	0x30800000

08007f74 <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b088      	sub	sp, #32
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8007f7e:	f107 030c 	add.w	r3, r7, #12
 8007f82:	4619      	mov	r1, r3
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fadc 	bl	8008542 <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	61fb      	str	r3, [r7, #28]
 8007f8e:	e02d      	b.n	8007fec <inv_rotation_to_quaternion+0x78>
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	3320      	adds	r3, #32
 8007f96:	443b      	add	r3, r7
 8007f98:	3b14      	subs	r3, #20
 8007f9a:	edd3 7a00 	vldr	s15, [r3]
 8007f9e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8007ffc <inv_rotation_to_quaternion+0x88>
 8007fa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	3320      	adds	r3, #32
 8007fac:	443b      	add	r3, r7
 8007fae:	3b14      	subs	r3, #20
 8007fb0:	edd3 7a00 	vldr	s15, [r3]
 8007fb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fbc:	db02      	blt.n	8007fc4 <inv_rotation_to_quaternion+0x50>
 8007fbe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007fc2:	e001      	b.n	8007fc8 <inv_rotation_to_quaternion+0x54>
 8007fc4:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8008000 <inv_rotation_to_quaternion+0x8c>
 8007fc8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8007fcc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	683a      	ldr	r2, [r7, #0]
 8007fda:	4413      	add	r3, r2
 8007fdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007fe0:	ee17 2a90 	vmov	r2, s15
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	61fb      	str	r3, [r7, #28]
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	2b03      	cmp	r3, #3
 8007ff0:	ddce      	ble.n	8007f90 <inv_rotation_to_quaternion+0x1c>
}
 8007ff2:	bf00      	nop
 8007ff4:	bf00      	nop
 8007ff6:	3720      	adds	r7, #32
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	4e800000 	.word	0x4e800000
 8008000:	00000000 	.word	0x00000000

08008004 <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b09a      	sub	sp, #104	@ 0x68
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 8008012:	2300      	movs	r3, #0
 8008014:	667b      	str	r3, [r7, #100]	@ 0x64
 8008016:	e012      	b.n	800803e <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 8008018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800801a:	68ba      	ldr	r2, [r7, #8]
 800801c:	4413      	add	r3, r2
 800801e:	f993 3000 	ldrsb.w	r3, [r3]
 8008022:	ee07 3a90 	vmov	s15, r3
 8008026:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800802a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	3368      	adds	r3, #104	@ 0x68
 8008030:	443b      	add	r3, r7
 8008032:	3b28      	subs	r3, #40	@ 0x28
 8008034:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 8008038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800803a:	3301      	adds	r3, #1
 800803c:	667b      	str	r3, [r7, #100]	@ 0x64
 800803e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008040:	2b08      	cmp	r3, #8
 8008042:	dde9      	ble.n	8008018 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 8008044:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8008048:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800804c:	4611      	mov	r1, r2
 800804e:	4618      	mov	r0, r3
 8008050:	f7ff ff90 	bl	8007f74 <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 8008054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008056:	425b      	negs	r3, r3
 8008058:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 800805a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800805c:	425b      	negs	r3, r3
 800805e:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 8008060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008062:	425b      	negs	r3, r3
 8008064:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 8008066:	edd7 7a01 	vldr	s15, [r7, #4]
 800806a:	eef1 7a67 	vneg.f32	s15, s15
 800806e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8008110 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8008072:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008076:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8008114 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 800807a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800807e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008082:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008086:	eeb0 0a47 	vmov.f32	s0, s14
 800808a:	f00f fb97 	bl	80177bc <cosf>
 800808e:	eef0 7a40 	vmov.f32	s15, s0
 8008092:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8008118 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8008096:	ee67 7a87 	vmul.f32	s15, s15, s14
 800809a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800809e:	ee17 3a90 	vmov	r3, s15
 80080a2:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 80080a4:	2300      	movs	r3, #0
 80080a6:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 80080a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80080ac:	eef1 7a67 	vneg.f32	s15, s15
 80080b0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8008110 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 80080b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80080b8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8008114 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 80080bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80080c0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80080c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80080c8:	eeb0 0a47 	vmov.f32	s0, s14
 80080cc:	f00f fbba 	bl	8017844 <sinf>
 80080d0:	eef0 7a40 	vmov.f32	s15, s0
 80080d4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8008118 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 80080d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80080dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080e0:	ee17 3a90 	vmov	r3, s15
 80080e4:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 80080e6:	2300      	movs	r3, #0
 80080e8:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 80080ea:	f107 0220 	add.w	r2, r7, #32
 80080ee:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80080f2:	f107 0310 	add.w	r3, r7, #16
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7ff fcb8 	bl	8007a6c <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 80080fc:	f107 0320 	add.w	r3, r7, #32
 8008100:	4619      	mov	r1, r3
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f7ff fe9c 	bl	8007e40 <inv_icm20948_set_chip_to_body>
}
 8008108:	bf00      	nop
 800810a:	3768      	adds	r7, #104	@ 0x68
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	40490fdb 	.word	0x40490fdb
 8008114:	43340000 	.word	0x43340000
 8008118:	4e800000 	.word	0x4e800000

0800811c <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b088      	sub	sp, #32
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	60b9      	str	r1, [r7, #8]
 8008126:	ed87 0a01 	vstr	s0, [r7, #4]
 800812a:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	33a8      	adds	r3, #168	@ 0xa8
 8008130:	f107 0214 	add.w	r2, r7, #20
 8008134:	68b9      	ldr	r1, [r7, #8]
 8008136:	4618      	mov	r0, r3
 8008138:	f7ff fe4f 	bl	8007dda <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	ee07 3a90 	vmov	s15, r3
 8008142:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008146:	edd7 7a01 	vldr	s15, [r7, #4]
 800814a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	ee07 3a90 	vmov	s15, r3
 800815a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	3304      	adds	r3, #4
 8008162:	edd7 7a01 	vldr	s15, [r7, #4]
 8008166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800816a:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	ee07 3a90 	vmov	s15, r3
 8008174:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	3308      	adds	r3, #8
 800817c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008184:	edc3 7a00 	vstr	s15, [r3]
}
 8008188:	bf00      	nop
 800818a:	3720      	adds	r7, #32
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 8008190:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008194:	b087      	sub	sp, #28
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
 800819a:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	17c8      	asrs	r0, r1, #31
 80081a0:	4688      	mov	r8, r1
 80081a2:	4681      	mov	r9, r0
 80081a4:	6839      	ldr	r1, [r7, #0]
 80081a6:	17c8      	asrs	r0, r1, #31
 80081a8:	460c      	mov	r4, r1
 80081aa:	4605      	mov	r5, r0
 80081ac:	fb04 f009 	mul.w	r0, r4, r9
 80081b0:	fb08 f105 	mul.w	r1, r8, r5
 80081b4:	4401      	add	r1, r0
 80081b6:	fba8 2304 	umull	r2, r3, r8, r4
 80081ba:	4419      	add	r1, r3
 80081bc:	460b      	mov	r3, r1
 80081be:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80081c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 80081c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80081ca:	f04f 0200 	mov.w	r2, #0
 80081ce:	f04f 0300 	mov.w	r3, #0
 80081d2:	0f82      	lsrs	r2, r0, #30
 80081d4:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 80081d8:	178b      	asrs	r3, r1, #30
 80081da:	4613      	mov	r3, r2
 80081dc:	60fb      	str	r3, [r7, #12]
	return result;
 80081de:	68fb      	ldr	r3, [r7, #12]
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	371c      	adds	r7, #28
 80081e4:	46bd      	mov	sp, r7
 80081e6:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80081ea:	4770      	bx	lr

080081ec <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 80081ec:	b590      	push	{r4, r7, lr}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 80081f6:	2300      	movs	r3, #0
 80081f8:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4619      	mov	r1, r3
 8008204:	4610      	mov	r0, r2
 8008206:	f7ff ffc3 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 800820a:	4603      	mov	r3, r0
 800820c:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	3304      	adds	r3, #4
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	3304      	adds	r3, #4
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4619      	mov	r1, r3
 800821e:	4610      	mov	r0, r2
 8008220:	f7ff ffb6 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008224:	4603      	mov	r3, r0
 8008226:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3308      	adds	r3, #8
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	3308      	adds	r3, #8
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4619      	mov	r1, r3
 8008236:	4610      	mov	r0, r2
 8008238:	f7ff ffaa 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 800823c:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800823e:	1ae3      	subs	r3, r4, r3
 8008240:	4618      	mov	r0, r3
 8008242:	f000 f81b 	bl	800827c <inv_icm20948_convert_fast_sqrt_fxp>
 8008246:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	3304      	adds	r3, #4
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	6812      	ldr	r2, [r2, #0]
 8008256:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	1d1a      	adds	r2, r3, #4
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6812      	ldr	r2, [r2, #0]
 8008262:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f103 0208 	add.w	r2, r3, #8
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	330c      	adds	r3, #12
 800826e:	6812      	ldr	r2, [r2, #0]
 8008270:	601a      	str	r2, [r3, #0]

    return 0;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3714      	adds	r7, #20
 8008278:	46bd      	mov	sp, r7
 800827a:	bd90      	pop	{r4, r7, pc}

0800827c <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 800827c:	b590      	push	{r4, r7, lr}
 800827e:	b08b      	sub	sp, #44	@ 0x2c
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	dc01      	bgt.n	800828e <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 800828a:	2300      	movs	r3, #0
 800828c:	e080      	b.n	8008390 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 800828e:	4b42      	ldr	r3, [pc, #264]	@ (8008398 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 8008290:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 8008292:	4b42      	ldr	r3, [pc, #264]	@ (800839c <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 8008294:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 8008296:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800829a:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 800829c:	f107 0208 	add.w	r2, r7, #8
 80082a0:	1d3b      	adds	r3, r7, #4
 80082a2:	4611      	mov	r1, r2
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 f87b 	bl	80083a0 <inv_icm20948_convert_test_limits_and_scale_fxp>
 80082aa:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 80082ac:	2300      	movs	r3, #0
 80082ae:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	dd06      	ble.n	80082c4 <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	bfb8      	it	lt
 80082c0:	425b      	neglt	r3, r3
 80082c2:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	6a3b      	ldr	r3, [r7, #32]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80082d2:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 80082d4:	687c      	ldr	r4, [r7, #4]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	68f9      	ldr	r1, [r7, #12]
 80082da:	4618      	mov	r0, r3
 80082dc:	f7ff ff58 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 80082e0:	4603      	mov	r3, r0
 80082e2:	105b      	asrs	r3, r3, #1
 80082e4:	1ae3      	subs	r3, r4, r3
 80082e6:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	dd34      	ble.n	8008358 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	105a      	asrs	r2, r3, #1
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	4619      	mov	r1, r3
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f7ff ff49 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 80082fe:	4603      	mov	r3, r0
 8008300:	4619      	mov	r1, r3
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f7ff ff44 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008308:	4603      	mov	r3, r0
 800830a:	105b      	asrs	r3, r3, #1
 800830c:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800830e:	68f9      	ldr	r1, [r7, #12]
 8008310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008312:	f7ff ff3d 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008316:	4603      	mov	r3, r0
 8008318:	105b      	asrs	r3, r3, #1
 800831a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	2b03      	cmp	r3, #3
 8008324:	d118      	bne.n	8008358 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	105a      	asrs	r2, r3, #1
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	4619      	mov	r1, r3
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f7ff ff2d 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008336:	4603      	mov	r3, r0
 8008338:	4619      	mov	r1, r3
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f7ff ff28 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008340:	4603      	mov	r3, r0
 8008342:	105b      	asrs	r3, r3, #1
 8008344:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8008346:	68f9      	ldr	r1, [r7, #12]
 8008348:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800834a:	f7ff ff21 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 800834e:	4603      	mov	r3, r0
 8008350:	105b      	asrs	r3, r3, #1
 8008352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008354:	1ad3      	subs	r3, r2, r3
 8008356:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 8008358:	6a3b      	ldr	r3, [r7, #32]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d004      	beq.n	8008368 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 800835e:	69b9      	ldr	r1, [r7, #24]
 8008360:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008362:	f7ff ff15 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 8008366:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	2b00      	cmp	r3, #0
 800836c:	dd06      	ble.n	800837c <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	105b      	asrs	r3, r3, #1
 8008372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008374:	fa42 f303 	asr.w	r3, r2, r3
 8008378:	627b      	str	r3, [r7, #36]	@ 0x24
 800837a:	e008      	b.n	800838e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008382:	d104      	bne.n	800838e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 8008384:	69f9      	ldr	r1, [r7, #28]
 8008386:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008388:	f7ff ff02 	bl	8008190 <inv_icm20948_convert_mult_q30_fxp>
 800838c:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008390:	4618      	mov	r0, r3
 8008392:	372c      	adds	r7, #44	@ 0x2c
 8008394:	46bd      	mov	sp, r7
 8008396:	bd90      	pop	{r4, r7, pc}
 8008398:	5a82799a 	.word	0x5a82799a
 800839c:	2d413ccd 	.word	0x2d413ccd

080083a0 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b088      	sub	sp, #32
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 80083aa:	4b33      	ldr	r3, [pc, #204]	@ (8008478 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 80083ac:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 80083ae:	4b33      	ldr	r3, [pc, #204]	@ (800847c <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 80083b0:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 80083b2:	4b33      	ldr	r3, [pc, #204]	@ (8008480 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 80083b4:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 80083b6:	4b33      	ldr	r3, [pc, #204]	@ (8008484 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 80083b8:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 80083ba:	4b33      	ldr	r3, [pc, #204]	@ (8008488 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 80083bc:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 80083be:	4b33      	ldr	r3, [pc, #204]	@ (800848c <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 80083c0:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	da09      	bge.n	80083e0 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	105a      	asrs	r2, r3, #1
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	601a      	str	r2, [r3, #0]
		*pow=-1;
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	f04f 32ff 	mov.w	r2, #4294967295
 80083dc:	601a      	str	r2, [r3, #0]
 80083de:	e02e      	b.n	800843e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	69fa      	ldr	r2, [r7, #28]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	dd26      	ble.n	8008438 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 f850 	bl	8008490 <inv_icm20948_convert_get_highest_bit_position>
 80083f0:	4603      	mov	r3, r0
 80083f2:	461a      	mov	r2, r3
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	69ba      	ldr	r2, [r7, #24]
 80083fe:	429a      	cmp	r2, r3
 8008400:	dc0a      	bgt.n	8008418 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	105a      	asrs	r2, r3, #1
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	1e5a      	subs	r2, r3, #1
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	e012      	b.n	800843e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	69fa      	ldr	r2, [r7, #28]
 800841e:	429a      	cmp	r2, r3
 8008420:	dd0d      	ble.n	800843e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	005a      	lsls	r2, r3, #1
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	1c5a      	adds	r2, r3, #1
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	601a      	str	r2, [r3, #0]
 8008436:	e002      	b.n	800843e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	2200      	movs	r2, #0
 800843c:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	429a      	cmp	r2, r3
 8008446:	dc04      	bgt.n	8008452 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	693a      	ldr	r2, [r7, #16]
 800844e:	429a      	cmp	r2, r3
 8008450:	da01      	bge.n	8008456 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 8008452:	2303      	movs	r3, #3
 8008454:	e00c      	b.n	8008470 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	429a      	cmp	r2, r3
 800845e:	dc04      	bgt.n	800846a <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	da01      	bge.n	800846e <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 800846a:	2302      	movs	r3, #2
 800846c:	e000      	b.n	8008470 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 800846e:	2301      	movs	r3, #1
}
 8008470:	4618      	mov	r0, r3
 8008472:	3720      	adds	r7, #32
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	2c5c85fe 	.word	0x2c5c85fe
 800847c:	58b90bfc 	.word	0x58b90bfc
 8008480:	3999999a 	.word	0x3999999a
 8008484:	46666666 	.word	0x46666666
 8008488:	3f5c28f6 	.word	0x3f5c28f6
 800848c:	40a3d70a 	.word	0x40a3d70a

08008490 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 8008490:	b480      	push	{r7}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 8008498:	2300      	movs	r3, #0
 800849a:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <inv_icm20948_convert_get_highest_bit_position+0x18>
 80084a4:	2300      	movs	r3, #0
 80084a6:	e046      	b.n	8008536 <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084b0:	d208      	bcs.n	80084c4 <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 80084b2:	89fb      	ldrh	r3, [r7, #14]
 80084b4:	3310      	adds	r3, #16
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	041a      	lsls	r2, r3, #16
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084cc:	d208      	bcs.n	80084e0 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 80084ce:	89fb      	ldrh	r3, [r7, #14]
 80084d0:	3308      	adds	r3, #8
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	021a      	lsls	r2, r3, #8
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084e8:	d208      	bcs.n	80084fc <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 80084ea:	89fb      	ldrh	r3, [r7, #14]
 80084ec:	3304      	adds	r3, #4
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	011a      	lsls	r2, r3, #4
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008504:	d208      	bcs.n	8008518 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 8008506:	89fb      	ldrh	r3, [r7, #14]
 8008508:	3302      	adds	r3, #2
 800850a:	b29b      	uxth	r3, r3
 800850c:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	009a      	lsls	r2, r3, #2
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	da08      	bge.n	8008532 <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 8008520:	89fb      	ldrh	r3, [r7, #14]
 8008522:	3b01      	subs	r3, #1
 8008524:	b29b      	uxth	r3, r3
 8008526:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	085a      	lsrs	r2, r3, #1
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	601a      	str	r2, [r3, #0]
    }
    return position;
 8008532:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8008536:	4618      	mov	r0, r3
 8008538:	3714      	adds	r7, #20
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 8008542:	b590      	push	{r4, r7, lr}
 8008544:	b08d      	sub	sp, #52	@ 0x34
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	691b      	ldr	r3, [r3, #16]
 8008568:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	695b      	ldr	r3, [r3, #20]
 800856e:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a1b      	ldr	r3, [r3, #32]
 8008580:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 8008582:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008586:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800858a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800858e:	edd7 7a07 	vldr	s15, [r7, #28]
 8008592:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008596:	edd7 7a03 	vldr	s15, [r7, #12]
 800859a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800859e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80085a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 80085ac:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80085b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80085bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80085c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	3304      	adds	r3, #4
 80085cc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80085d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80085d4:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 80085d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085dc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80085e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80085e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80085ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80085f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	3308      	adds	r3, #8
 80085f8:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80085fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008600:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 8008604:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008608:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800860c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008610:	edd7 7a07 	vldr	s15, [r7, #28]
 8008614:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008618:	edd7 7a03 	vldr	s15, [r7, #12]
 800861c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	330c      	adds	r3, #12
 8008624:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8008628:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800862c:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	edd3 7a00 	vldr	s15, [r3]
 8008636:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800863a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800863e:	d503      	bpl.n	8008648 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	3304      	adds	r3, #4
 800864c:	edd3 7a00 	vldr	s15, [r3]
 8008650:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008658:	d504      	bpl.n	8008664 <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	3304      	adds	r3, #4
 800865e:	f04f 0200 	mov.w	r2, #0
 8008662:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	3308      	adds	r3, #8
 8008668:	edd3 7a00 	vldr	s15, [r3]
 800866c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008674:	d504      	bpl.n	8008680 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	3308      	adds	r3, #8
 800867a:	f04f 0200 	mov.w	r2, #0
 800867e:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	330c      	adds	r3, #12
 8008684:	edd3 7a00 	vldr	s15, [r3]
 8008688:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800868c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008690:	d504      	bpl.n	800869c <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	330c      	adds	r3, #12
 8008696:	f04f 0200 	mov.w	r2, #0
 800869a:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	edd3 7a00 	vldr	s15, [r3]
 80086a2:	eeb0 0a67 	vmov.f32	s0, s15
 80086a6:	f00f f86b 	bl	8017780 <sqrtf>
 80086aa:	eef0 7a40 	vmov.f32	s15, s0
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	3304      	adds	r3, #4
 80086b8:	edd3 7a00 	vldr	s15, [r3]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	1d1c      	adds	r4, r3, #4
 80086c0:	eeb0 0a67 	vmov.f32	s0, s15
 80086c4:	f00f f85c 	bl	8017780 <sqrtf>
 80086c8:	eef0 7a40 	vmov.f32	s15, s0
 80086cc:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	3308      	adds	r3, #8
 80086d4:	edd3 7a00 	vldr	s15, [r3]
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	f103 0408 	add.w	r4, r3, #8
 80086de:	eeb0 0a67 	vmov.f32	s0, s15
 80086e2:	f00f f84d 	bl	8017780 <sqrtf>
 80086e6:	eef0 7a40 	vmov.f32	s15, s0
 80086ea:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	330c      	adds	r3, #12
 80086f2:	edd3 7a00 	vldr	s15, [r3]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	f103 040c 	add.w	r4, r3, #12
 80086fc:	eeb0 0a67 	vmov.f32	s0, s15
 8008700:	f00f f83e 	bl	8017780 <sqrtf>
 8008704:	eef0 7a40 	vmov.f32	s15, s0
 8008708:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	ed93 7a00 	vldr	s14, [r3]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	3304      	adds	r3, #4
 8008716:	edd3 7a00 	vldr	s15, [r3]
 800871a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800871e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008722:	db51      	blt.n	80087c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	ed93 7a00 	vldr	s14, [r3]
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	3308      	adds	r3, #8
 800872e:	edd3 7a00 	vldr	s15, [r3]
 8008732:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800873a:	db45      	blt.n	80087c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	ed93 7a00 	vldr	s14, [r3]
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	330c      	adds	r3, #12
 8008746:	edd3 7a00 	vldr	s15, [r3]
 800874a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800874e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008752:	db39      	blt.n	80087c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 8008754:	ed97 7a06 	vldr	s14, [r7, #24]
 8008758:	edd7 7a04 	vldr	s15, [r7, #16]
 800875c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	edd3 7a00 	vldr	s15, [r3]
 8008766:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800876a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	3304      	adds	r3, #4
 8008772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008776:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800877a:	ed97 7a05 	vldr	s14, [r7, #20]
 800877e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008782:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	edd3 7a00 	vldr	s15, [r3]
 800878c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008790:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	3308      	adds	r3, #8
 8008798:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800879c:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 80087a0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80087a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80087a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	edd3 7a00 	vldr	s15, [r3]
 80087b2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80087b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	330c      	adds	r3, #12
 80087be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087c2:	edc3 7a00 	vstr	s15, [r3]
 80087c6:	e128      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	3304      	adds	r3, #4
 80087cc:	ed93 7a00 	vldr	s14, [r3]
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	edd3 7a00 	vldr	s15, [r3]
 80087d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087de:	db55      	blt.n	800888c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	3304      	adds	r3, #4
 80087e4:	ed93 7a00 	vldr	s14, [r3]
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	3308      	adds	r3, #8
 80087ec:	edd3 7a00 	vldr	s15, [r3]
 80087f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087f8:	db48      	blt.n	800888c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	3304      	adds	r3, #4
 80087fe:	ed93 7a00 	vldr	s14, [r3]
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	330c      	adds	r3, #12
 8008806:	edd3 7a00 	vldr	s15, [r3]
 800880a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800880e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008812:	db3b      	blt.n	800888c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 8008814:	ed97 7a06 	vldr	s14, [r7, #24]
 8008818:	edd7 7a04 	vldr	s15, [r7, #16]
 800881c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	3304      	adds	r3, #4
 8008824:	edd3 7a00 	vldr	s15, [r3]
 8008828:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800882c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008830:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800883a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800883e:	edd7 7a08 	vldr	s15, [r7, #32]
 8008842:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	3304      	adds	r3, #4
 800884a:	edd3 7a00 	vldr	s15, [r3]
 800884e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008852:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	3308      	adds	r3, #8
 800885a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800885e:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 8008862:	ed97 7a05 	vldr	s14, [r7, #20]
 8008866:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800886a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	3304      	adds	r3, #4
 8008872:	edd3 7a00 	vldr	s15, [r3]
 8008876:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800887a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	330c      	adds	r3, #12
 8008882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008886:	edc3 7a00 	vstr	s15, [r3]
 800888a:	e0c6      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	3308      	adds	r3, #8
 8008890:	ed93 7a00 	vldr	s14, [r3]
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	edd3 7a00 	vldr	s15, [r3]
 800889a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800889e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088a2:	db55      	blt.n	8008950 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	ed93 7a00 	vldr	s14, [r3]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	3304      	adds	r3, #4
 80088b0:	edd3 7a00 	vldr	s15, [r3]
 80088b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088bc:	db48      	blt.n	8008950 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	3308      	adds	r3, #8
 80088c2:	ed93 7a00 	vldr	s14, [r3]
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	330c      	adds	r3, #12
 80088ca:	edd3 7a00 	vldr	s15, [r3]
 80088ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d6:	db3b      	blt.n	8008950 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 80088d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80088dc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80088e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	3308      	adds	r3, #8
 80088e8:	edd3 7a00 	vldr	s15, [r3]
 80088ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80088f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80088f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 80088fe:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008902:	edd7 7a08 	vldr	s15, [r7, #32]
 8008906:	ee77 6a27 	vadd.f32	s13, s14, s15
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	3308      	adds	r3, #8
 800890e:	edd3 7a00 	vldr	s15, [r3]
 8008912:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008916:	ee27 7a87 	vmul.f32	s14, s15, s14
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	3304      	adds	r3, #4
 800891e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008922:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 8008926:	ed97 7a06 	vldr	s14, [r7, #24]
 800892a:	edd7 7a04 	vldr	s15, [r7, #16]
 800892e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	3308      	adds	r3, #8
 8008936:	edd3 7a00 	vldr	s15, [r3]
 800893a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800893e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	330c      	adds	r3, #12
 8008946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800894a:	edc3 7a00 	vstr	s15, [r3]
 800894e:	e064      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	330c      	adds	r3, #12
 8008954:	ed93 7a00 	vldr	s14, [r3]
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	edd3 7a00 	vldr	s15, [r3]
 800895e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008966:	da00      	bge.n	800896a <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 8008968:	e057      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	330c      	adds	r3, #12
 800896e:	ed93 7a00 	vldr	s14, [r3]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	3304      	adds	r3, #4
 8008976:	edd3 7a00 	vldr	s15, [r3]
 800897a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800897e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008982:	da00      	bge.n	8008986 <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 8008984:	e049      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	330c      	adds	r3, #12
 800898a:	ed93 7a00 	vldr	s14, [r3]
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	3308      	adds	r3, #8
 8008992:	edd3 7a00 	vldr	s15, [r3]
 8008996:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800899a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800899e:	da00      	bge.n	80089a2 <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 80089a0:	e03b      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 80089a2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80089a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80089aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	330c      	adds	r3, #12
 80089b2:	edd3 7a00 	vldr	s15, [r3]
 80089b6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80089ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80089be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 80089c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80089cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80089d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	330c      	adds	r3, #12
 80089d8:	edd3 7a00 	vldr	s15, [r3]
 80089dc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80089e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	3304      	adds	r3, #4
 80089e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089ec:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 80089f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80089f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80089f8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	330c      	adds	r3, #12
 8008a00:	edd3 7a00 	vldr	s15, [r3]
 8008a04:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008a08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	3308      	adds	r3, #8
 8008a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a14:	edc3 7a00 	vstr	s15, [r3]
}
 8008a18:	e7ff      	b.n	8008a1a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 8008a1a:	bf00      	nop
 8008a1c:	3734      	adds	r7, #52	@ 0x34
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd90      	pop	{r4, r7, pc}

08008a22 <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 8008a22:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a26:	b08a      	sub	sp, #40	@ 0x28
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6178      	str	r0, [r7, #20]
 8008a2c:	6139      	str	r1, [r7, #16]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	17da      	asrs	r2, r3, #31
 8008a36:	603b      	str	r3, [r7, #0]
 8008a38:	607a      	str	r2, [r7, #4]
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	17da      	asrs	r2, r3, #31
 8008a3e:	469a      	mov	sl, r3
 8008a40:	4693      	mov	fp, r2
 8008a42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a46:	460b      	mov	r3, r1
 8008a48:	fb0a f203 	mul.w	r2, sl, r3
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	fb03 f30b 	mul.w	r3, r3, fp
 8008a52:	4413      	add	r3, r2
 8008a54:	4602      	mov	r2, r0
 8008a56:	fba2 890a 	umull	r8, r9, r2, sl
 8008a5a:	444b      	add	r3, r9
 8008a5c:	4699      	mov	r9, r3
 8008a5e:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8008a62:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 8008a66:	7bf9      	ldrb	r1, [r7, #15]
 8008a68:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008a6c:	f1c1 0620 	rsb	r6, r1, #32
 8008a70:	f1b1 0020 	subs.w	r0, r1, #32
 8008a74:	fa22 f401 	lsr.w	r4, r2, r1
 8008a78:	fa03 f606 	lsl.w	r6, r3, r6
 8008a7c:	ea44 0406 	orr.w	r4, r4, r6
 8008a80:	d402      	bmi.n	8008a88 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 8008a82:	fa43 f000 	asr.w	r0, r3, r0
 8008a86:	4304      	orrs	r4, r0
 8008a88:	fa43 f501 	asr.w	r5, r3, r1
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	61fb      	str	r3, [r7, #28]
    return result;
 8008a90:	69fb      	ldr	r3, [r7, #28]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3728      	adds	r7, #40	@ 0x28
 8008a96:	46bd      	mov	sp, r7
 8008a98:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a9c:	4770      	bx	lr

08008a9e <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 8008a9e:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 8008aaa:	6879      	ldr	r1, [r7, #4]
 8008aac:	17c8      	asrs	r0, r1, #31
 8008aae:	4688      	mov	r8, r1
 8008ab0:	4681      	mov	r9, r0
 8008ab2:	6839      	ldr	r1, [r7, #0]
 8008ab4:	17c8      	asrs	r0, r1, #31
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	4605      	mov	r5, r0
 8008aba:	fb04 f009 	mul.w	r0, r4, r9
 8008abe:	fb08 f105 	mul.w	r1, r8, r5
 8008ac2:	4401      	add	r1, r0
 8008ac4:	fba8 2304 	umull	r2, r3, r8, r4
 8008ac8:	4419      	add	r1, r3
 8008aca:	460b      	mov	r3, r1
 8008acc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008ad0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 8008ad4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008ad8:	f04f 0200 	mov.w	r2, #0
 8008adc:	f04f 0300 	mov.w	r3, #0
 8008ae0:	0f42      	lsrs	r2, r0, #29
 8008ae2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8008ae6:	174b      	asrs	r3, r1, #29
 8008ae8:	4613      	mov	r3, r2
 8008aea:	60fb      	str	r3, [r7, #12]
	return result;
 8008aec:	68fb      	ldr	r3, [r7, #12]

}
 8008aee:	4618      	mov	r0, r3
 8008af0:	371c      	adds	r7, #28
 8008af2:	46bd      	mov	sp, r7
 8008af4:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008af8:	4770      	bx	lr

08008afa <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 8008afa:	b590      	push	{r4, r7, lr}
 8008afc:	b083      	sub	sp, #12
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	3304      	adds	r3, #4
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4619      	mov	r1, r3
 8008b12:	4610      	mov	r0, r2
 8008b14:	f7ff ffc3 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b18:	4604      	mov	r4, r0
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4619      	mov	r1, r3
 8008b24:	4610      	mov	r0, r2
 8008b26:	f7ff ffba 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	4423      	add	r3, r4
 8008b2e:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	3308      	adds	r3, #8
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4619      	mov	r1, r3
 8008b44:	4610      	mov	r0, r2
 8008b46:	f7ff ffaa 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	330c      	adds	r3, #12
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4619      	mov	r1, r3
 8008b58:	4610      	mov	r0, r2
 8008b5a:	f7ff ffa0 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b5e:	4602      	mov	r2, r0
    rot_q30[1] =
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008b64:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 8008b66:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	330c      	adds	r3, #12
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4619      	mov	r1, r3
 8008b76:	4610      	mov	r0, r2
 8008b78:	f7ff ff91 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b7c:	4604      	mov	r4, r0
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3308      	adds	r3, #8
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4619      	mov	r1, r3
 8008b8a:	4610      	mov	r0, r2
 8008b8c:	f7ff ff87 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008b90:	4602      	mov	r2, r0
    rot_q30[2] =
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008b96:	4422      	add	r2, r4
    rot_q30[2] =
 8008b98:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	3304      	adds	r3, #4
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	3308      	adds	r3, #8
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	4610      	mov	r0, r2
 8008baa:	f7ff ff78 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008bae:	4604      	mov	r4, r0
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	330c      	adds	r3, #12
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	4610      	mov	r0, r2
 8008bbe:	f7ff ff6e 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008bc2:	4602      	mov	r2, r0
    rot_q30[3] =
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008bc8:	4422      	add	r2, r4
    rot_q30[3] =
 8008bca:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	3308      	adds	r3, #8
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	3308      	adds	r3, #8
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	4610      	mov	r0, r2
 8008bdc:	f7ff ff5f 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008be0:	4604      	mov	r4, r0
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4619      	mov	r1, r3
 8008bec:	4610      	mov	r0, r2
 8008bee:	f7ff ff56 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008bfa:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 8008bfe:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	3308      	adds	r3, #8
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	330c      	adds	r3, #12
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	4610      	mov	r0, r2
 8008c10:	f7ff ff45 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c14:	4604      	mov	r4, r0
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	3304      	adds	r3, #4
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f7ff ff3b 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c28:	4602      	mov	r2, r0
    rot_q30[5] =
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008c2e:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8008c30:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	3304      	adds	r3, #4
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	330c      	adds	r3, #12
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4619      	mov	r1, r3
 8008c40:	4610      	mov	r0, r2
 8008c42:	f7ff ff2c 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c46:	4604      	mov	r4, r0
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3308      	adds	r3, #8
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4619      	mov	r1, r3
 8008c54:	4610      	mov	r0, r2
 8008c56:	f7ff ff22 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c5a:	4602      	mov	r2, r0
    rot_q30[6] =
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008c60:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 8008c62:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	3308      	adds	r3, #8
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	330c      	adds	r3, #12
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4619      	mov	r1, r3
 8008c72:	4610      	mov	r0, r2
 8008c74:	f7ff ff13 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c78:	4604      	mov	r4, r0
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	3304      	adds	r3, #4
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4619      	mov	r1, r3
 8008c86:	4610      	mov	r0, r2
 8008c88:	f7ff ff09 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008c8c:	4602      	mov	r2, r0
    rot_q30[7] =
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008c92:	4422      	add	r2, r4
    rot_q30[7] =
 8008c94:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	330c      	adds	r3, #12
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	330c      	adds	r3, #12
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	f7ff fefa 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008caa:	4604      	mov	r4, r0
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	4610      	mov	r0, r2
 8008cb8:	f7ff fef1 	bl	8008a9e <invn_convert_mult_q29_fxp>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008cc4:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 8008cc8:	601a      	str	r2, [r3, #0]
}
 8008cca:	bf00      	nop
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd90      	pop	{r4, r7, pc}

08008cd2 <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 8008cd2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 8008cde:	6879      	ldr	r1, [r7, #4]
 8008ce0:	17c8      	asrs	r0, r1, #31
 8008ce2:	4688      	mov	r8, r1
 8008ce4:	4681      	mov	r9, r0
 8008ce6:	6839      	ldr	r1, [r7, #0]
 8008ce8:	17c8      	asrs	r0, r1, #31
 8008cea:	460c      	mov	r4, r1
 8008cec:	4605      	mov	r5, r0
 8008cee:	fb04 f009 	mul.w	r0, r4, r9
 8008cf2:	fb08 f105 	mul.w	r1, r8, r5
 8008cf6:	4401      	add	r1, r0
 8008cf8:	fba8 2304 	umull	r2, r3, r8, r4
 8008cfc:	4419      	add	r1, r3
 8008cfe:	460b      	mov	r3, r1
 8008d00:	f04f 0000 	mov.w	r0, #0
 8008d04:	f04f 0100 	mov.w	r1, #0
 8008d08:	0bd0      	lsrs	r0, r2, #15
 8008d0a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8008d0e:	13d9      	asrs	r1, r3, #15
 8008d10:	4603      	mov	r3, r0
 8008d12:	60fb      	str	r3, [r7, #12]
	return out;
 8008d14:	68fb      	ldr	r3, [r7, #12]
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008d20:	4770      	bx	lr

08008d22 <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b08a      	sub	sp, #40	@ 0x28
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8008d2a:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8008d2e:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8008d30:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8008d34:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 8008d36:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8008d3a:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8008d3c:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8008d40:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	dc01      	bgt.n	8008d4c <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e07c      	b.n	8008e46 <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 8008d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	dd0d      	ble.n	8008d78 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8008d5c:	bf00      	nop
        if (xx > upperlimit) {
 8008d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	dd18      	ble.n	8008d98 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 8008d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d68:	0fda      	lsrs	r2, r3, #31
 8008d6a:	4413      	add	r3, r2
 8008d6c:	105b      	asrs	r3, r3, #1
 8008d6e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	3b01      	subs	r3, #1
 8008d74:	61fb      	str	r3, [r7, #28]
            goto downscale;
 8008d76:	e7f2      	b.n	8008d5e <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8008d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	da0d      	bge.n	8008d9c <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8008d80:	bf00      	nop
        if (xx < lowerlimit) {
 8008d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	da0a      	bge.n	8008da0 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	3301      	adds	r3, #1
 8008d94:	61fb      	str	r3, [r7, #28]
            goto upscale;
 8008d96:	e7f4      	b.n	8008d82 <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8008d98:	bf00      	nop
 8008d9a:	e002      	b.n	8008da2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8008d9c:	bf00      	nop
 8008d9e:	e000      	b.n	8008da2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8008da0:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 8008da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da4:	105b      	asrs	r3, r3, #1
 8008da6:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	1ad3      	subs	r3, r2, r3
 8008dae:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008db0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008db2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008db4:	f7ff ff8d 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008db8:	4603      	mov	r3, r0
 8008dba:	4619      	mov	r1, r3
 8008dbc:	68b8      	ldr	r0, [r7, #8]
 8008dbe:	f7ff ff88 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	1a9b      	subs	r3, r3, r2
 8008dc8:	4619      	mov	r1, r3
 8008dca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008dcc:	f7ff ff81 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008dd0:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008dd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008dd4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008dd6:	f7ff ff7c 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	4619      	mov	r1, r3
 8008dde:	68b8      	ldr	r0, [r7, #8]
 8008de0:	f7ff ff77 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008de4:	4602      	mov	r2, r0
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	4619      	mov	r1, r3
 8008dec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008dee:	f7ff ff70 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008df2:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	105b      	asrs	r3, r3, #1
 8008e02:	3301      	adds	r3, #1
 8008e04:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 8008e06:	69b9      	ldr	r1, [r7, #24]
 8008e08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e0a:	f7ff ff62 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008e0e:	6238      	str	r0, [r7, #32]
 8008e10:	e004      	b.n	8008e1c <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	105b      	asrs	r3, r3, #1
 8008e16:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	da08      	bge.n	8008e34 <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	bfb8      	it	lt
 8008e28:	425b      	neglt	r3, r3
 8008e2a:	6a3a      	ldr	r2, [r7, #32]
 8008e2c:	fa42 f303 	asr.w	r3, r2, r3
 8008e30:	623b      	str	r3, [r7, #32]
 8008e32:	e007      	b.n	8008e44 <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	dd04      	ble.n	8008e44 <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8008e3a:	6a3a      	ldr	r2, [r7, #32]
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e42:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 8008e44:	6a3b      	ldr	r3, [r7, #32]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3728      	adds	r7, #40	@ 0x28
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b084      	sub	sp, #16
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d103      	bne.n	8008e64 <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	60fb      	str	r3, [r7, #12]
		return y;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	e028      	b.n	8008eb6 <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	da04      	bge.n	8008e78 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	425b      	negs	r3, r3
 8008e72:	607b      	str	r3, [r7, #4]
        negx = 1;
 8008e74:	2301      	movs	r3, #1
 8008e76:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e7e:	db0a      	blt.n	8008e96 <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 8008e86:	f04f 33ff 	mov.w	r3, #4294967295
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	e001      	b.n	8008e92 <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	60fb      	str	r3, [r7, #12]
		return y;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	e00f      	b.n	8008eb6 <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7ff ff43 	bl	8008d22 <invn_convert_inv_sqrt_q15_fxp>
 8008e9c:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 8008e9e:	68f9      	ldr	r1, [r7, #12]
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f7ff ff16 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008ea6:	60f8      	str	r0, [r7, #12]

    if (negx)
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d002      	beq.n	8008eb4 <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	425b      	negs	r3, r3
 8008eb2:	60fb      	str	r3, [r7, #12]
    return y;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3710      	adds	r7, #16
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
	...

08008ec0 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b08a      	sub	sp, #40	@ 0x28
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	bfb8      	it	lt
 8008ed0:	425b      	neglt	r3, r3
 8008ed2:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	bfb8      	it	lt
 8008eda:	425b      	neglt	r3, r3
 8008edc:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 8008ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	bfb8      	it	lt
 8008ee6:	4613      	movlt	r3, r2
 8008ee8:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 8008eea:	e00e      	b.n	8008f0a <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 8008eec:	69fb      	ldr	r3, [r7, #28]
 8008eee:	0fda      	lsrs	r2, r3, #31
 8008ef0:	4413      	add	r3, r2
 8008ef2:	105b      	asrs	r3, r3, #1
 8008ef4:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	0fda      	lsrs	r2, r3, #31
 8008efa:	4413      	add	r3, r2
 8008efc:	105b      	asrs	r3, r3, #1
 8008efe:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 8008f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f02:	0fda      	lsrs	r2, r3, #31
 8008f04:	4413      	add	r3, r2
 8008f06:	105b      	asrs	r3, r3, #1
 8008f08:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f10:	dcec      	bgt.n	8008eec <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 8008f12:	6a3a      	ldr	r2, [r7, #32]
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	429a      	cmp	r2, r3
 8008f18:	db09      	blt.n	8008f2e <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 8008f1a:	6a38      	ldr	r0, [r7, #32]
 8008f1c:	f7ff ff97 	bl	8008e4e <invn_convert_inverse_q15_fxp>
 8008f20:	4603      	mov	r3, r0
 8008f22:	4619      	mov	r1, r3
 8008f24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f26:	f7ff fed4 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f2a:	61b8      	str	r0, [r7, #24]
 8008f2c:	e008      	b.n	8008f40 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 8008f2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f30:	f7ff ff8d 	bl	8008e4e <invn_convert_inverse_q15_fxp>
 8008f34:	4603      	mov	r3, r0
 8008f36:	4619      	mov	r1, r3
 8008f38:	6a38      	ldr	r0, [r7, #32]
 8008f3a:	f7ff feca 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f3e:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 8008f40:	69b9      	ldr	r1, [r7, #24]
 8008f42:	69b8      	ldr	r0, [r7, #24]
 8008f44:	f7ff fec5 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f48:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 8008f4a:	4b27      	ldr	r3, [pc, #156]	@ (8008fe8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	6939      	ldr	r1, [r7, #16]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7ff febe 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f56:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 8008f58:	4b23      	ldr	r3, [pc, #140]	@ (8008fe8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008f5a:	689a      	ldr	r2, [r3, #8]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4413      	add	r3, r2
 8008f60:	6939      	ldr	r1, [r7, #16]
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7ff feb5 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f68:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 8008f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8008fe8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	4413      	add	r3, r2
 8008f72:	6939      	ldr	r1, [r7, #16]
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7ff feac 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f7a:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 8008f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8008fe8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	4413      	add	r3, r2
 8008f84:	69b9      	ldr	r1, [r7, #24]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7ff fea3 	bl	8008cd2 <invn_convert_mult_q15_fxp>
 8008f8c:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 8008f8e:	6a3a      	ldr	r2, [r7, #32]
 8008f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f92:	429a      	cmp	r2, r3
 8008f94:	da08      	bge.n	8008fa8 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 8008f96:	4b15      	ldr	r3, [pc, #84]	@ (8008fec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	0fda      	lsrs	r2, r3, #31
 8008f9c:	4413      	add	r3, r2
 8008f9e:	105b      	asrs	r3, r3, #1
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	da0e      	bge.n	8008fcc <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	da05      	bge.n	8008fc0 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 8008fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8008fec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	617b      	str	r3, [r7, #20]
 8008fbe:	e00b      	b.n	8008fd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 8008fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8008fec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	617b      	str	r3, [r7, #20]
 8008fca:	e005      	b.n	8008fd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	da02      	bge.n	8008fd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	425b      	negs	r3, r3
 8008fd6:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 8008fdc:	68bb      	ldr	r3, [r7, #8]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3728      	adds	r7, #40	@ 0x28
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	2000020c 	.word	0x2000020c
 8008fec:	2000021c 	.word	0x2000021c

08008ff0 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	6039      	str	r1, [r7, #0]
 8008ffa:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 8008ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009000:	121b      	asrs	r3, r3, #8
 8009002:	b21b      	sxth	r3, r3
 8009004:	b2da      	uxtb	r2, r3
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	3301      	adds	r3, #1
 800900e:	88fa      	ldrh	r2, [r7, #6]
 8009010:	b2d2      	uxtb	r2, r2
 8009012:	701a      	strb	r2, [r3, #0]
    return big8;
 8009014:	683b      	ldr	r3, [r7, #0]
}
 8009016:	4618      	mov	r0, r3
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
 800902a:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	161b      	asrs	r3, r3, #24
 8009030:	b2da      	uxtb	r2, r3
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	141a      	asrs	r2, r3, #16
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	3301      	adds	r3, #1
 800903e:	b2d2      	uxtb	r2, r2
 8009040:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	121a      	asrs	r2, r3, #8
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	3302      	adds	r3, #2
 800904a:	b2d2      	uxtb	r2, r2
 800904c:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	3303      	adds	r3, #3
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	b2d2      	uxtb	r2, r2
 8009056:	701a      	strb	r2, [r3, #0]
    return big8;
 8009058:	683b      	ldr	r3, [r7, #0]
}
 800905a:	4618      	mov	r0, r3
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 8009066:	b480      	push	{r7}
 8009068:	b085      	sub	sp, #20
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	061a      	lsls	r2, r3, #24
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	3301      	adds	r3, #1
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	041b      	lsls	r3, r3, #16
 800907c:	431a      	orrs	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	3302      	adds	r3, #2
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	021b      	lsls	r3, r3, #8
 8009086:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	3203      	adds	r2, #3
 800908c:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800908e:	4313      	orrs	r3, r2
 8009090:	60fb      	str	r3, [r7, #12]
    return x;
 8009092:	68fb      	ldr	r3, [r7, #12]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3714      	adds	r7, #20
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
	return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	2390      	movs	r3, #144	@ 0x90
 80090b2:	68b9      	ldr	r1, [r7, #8]
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f000 ff4a 	bl	8009f4e <inv_icm20948_firmware_load>
 80090ba:	4603      	mov	r3, r0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]

	(void)s;

	*dmp_cnfg = DMP_START_ADDRESS;
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80090d4:	801a      	strh	r2, [r3, #0]
}
 80090d6:	bf00      	nop
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr

080090e2 <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 80090e2:	b580      	push	{r7, lr}
 80090e4:	b084      	sub	sp, #16
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
 80090ea:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	121b      	asrs	r3, r3, #8
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 80090fa:	f107 0308 	add.w	r3, r7, #8
 80090fe:	2202      	movs	r2, #2
 8009100:	2140      	movs	r1, #64	@ 0x40
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f005 fa1b 	bl	800e53e <inv_icm20948_write_mems>
 8009108:	60f8      	str	r0, [r7, #12]

    return result;
 800910a:	68fb      	ldr	r3, [r7, #12]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	121b      	asrs	r3, r3, #8
 8009122:	b2da      	uxtb	r2, r3
 8009124:	4b08      	ldr	r3, [pc, #32]	@ (8009148 <dmp_icm20948_set_data_output_control2+0x34>)
 8009126:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	b2da      	uxtb	r2, r3
 800912c:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <dmp_icm20948_set_data_output_control2+0x34>)
 800912e:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 8009130:	4b05      	ldr	r3, [pc, #20]	@ (8009148 <dmp_icm20948_set_data_output_control2+0x34>)
 8009132:	2202      	movs	r2, #2
 8009134:	2142      	movs	r1, #66	@ 0x42
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f005 fa01 	bl	800e53e <inv_icm20948_write_mems>
 800913c:	60f8      	str	r0, [r7, #12]

    return result;
 800913e:	68fb      	ldr	r3, [r7, #12]
}
 8009140:	4618      	mov	r0, r3
 8009142:	3710      	adds	r7, #16
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}
 8009148:	200010c4 	.word	0x200010c4

0800914c <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b084      	sub	sp, #16
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 8009154:	2300      	movs	r3, #0
 8009156:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 8009158:	f107 0308 	add.w	r3, r7, #8
 800915c:	2202      	movs	r2, #2
 800915e:	2140      	movs	r1, #64	@ 0x40
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f005 f9ec 	bl	800e53e <inv_icm20948_write_mems>
 8009166:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 8009168:	f107 0308 	add.w	r3, r7, #8
 800916c:	2202      	movs	r2, #2
 800916e:	2142      	movs	r1, #66	@ 0x42
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f005 f9e4 	bl	800e53e <inv_icm20948_write_mems>
 8009176:	4602      	mov	r2, r0
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4413      	add	r3, r2
 800917c:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800917e:	f107 0308 	add.w	r3, r7, #8
 8009182:	2202      	movs	r2, #2
 8009184:	214c      	movs	r1, #76	@ 0x4c
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f005 f9d9 	bl	800e53e <inv_icm20948_write_mems>
 800918c:	4602      	mov	r2, r0
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	4413      	add	r3, r2
 8009192:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 8009194:	f107 0308 	add.w	r3, r7, #8
 8009198:	2202      	movs	r2, #2
 800919a:	214e      	movs	r1, #78	@ 0x4e
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f005 f9ce 	bl	800e53e <inv_icm20948_write_mems>
 80091a2:	4602      	mov	r2, r0
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	4413      	add	r3, r2
 80091a8:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 80091aa:	f107 0308 	add.w	r3, r7, #8
 80091ae:	2202      	movs	r2, #2
 80091b0:	218a      	movs	r1, #138	@ 0x8a
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f005 f9c3 	bl	800e53e <inv_icm20948_write_mems>
 80091b8:	4602      	mov	r2, r0
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	4413      	add	r3, r2
 80091be:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d001      	beq.n	80091ca <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	e000      	b.n	80091cc <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3710      	adds	r7, #16
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 80091de:	2300      	movs	r3, #0
 80091e0:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	b21b      	sxth	r3, r3
 80091e6:	f107 0208 	add.w	r2, r7, #8
 80091ea:	4611      	mov	r1, r2
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff feff 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2202      	movs	r2, #2
 80091f6:	214c      	movs	r1, #76	@ 0x4c
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f005 f9a0 	bl	800e53e <inv_icm20948_write_mems>
 80091fe:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d001      	beq.n	800920a <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	e000      	b.n	800920c <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3710      	adds	r7, #16
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	460b      	mov	r3, r1
 800921e:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 8009220:	2300      	movs	r3, #0
 8009222:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 8009224:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009228:	f107 0208 	add.w	r2, r7, #8
 800922c:	4611      	mov	r1, r2
 800922e:	4618      	mov	r0, r3
 8009230:	f7ff fede 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 8009234:	4603      	mov	r3, r0
 8009236:	2202      	movs	r2, #2
 8009238:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f005 f97e 	bl	800e53e <inv_icm20948_write_mems>
 8009242:	60f8      	str	r0, [r7, #12]

	if (result)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d001      	beq.n	800924e <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	e000      	b.n	8009250 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	3710      	adds	r7, #16
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	460b      	mov	r3, r1
 8009262:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 8009264:	2300      	movs	r3, #0
 8009266:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 8009268:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800926c:	f107 0208 	add.w	r2, r7, #8
 8009270:	4611      	mov	r1, r2
 8009272:	4618      	mov	r0, r3
 8009274:	f7ff febc 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 8009278:	4603      	mov	r3, r0
 800927a:	2202      	movs	r2, #2
 800927c:	218a      	movs	r1, #138	@ 0x8a
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f005 f95d 	bl	800e53e <inv_icm20948_write_mems>
 8009284:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d001      	beq.n	8009290 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	e000      	b.n	8009292 <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b084      	sub	sp, #16
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
 80092a2:	460b      	mov	r3, r1
 80092a4:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 80092a6:	887b      	ldrh	r3, [r7, #2]
 80092a8:	0a1b      	lsrs	r3, r3, #8
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 80092b0:	887b      	ldrh	r3, [r7, #2]
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 80092b6:	f107 0308 	add.w	r3, r7, #8
 80092ba:	2202      	movs	r2, #2
 80092bc:	214e      	movs	r1, #78	@ 0x4e
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f005 f93d 	bl	800e53e <inv_icm20948_write_mems>
 80092c4:	60f8      	str	r0, [r7, #12]

    return result;
 80092c6:	68fb      	ldr	r3, [r7, #12]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 80092d0:	b590      	push	{r4, r7, lr}
 80092d2:	b089      	sub	sp, #36	@ 0x24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	4613      	mov	r3, r2
 80092dc:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 80092de:	2300      	movs	r3, #0
 80092e0:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 80092e2:	2300      	movs	r3, #0
 80092e4:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	2b0c      	cmp	r3, #12
 80092ea:	d83e      	bhi.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
 80092ec:	a201      	add	r2, pc, #4	@ (adr r2, 80092f4 <dmp_icm20948_set_sensor_rate+0x24>)
 80092ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f2:	bf00      	nop
 80092f4:	08009329 	.word	0x08009329
 80092f8:	0800932f 	.word	0x0800932f
 80092fc:	0800936b 	.word	0x0800936b
 8009300:	08009335 	.word	0x08009335
 8009304:	0800933b 	.word	0x0800933b
 8009308:	08009341 	.word	0x08009341
 800930c:	08009347 	.word	0x08009347
 8009310:	0800934d 	.word	0x0800934d
 8009314:	08009353 	.word	0x08009353
 8009318:	08009359 	.word	0x08009359
 800931c:	0800935f 	.word	0x0800935f
 8009320:	08009365 	.word	0x08009365
 8009324:	0800936b 	.word	0x0800936b
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 8009328:	23be      	movs	r3, #190	@ 0xbe
 800932a:	61fb      	str	r3, [r7, #28]
			break;
 800932c:	e01d      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 800932e:	23ba      	movs	r3, #186	@ 0xba
 8009330:	61fb      	str	r3, [r7, #28]
			break;
 8009332:	e01a      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 8009334:	23b6      	movs	r3, #182	@ 0xb6
 8009336:	61fb      	str	r3, [r7, #28]
			break;
 8009338:	e017      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 800933a:	23b2      	movs	r3, #178	@ 0xb2
 800933c:	61fb      	str	r3, [r7, #28]
			break;
 800933e:	e014      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 8009340:	23ac      	movs	r3, #172	@ 0xac
 8009342:	61fb      	str	r3, [r7, #28]
			break;
 8009344:	e011      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 8009346:	23a8      	movs	r3, #168	@ 0xa8
 8009348:	61fb      	str	r3, [r7, #28]
			break;
 800934a:	e00e      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 800934c:	23a0      	movs	r3, #160	@ 0xa0
 800934e:	61fb      	str	r3, [r7, #28]
			break;
 8009350:	e00b      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 8009352:	23a4      	movs	r3, #164	@ 0xa4
 8009354:	61fb      	str	r3, [r7, #28]
			break;
 8009356:	e008      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 8009358:	23bc      	movs	r3, #188	@ 0xbc
 800935a:	61fb      	str	r3, [r7, #28]
			break;
 800935c:	e005      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 800935e:	23b8      	movs	r3, #184	@ 0xb8
 8009360:	61fb      	str	r3, [r7, #28]
			break;
 8009362:	e002      	b.n	800936a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 8009364:	23b4      	movs	r3, #180	@ 0xb4
 8009366:	61fb      	str	r3, [r7, #28]
			break;
 8009368:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	b29c      	uxth	r4, r3
 800936e:	f107 0214 	add.w	r2, r7, #20
 8009372:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009376:	4611      	mov	r1, r2
 8009378:	4618      	mov	r0, r3
 800937a:	f7ff fe39 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 800937e:	4603      	mov	r3, r0
 8009380:	2202      	movs	r2, #2
 8009382:	4621      	mov	r1, r4
 8009384:	68f8      	ldr	r0, [r7, #12]
 8009386:	f005 f8da 	bl	800e53e <inv_icm20948_write_mems>
 800938a:	61b8      	str	r0, [r7, #24]

	if (result)
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	e000      	b.n	8009398 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 8009396:	2300      	movs	r3, #0
}
 8009398:	4618      	mov	r0, r3
 800939a:	3724      	adds	r7, #36	@ 0x24
 800939c:	46bd      	mov	sp, r7
 800939e:	bd90      	pop	{r4, r7, pc}

080093a0 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b088      	sub	sp, #32
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 80093ae:	2300      	movs	r3, #0
 80093b0:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 80093b2:	2300      	movs	r3, #0
 80093b4:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 80093b6:	f107 0318 	add.w	r3, r7, #24
 80093ba:	2204      	movs	r2, #4
 80093bc:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 80093c0:	68f8      	ldr	r0, [r7, #12]
 80093c2:	f005 f8bc 	bl	800e53e <inv_icm20948_write_mems>
 80093c6:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	f107 0218 	add.w	r2, r7, #24
 80093ce:	4611      	mov	r1, r2
 80093d0:	4618      	mov	r0, r3
 80093d2:	f7ff fe26 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80093d6:	4603      	mov	r3, r0
 80093d8:	2204      	movs	r2, #4
 80093da:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f005 f8ad 	bl	800e53e <inv_icm20948_write_mems>
 80093e4:	4602      	mov	r2, r0
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	4413      	add	r3, r2
 80093ea:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 80093ec:	f107 0214 	add.w	r2, r7, #20
 80093f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80093f4:	4611      	mov	r1, r2
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff fdfa 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2202      	movs	r2, #2
 8009400:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f005 f89a 	bl	800e53e <inv_icm20948_write_mems>
 800940a:	4602      	mov	r2, r0
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	4413      	add	r3, r2
 8009410:	61fb      	str	r3, [r7, #28]

	if (result)
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d001      	beq.n	800941c <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	e000      	b.n	800941e <dmp_icm20948_set_batchmode_params+0x7e>

	return 0;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3720      	adds	r7, #32
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b084      	sub	sp, #16
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
 800942e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009430:	2300      	movs	r3, #0
 8009432:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f107 0208 	add.w	r2, r7, #8
 800943c:	4611      	mov	r1, r2
 800943e:	4618      	mov	r0, r3
 8009440:	f7ff fdef 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009444:	4603      	mov	r3, r0
 8009446:	2204      	movs	r2, #4
 8009448:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f005 f876 	bl	800e53e <inv_icm20948_write_mems>
 8009452:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	3304      	adds	r3, #4
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f107 0208 	add.w	r2, r7, #8
 800945e:	4611      	mov	r1, r2
 8009460:	4618      	mov	r0, r3
 8009462:	f7ff fdde 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009466:	4603      	mov	r3, r0
 8009468:	2204      	movs	r2, #4
 800946a:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f005 f865 	bl	800e53e <inv_icm20948_write_mems>
 8009474:	4602      	mov	r2, r0
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	4413      	add	r3, r2
 800947a:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	3308      	adds	r3, #8
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f107 0208 	add.w	r2, r7, #8
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff fdca 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 800948e:	4603      	mov	r3, r0
 8009490:	2204      	movs	r2, #4
 8009492:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f005 f851 	bl	800e53e <inv_icm20948_write_mems>
 800949c:	4602      	mov	r2, r0
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	4413      	add	r3, r2
 80094a2:	60fb      	str	r3, [r7, #12]
	
	if (result)
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d001      	beq.n	80094ae <dmp_icm20948_set_bias_acc+0x88>
		return result;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	e000      	b.n	80094b0 <dmp_icm20948_set_bias_acc+0x8a>

	return 0; 
 80094ae:	2300      	movs	r3, #0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80094c2:	2300      	movs	r3, #0
 80094c4:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f107 0208 	add.w	r2, r7, #8
 80094ce:	4611      	mov	r1, r2
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7ff fda6 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80094d6:	4603      	mov	r3, r0
 80094d8:	2204      	movs	r2, #4
 80094da:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f005 f82d 	bl	800e53e <inv_icm20948_write_mems>
 80094e4:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	3304      	adds	r3, #4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f107 0208 	add.w	r2, r7, #8
 80094f0:	4611      	mov	r1, r2
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7ff fd95 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2204      	movs	r2, #4
 80094fc:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f005 f81c 	bl	800e53e <inv_icm20948_write_mems>
 8009506:	4602      	mov	r2, r0
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	4413      	add	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	3308      	adds	r3, #8
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f107 0208 	add.w	r2, r7, #8
 8009518:	4611      	mov	r1, r2
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff fd81 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009520:	4603      	mov	r3, r0
 8009522:	2204      	movs	r2, #4
 8009524:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f005 f808 	bl	800e53e <inv_icm20948_write_mems>
 800952e:	4602      	mov	r2, r0
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	4413      	add	r3, r2
 8009534:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d001      	beq.n	8009540 <dmp_icm20948_set_bias_gyr+0x88>
		return result;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	e000      	b.n	8009542 <dmp_icm20948_set_bias_gyr+0x8a>

	return 0; 
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	3710      	adds	r7, #16
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b084      	sub	sp, #16
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
 8009552:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009554:	2300      	movs	r3, #0
 8009556:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f107 0208 	add.w	r2, r7, #8
 8009560:	4611      	mov	r1, r2
 8009562:	4618      	mov	r0, r3
 8009564:	f7ff fd5d 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009568:	4603      	mov	r3, r0
 800956a:	2204      	movs	r2, #4
 800956c:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f004 ffe4 	bl	800e53e <inv_icm20948_write_mems>
 8009576:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	3304      	adds	r3, #4
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f107 0208 	add.w	r2, r7, #8
 8009582:	4611      	mov	r1, r2
 8009584:	4618      	mov	r0, r3
 8009586:	f7ff fd4c 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 800958a:	4603      	mov	r3, r0
 800958c:	2204      	movs	r2, #4
 800958e:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f004 ffd3 	bl	800e53e <inv_icm20948_write_mems>
 8009598:	4602      	mov	r2, r0
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	4413      	add	r3, r2
 800959e:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	3308      	adds	r3, #8
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f107 0208 	add.w	r2, r7, #8
 80095aa:	4611      	mov	r1, r2
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7ff fd38 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2204      	movs	r2, #4
 80095b6:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f004 ffbf 	bl	800e53e <inv_icm20948_write_mems>
 80095c0:	4602      	mov	r2, r0
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	4413      	add	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]
	
	if (result)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d001      	beq.n	80095d2 <dmp_icm20948_set_bias_cmp+0x88>
		return result;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	e000      	b.n	80095d4 <dmp_icm20948_set_bias_cmp+0x8a>

	return 0; 
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 80095dc:	b590      	push	{r4, r7, lr}
 80095de:	b085      	sub	sp, #20
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80095e6:	2300      	movs	r3, #0
 80095e8:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 80095ea:	f107 0308 	add.w	r3, r7, #8
 80095ee:	2204      	movs	r2, #4
 80095f0:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f004 febe 	bl	800e376 <inv_icm20948_read_mems>
 80095fa:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 80095fc:	f107 0308 	add.w	r3, r7, #8
 8009600:	4618      	mov	r0, r3
 8009602:	f7ff fd30 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 8009606:	4602      	mov	r2, r0
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800960c:	f107 0308 	add.w	r3, r7, #8
 8009610:	2204      	movs	r2, #4
 8009612:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f004 fead 	bl	800e376 <inv_icm20948_read_mems>
 800961c:	4602      	mov	r2, r0
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	4413      	add	r3, r2
 8009622:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	1d1c      	adds	r4, r3, #4
 8009628:	f107 0308 	add.w	r3, r7, #8
 800962c:	4618      	mov	r0, r3
 800962e:	f7ff fd1a 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 8009632:	4603      	mov	r3, r0
 8009634:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 8009636:	f107 0308 	add.w	r3, r7, #8
 800963a:	2204      	movs	r2, #4
 800963c:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f004 fe98 	bl	800e376 <inv_icm20948_read_mems>
 8009646:	4602      	mov	r2, r0
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4413      	add	r3, r2
 800964c:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	f103 0408 	add.w	r4, r3, #8
 8009654:	f107 0308 	add.w	r3, r7, #8
 8009658:	4618      	mov	r0, r3
 800965a:	f7ff fd04 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 800965e:	4603      	mov	r3, r0
 8009660:	6023      	str	r3, [r4, #0]

	if (result)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d001      	beq.n	800966c <dmp_icm20948_get_bias_acc+0x90>
		return result;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	e000      	b.n	800966e <dmp_icm20948_get_bias_acc+0x92>

	return 0; 
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3714      	adds	r7, #20
 8009672:	46bd      	mov	sp, r7
 8009674:	bd90      	pop	{r4, r7, pc}

08009676 <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 8009676:	b590      	push	{r4, r7, lr}
 8009678:	b085      	sub	sp, #20
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
 800967e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009680:	2300      	movs	r3, #0
 8009682:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 8009684:	f107 0308 	add.w	r3, r7, #8
 8009688:	2204      	movs	r2, #4
 800968a:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f004 fe71 	bl	800e376 <inv_icm20948_read_mems>
 8009694:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8009696:	f107 0308 	add.w	r3, r7, #8
 800969a:	4618      	mov	r0, r3
 800969c:	f7ff fce3 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 80096a0:	4602      	mov	r2, r0
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 80096a6:	f107 0308 	add.w	r3, r7, #8
 80096aa:	2204      	movs	r2, #4
 80096ac:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f004 fe60 	bl	800e376 <inv_icm20948_read_mems>
 80096b6:	4602      	mov	r2, r0
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	4413      	add	r3, r2
 80096bc:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	1d1c      	adds	r4, r3, #4
 80096c2:	f107 0308 	add.w	r3, r7, #8
 80096c6:	4618      	mov	r0, r3
 80096c8:	f7ff fccd 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 80096cc:	4603      	mov	r3, r0
 80096ce:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 80096d0:	f107 0308 	add.w	r3, r7, #8
 80096d4:	2204      	movs	r2, #4
 80096d6:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f004 fe4b 	bl	800e376 <inv_icm20948_read_mems>
 80096e0:	4602      	mov	r2, r0
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	4413      	add	r3, r2
 80096e6:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	f103 0408 	add.w	r4, r3, #8
 80096ee:	f107 0308 	add.w	r3, r7, #8
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7ff fcb7 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 80096f8:	4603      	mov	r3, r0
 80096fa:	6023      	str	r3, [r4, #0]
	
	if (result)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d001      	beq.n	8009706 <dmp_icm20948_get_bias_gyr+0x90>
		return result;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	e000      	b.n	8009708 <dmp_icm20948_get_bias_gyr+0x92>

	return 0; 
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	bd90      	pop	{r4, r7, pc}

08009710 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8009710:	b590      	push	{r4, r7, lr}
 8009712:	b085      	sub	sp, #20
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800971a:	2300      	movs	r3, #0
 800971c:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800971e:	f107 0308 	add.w	r3, r7, #8
 8009722:	2204      	movs	r2, #4
 8009724:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f004 fe24 	bl	800e376 <inv_icm20948_read_mems>
 800972e:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8009730:	f107 0308 	add.w	r3, r7, #8
 8009734:	4618      	mov	r0, r3
 8009736:	f7ff fc96 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 800973a:	4602      	mov	r2, r0
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 8009740:	f107 0308 	add.w	r3, r7, #8
 8009744:	2204      	movs	r2, #4
 8009746:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f004 fe13 	bl	800e376 <inv_icm20948_read_mems>
 8009750:	4602      	mov	r2, r0
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	4413      	add	r3, r2
 8009756:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	1d1c      	adds	r4, r3, #4
 800975c:	f107 0308 	add.w	r3, r7, #8
 8009760:	4618      	mov	r0, r3
 8009762:	f7ff fc80 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 8009766:	4603      	mov	r3, r0
 8009768:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800976a:	f107 0308 	add.w	r3, r7, #8
 800976e:	2204      	movs	r2, #4
 8009770:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f004 fdfe 	bl	800e376 <inv_icm20948_read_mems>
 800977a:	4602      	mov	r2, r0
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	4413      	add	r3, r2
 8009780:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	f103 0408 	add.w	r4, r3, #8
 8009788:	f107 0308 	add.w	r3, r7, #8
 800978c:	4618      	mov	r0, r3
 800978e:	f7ff fc6a 	bl	8009066 <inv_icm20948_convert_big8_to_int32>
 8009792:	4603      	mov	r3, r0
 8009794:	6023      	str	r3, [r4, #0]

	if (result)
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d001      	beq.n	80097a0 <dmp_icm20948_get_bias_cmp+0x90>
		return result;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	e000      	b.n	80097a2 <dmp_icm20948_get_bias_cmp+0x92>

	return 0; 
 80097a0:	2300      	movs	r3, #0
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3714      	adds	r7, #20
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd90      	pop	{r4, r7, pc}

080097aa <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
 80097b2:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 80097b4:	f107 0308 	add.w	r3, r7, #8
 80097b8:	4619      	mov	r1, r3
 80097ba:	6838      	ldr	r0, [r7, #0]
 80097bc:	f7ff fc31 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2204      	movs	r2, #4
 80097c4:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f004 feb8 	bl	800e53e <inv_icm20948_write_mems>
 80097ce:	60f8      	str	r0, [r7, #12]

    return result;
 80097d0:	68fb      	ldr	r3, [r7, #12]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b084      	sub	sp, #16
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 80097e4:	2300      	movs	r3, #0
 80097e6:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 80097e8:	f107 0308 	add.w	r3, r7, #8
 80097ec:	4619      	mov	r1, r3
 80097ee:	6838      	ldr	r0, [r7, #0]
 80097f0:	f7ff fc17 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2204      	movs	r2, #4
 80097f8:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f004 fe9e 	bl	800e53e <inv_icm20948_write_mems>
 8009802:	60f8      	str	r0, [r7, #12]

	if (result)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d001      	beq.n	800980e <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	e000      	b.n	8009810 <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 8009822:	2300      	movs	r3, #0
 8009824:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f107 0208 	add.w	r2, r7, #8
 800982e:	4611      	mov	r1, r2
 8009830:	4618      	mov	r0, r3
 8009832:	f7ff fbf6 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009836:	4603      	mov	r3, r0
 8009838:	2204      	movs	r2, #4
 800983a:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f004 fe7d 	bl	800e53e <inv_icm20948_write_mems>
 8009844:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	3304      	adds	r3, #4
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f107 0208 	add.w	r2, r7, #8
 8009850:	4611      	mov	r1, r2
 8009852:	4618      	mov	r0, r3
 8009854:	f7ff fbe5 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009858:	4603      	mov	r3, r0
 800985a:	2204      	movs	r2, #4
 800985c:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f004 fe6c 	bl	800e53e <inv_icm20948_write_mems>
 8009866:	4602      	mov	r2, r0
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4313      	orrs	r3, r2
 800986c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	3308      	adds	r3, #8
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	b21b      	sxth	r3, r3
 8009876:	f107 0208 	add.w	r2, r7, #8
 800987a:	4611      	mov	r1, r2
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff fbb7 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 8009882:	4603      	mov	r3, r0
 8009884:	2202      	movs	r2, #2
 8009886:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f004 fe57 	bl	800e53e <inv_icm20948_write_mems>
 8009890:	4602      	mov	r2, r0
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	4313      	orrs	r3, r2
 8009896:	60fb      	str	r3, [r7, #12]

	if (result)
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	e000      	b.n	80098a4 <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 80098b6:	2300      	movs	r3, #0
 80098b8:	60bb      	str	r3, [r7, #8]
	    
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f107 0208 	add.w	r2, r7, #8
 80098c2:	4611      	mov	r1, r2
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7ff fbac 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2204      	movs	r2, #4
 80098ce:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f004 fe33 	bl	800e53e <inv_icm20948_write_mems>
 80098d8:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	3304      	adds	r3, #4
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f107 0208 	add.w	r2, r7, #8
 80098e4:	4611      	mov	r1, r2
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7ff fb9b 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2204      	movs	r2, #4
 80098f0:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f004 fe22 	bl	800e53e <inv_icm20948_write_mems>
 80098fa:	4602      	mov	r2, r0
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4413      	add	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	3308      	adds	r3, #8
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f107 0208 	add.w	r2, r7, #8
 800990c:	4611      	mov	r1, r2
 800990e:	4618      	mov	r0, r3
 8009910:	f7ff fb87 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009914:	4603      	mov	r3, r0
 8009916:	2204      	movs	r2, #4
 8009918:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f004 fe0e 	bl	800e53e <inv_icm20948_write_mems>
 8009922:	4602      	mov	r2, r0
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	4413      	add	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	330c      	adds	r3, #12
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f107 0208 	add.w	r2, r7, #8
 8009934:	4611      	mov	r1, r2
 8009936:	4618      	mov	r0, r3
 8009938:	f7ff fb73 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 800993c:	4603      	mov	r3, r0
 800993e:	2204      	movs	r2, #4
 8009940:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f004 fdfa 	bl	800e53e <inv_icm20948_write_mems>
 800994a:	4602      	mov	r2, r0
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	4413      	add	r3, r2
 8009950:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	3310      	adds	r3, #16
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f107 0208 	add.w	r2, r7, #8
 800995c:	4611      	mov	r1, r2
 800995e:	4618      	mov	r0, r3
 8009960:	f7ff fb5f 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009964:	4603      	mov	r3, r0
 8009966:	2204      	movs	r2, #4
 8009968:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f004 fde6 	bl	800e53e <inv_icm20948_write_mems>
 8009972:	4602      	mov	r2, r0
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	4413      	add	r3, r2
 8009978:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	3314      	adds	r3, #20
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f107 0208 	add.w	r2, r7, #8
 8009984:	4611      	mov	r1, r2
 8009986:	4618      	mov	r0, r3
 8009988:	f7ff fb4b 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 800998c:	4603      	mov	r3, r0
 800998e:	2204      	movs	r2, #4
 8009990:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f004 fdd2 	bl	800e53e <inv_icm20948_write_mems>
 800999a:	4602      	mov	r2, r0
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4413      	add	r3, r2
 80099a0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	3318      	adds	r3, #24
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f107 0208 	add.w	r2, r7, #8
 80099ac:	4611      	mov	r1, r2
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7ff fb37 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80099b4:	4603      	mov	r3, r0
 80099b6:	2204      	movs	r2, #4
 80099b8:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f004 fdbe 	bl	800e53e <inv_icm20948_write_mems>
 80099c2:	4602      	mov	r2, r0
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	4413      	add	r3, r2
 80099c8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	331c      	adds	r3, #28
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f107 0208 	add.w	r2, r7, #8
 80099d4:	4611      	mov	r1, r2
 80099d6:	4618      	mov	r0, r3
 80099d8:	f7ff fb23 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 80099dc:	4603      	mov	r3, r0
 80099de:	2204      	movs	r2, #4
 80099e0:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f004 fdaa 	bl	800e53e <inv_icm20948_write_mems>
 80099ea:	4602      	mov	r2, r0
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	4413      	add	r3, r2
 80099f0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	3320      	adds	r3, #32
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f107 0208 	add.w	r2, r7, #8
 80099fc:	4611      	mov	r1, r2
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7ff fb0f 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2204      	movs	r2, #4
 8009a08:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f004 fd96 	bl	800e53e <inv_icm20948_write_mems>
 8009a12:	4602      	mov	r2, r0
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	4413      	add	r3, r2
 8009a18:	60fb      	str	r3, [r7, #12]

	if (result)
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d001      	beq.n	8009a24 <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	e000      	b.n	8009a26 <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3710      	adds	r7, #16
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b084      	sub	sp, #16
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
 8009a36:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 8009a38:	2300      	movs	r3, #0
 8009a3a:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 8009a3c:	f107 0308 	add.w	r3, r7, #8
 8009a40:	2204      	movs	r2, #4
 8009a42:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f004 fc95 	bl	800e376 <inv_icm20948_read_mems>
 8009a4c:	60f8      	str	r0, [r7, #12]
    if (result) 
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d001      	beq.n	8009a58 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	e00d      	b.n	8009a74 <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 8009a58:	7a3b      	ldrb	r3, [r7, #8]
 8009a5a:	021b      	lsls	r3, r3, #8
 8009a5c:	7a7a      	ldrb	r2, [r7, #9]
 8009a5e:	4413      	add	r3, r2
 8009a60:	021b      	lsls	r3, r3, #8
 8009a62:	7aba      	ldrb	r2, [r7, #10]
 8009a64:	4413      	add	r3, r2
 8009a66:	021b      	lsls	r3, r3, #8
 8009a68:	7afa      	ldrb	r2, [r7, #11]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	601a      	str	r2, [r3, #0]
    
    return 0;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b086      	sub	sp, #24
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	460b      	mov	r3, r1
 8009a86:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 8009a88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009a8c:	3b02      	subs	r3, #2
 8009a8e:	2b1e      	cmp	r3, #30
 8009a90:	d854      	bhi.n	8009b3c <dmp_icm20948_set_accel_fsr+0xc0>
 8009a92:	a201      	add	r2, pc, #4	@ (adr r2, 8009a98 <dmp_icm20948_set_accel_fsr+0x1c>)
 8009a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a98:	08009b15 	.word	0x08009b15
 8009a9c:	08009b3d 	.word	0x08009b3d
 8009aa0:	08009b1d 	.word	0x08009b1d
 8009aa4:	08009b3d 	.word	0x08009b3d
 8009aa8:	08009b3d 	.word	0x08009b3d
 8009aac:	08009b3d 	.word	0x08009b3d
 8009ab0:	08009b25 	.word	0x08009b25
 8009ab4:	08009b3d 	.word	0x08009b3d
 8009ab8:	08009b3d 	.word	0x08009b3d
 8009abc:	08009b3d 	.word	0x08009b3d
 8009ac0:	08009b3d 	.word	0x08009b3d
 8009ac4:	08009b3d 	.word	0x08009b3d
 8009ac8:	08009b3d 	.word	0x08009b3d
 8009acc:	08009b3d 	.word	0x08009b3d
 8009ad0:	08009b2d 	.word	0x08009b2d
 8009ad4:	08009b3d 	.word	0x08009b3d
 8009ad8:	08009b3d 	.word	0x08009b3d
 8009adc:	08009b3d 	.word	0x08009b3d
 8009ae0:	08009b3d 	.word	0x08009b3d
 8009ae4:	08009b3d 	.word	0x08009b3d
 8009ae8:	08009b3d 	.word	0x08009b3d
 8009aec:	08009b3d 	.word	0x08009b3d
 8009af0:	08009b3d 	.word	0x08009b3d
 8009af4:	08009b3d 	.word	0x08009b3d
 8009af8:	08009b3d 	.word	0x08009b3d
 8009afc:	08009b3d 	.word	0x08009b3d
 8009b00:	08009b3d 	.word	0x08009b3d
 8009b04:	08009b3d 	.word	0x08009b3d
 8009b08:	08009b3d 	.word	0x08009b3d
 8009b0c:	08009b3d 	.word	0x08009b3d
 8009b10:	08009b35 	.word	0x08009b35
    case 2:
        scale =  33554432L;  // 2^25
 8009b14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b18:	617b      	str	r3, [r7, #20]
        break;
 8009b1a:	e012      	b.n	8009b42 <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 8009b1c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009b20:	617b      	str	r3, [r7, #20]
        break;
 8009b22:	e00e      	b.n	8009b42 <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 8009b24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009b28:	617b      	str	r3, [r7, #20]
        break;
 8009b2a:	e00a      	b.n	8009b42 <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 8009b2c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009b30:	617b      	str	r3, [r7, #20]
        break;
 8009b32:	e006      	b.n	8009b42 <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 8009b34:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009b38:	617b      	str	r3, [r7, #20]
        break;
 8009b3a:	e002      	b.n	8009b42 <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 8009b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009b40:	e013      	b.n	8009b6a <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8009b42:	f107 030c 	add.w	r3, r7, #12
 8009b46:	4619      	mov	r1, r3
 8009b48:	6978      	ldr	r0, [r7, #20]
 8009b4a:	f7ff fa6a 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2204      	movs	r2, #4
 8009b52:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f004 fcf1 	bl	800e53e <inv_icm20948_write_mems>
 8009b5c:	6138      	str	r0, [r7, #16]

    if (result) {
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	e000      	b.n	8009b6a <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 8009b68:	2300      	movs	r3, #0
    }
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop

08009b74 <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b086      	sub	sp, #24
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 8009b80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009b84:	3b02      	subs	r3, #2
 8009b86:	2b1e      	cmp	r3, #30
 8009b88:	d854      	bhi.n	8009c34 <dmp_icm20948_set_accel_scale2+0xc0>
 8009b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b90 <dmp_icm20948_set_accel_scale2+0x1c>)
 8009b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b90:	08009c0d 	.word	0x08009c0d
 8009b94:	08009c35 	.word	0x08009c35
 8009b98:	08009c15 	.word	0x08009c15
 8009b9c:	08009c35 	.word	0x08009c35
 8009ba0:	08009c35 	.word	0x08009c35
 8009ba4:	08009c35 	.word	0x08009c35
 8009ba8:	08009c1d 	.word	0x08009c1d
 8009bac:	08009c35 	.word	0x08009c35
 8009bb0:	08009c35 	.word	0x08009c35
 8009bb4:	08009c35 	.word	0x08009c35
 8009bb8:	08009c35 	.word	0x08009c35
 8009bbc:	08009c35 	.word	0x08009c35
 8009bc0:	08009c35 	.word	0x08009c35
 8009bc4:	08009c35 	.word	0x08009c35
 8009bc8:	08009c25 	.word	0x08009c25
 8009bcc:	08009c35 	.word	0x08009c35
 8009bd0:	08009c35 	.word	0x08009c35
 8009bd4:	08009c35 	.word	0x08009c35
 8009bd8:	08009c35 	.word	0x08009c35
 8009bdc:	08009c35 	.word	0x08009c35
 8009be0:	08009c35 	.word	0x08009c35
 8009be4:	08009c35 	.word	0x08009c35
 8009be8:	08009c35 	.word	0x08009c35
 8009bec:	08009c35 	.word	0x08009c35
 8009bf0:	08009c35 	.word	0x08009c35
 8009bf4:	08009c35 	.word	0x08009c35
 8009bf8:	08009c35 	.word	0x08009c35
 8009bfc:	08009c35 	.word	0x08009c35
 8009c00:	08009c35 	.word	0x08009c35
 8009c04:	08009c35 	.word	0x08009c35
 8009c08:	08009c2d 	.word	0x08009c2d
    case 2:
        scale = 524288L;  // 2^19
 8009c0c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009c10:	617b      	str	r3, [r7, #20]
        break;
 8009c12:	e012      	b.n	8009c3a <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 8009c14:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009c18:	617b      	str	r3, [r7, #20]
        break;
 8009c1a:	e00e      	b.n	8009c3a <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 8009c1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009c20:	617b      	str	r3, [r7, #20]
        break;
 8009c22:	e00a      	b.n	8009c3a <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 8009c24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009c28:	617b      	str	r3, [r7, #20]
        break;
 8009c2a:	e006      	b.n	8009c3a <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 8009c2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c30:	617b      	str	r3, [r7, #20]
        break;
 8009c32:	e002      	b.n	8009c3a <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 8009c34:	f04f 33ff 	mov.w	r3, #4294967295
 8009c38:	e013      	b.n	8009c62 <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8009c3a:	f107 030c 	add.w	r3, r7, #12
 8009c3e:	4619      	mov	r1, r3
 8009c40:	6978      	ldr	r0, [r7, #20]
 8009c42:	f7ff f9ee 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2204      	movs	r2, #4
 8009c4a:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f004 fc75 	bl	800e53e <inv_icm20948_write_mems>
 8009c54:	6138      	str	r0, [r7, #16]

    if (result) {
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d001      	beq.n	8009c60 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	e000      	b.n	8009c62 <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 8009c60:	2300      	movs	r3, #0
    }
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop

08009c6c <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	460b      	mov	r3, r1
 8009c76:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8009c78:	2300      	movs	r3, #0
 8009c7a:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 8009c7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c80:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009c84:	d01d      	beq.n	8009cc2 <dmp_icm20948_set_bac_rate+0x56>
 8009c86:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009c8a:	dc1d      	bgt.n	8009cc8 <dmp_icm20948_set_bac_rate+0x5c>
 8009c8c:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009c90:	d014      	beq.n	8009cbc <dmp_icm20948_set_bac_rate+0x50>
 8009c92:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009c96:	dc17      	bgt.n	8009cc8 <dmp_icm20948_set_bac_rate+0x5c>
 8009c98:	2be1      	cmp	r3, #225	@ 0xe1
 8009c9a:	d00c      	beq.n	8009cb6 <dmp_icm20948_set_bac_rate+0x4a>
 8009c9c:	2be1      	cmp	r3, #225	@ 0xe1
 8009c9e:	dc13      	bgt.n	8009cc8 <dmp_icm20948_set_bac_rate+0x5c>
 8009ca0:	2b38      	cmp	r3, #56	@ 0x38
 8009ca2:	d002      	beq.n	8009caa <dmp_icm20948_set_bac_rate+0x3e>
 8009ca4:	2b70      	cmp	r3, #112	@ 0x70
 8009ca6:	d003      	beq.n	8009cb0 <dmp_icm20948_set_bac_rate+0x44>
 8009ca8:	e00e      	b.n	8009cc8 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8009caa:	2300      	movs	r3, #0
 8009cac:	82fb      	strh	r3, [r7, #22]
        break;
 8009cae:	e00e      	b.n	8009cce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	82fb      	strh	r3, [r7, #22]
        break;
 8009cb4:	e00b      	b.n	8009cce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8009cb6:	2303      	movs	r3, #3
 8009cb8:	82fb      	strh	r3, [r7, #22]
        break;
 8009cba:	e008      	b.n	8009cce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8009cbc:	2307      	movs	r3, #7
 8009cbe:	82fb      	strh	r3, [r7, #22]
        break;
 8009cc0:	e005      	b.n	8009cce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8009cc2:	230f      	movs	r3, #15
 8009cc4:	82fb      	strh	r3, [r7, #22]
        break;
 8009cc6:	e002      	b.n	8009cce <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 8009cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ccc:	e015      	b.n	8009cfa <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009cce:	f107 020c 	add.w	r2, r7, #12
 8009cd2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7ff f989 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	f240 310a 	movw	r1, #778	@ 0x30a
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f004 fc29 	bl	800e53e <inv_icm20948_write_mems>
 8009cec:	6138      	str	r0, [r7, #16]
    if (result) {
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d001      	beq.n	8009cf8 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	e000      	b.n	8009cfa <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 8009cf8:	2300      	movs	r3, #0
    }
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3718      	adds	r7, #24
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b086      	sub	sp, #24
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 8009d12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009d16:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009d1a:	d01d      	beq.n	8009d58 <dmp_icm20948_set_b2s_rate+0x56>
 8009d1c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009d20:	dc1d      	bgt.n	8009d5e <dmp_icm20948_set_b2s_rate+0x5c>
 8009d22:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009d26:	d014      	beq.n	8009d52 <dmp_icm20948_set_b2s_rate+0x50>
 8009d28:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009d2c:	dc17      	bgt.n	8009d5e <dmp_icm20948_set_b2s_rate+0x5c>
 8009d2e:	2be1      	cmp	r3, #225	@ 0xe1
 8009d30:	d00c      	beq.n	8009d4c <dmp_icm20948_set_b2s_rate+0x4a>
 8009d32:	2be1      	cmp	r3, #225	@ 0xe1
 8009d34:	dc13      	bgt.n	8009d5e <dmp_icm20948_set_b2s_rate+0x5c>
 8009d36:	2b38      	cmp	r3, #56	@ 0x38
 8009d38:	d002      	beq.n	8009d40 <dmp_icm20948_set_b2s_rate+0x3e>
 8009d3a:	2b70      	cmp	r3, #112	@ 0x70
 8009d3c:	d003      	beq.n	8009d46 <dmp_icm20948_set_b2s_rate+0x44>
 8009d3e:	e00e      	b.n	8009d5e <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8009d40:	2300      	movs	r3, #0
 8009d42:	82fb      	strh	r3, [r7, #22]
        break;
 8009d44:	e00e      	b.n	8009d64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8009d46:	2301      	movs	r3, #1
 8009d48:	82fb      	strh	r3, [r7, #22]
        break;
 8009d4a:	e00b      	b.n	8009d64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8009d4c:	2303      	movs	r3, #3
 8009d4e:	82fb      	strh	r3, [r7, #22]
        break;
 8009d50:	e008      	b.n	8009d64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8009d52:	2307      	movs	r3, #7
 8009d54:	82fb      	strh	r3, [r7, #22]
        break;
 8009d56:	e005      	b.n	8009d64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8009d58:	230f      	movs	r3, #15
 8009d5a:	82fb      	strh	r3, [r7, #22]
        break;
 8009d5c:	e002      	b.n	8009d64 <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 8009d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d62:	e015      	b.n	8009d90 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009d64:	f107 020c 	add.w	r2, r7, #12
 8009d68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff f93e 	bl	8008ff0 <inv_icm20948_convert_int16_to_big8>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2202      	movs	r2, #2
 8009d78:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f004 fbde 	bl	800e53e <inv_icm20948_write_mems>
 8009d82:	6138      	str	r0, [r7, #16]
    if (result) {
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d001      	beq.n	8009d8e <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	e000      	b.n	8009d90 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 8009d8e:	2300      	movs	r3, #0
    }
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 8009da2:	2300      	movs	r3, #0
 8009da4:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f107 0208 	add.w	r2, r7, #8
 8009dae:	4611      	mov	r1, r2
 8009db0:	4618      	mov	r0, r3
 8009db2:	f7ff f936 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2204      	movs	r2, #4
 8009dba:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f004 fbbd 	bl	800e53e <inv_icm20948_write_mems>
 8009dc4:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	3304      	adds	r3, #4
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f107 0208 	add.w	r2, r7, #8
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7ff f925 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2204      	movs	r2, #4
 8009ddc:	f640 5104 	movw	r1, #3332	@ 0xd04
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f004 fbac 	bl	800e53e <inv_icm20948_write_mems>
 8009de6:	4602      	mov	r2, r0
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	4413      	add	r3, r2
 8009dec:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	3308      	adds	r3, #8
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f107 0208 	add.w	r2, r7, #8
 8009df8:	4611      	mov	r1, r2
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7ff f911 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2204      	movs	r2, #4
 8009e04:	f640 5108 	movw	r1, #3336	@ 0xd08
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f004 fb98 	bl	800e53e <inv_icm20948_write_mems>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	4413      	add	r3, r2
 8009e14:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	330c      	adds	r3, #12
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f107 0208 	add.w	r2, r7, #8
 8009e20:	4611      	mov	r1, r2
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7ff f8fd 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2204      	movs	r2, #4
 8009e2c:	f640 510c 	movw	r1, #3340	@ 0xd0c
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f004 fb84 	bl	800e53e <inv_icm20948_write_mems>
 8009e36:	4602      	mov	r2, r0
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	4413      	add	r3, r2
 8009e3c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	3310      	adds	r3, #16
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f107 0208 	add.w	r2, r7, #8
 8009e48:	4611      	mov	r1, r2
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7ff f8e9 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009e50:	4603      	mov	r3, r0
 8009e52:	2204      	movs	r2, #4
 8009e54:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f004 fb70 	bl	800e53e <inv_icm20948_write_mems>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	4413      	add	r3, r2
 8009e64:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	3314      	adds	r3, #20
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f107 0208 	add.w	r2, r7, #8
 8009e70:	4611      	mov	r1, r2
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7ff f8d5 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2204      	movs	r2, #4
 8009e7c:	f640 5114 	movw	r1, #3348	@ 0xd14
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f004 fb5c 	bl	800e53e <inv_icm20948_write_mems>
 8009e86:	4602      	mov	r2, r0
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	4413      	add	r3, r2
 8009e8c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	3318      	adds	r3, #24
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f107 0208 	add.w	r2, r7, #8
 8009e98:	4611      	mov	r1, r2
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7ff f8c1 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2204      	movs	r2, #4
 8009ea4:	f640 5118 	movw	r1, #3352	@ 0xd18
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f004 fb48 	bl	800e53e <inv_icm20948_write_mems>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	4413      	add	r3, r2
 8009eb4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	331c      	adds	r3, #28
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f107 0208 	add.w	r2, r7, #8
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7ff f8ad 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2204      	movs	r2, #4
 8009ecc:	f640 511c 	movw	r1, #3356	@ 0xd1c
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f004 fb34 	bl	800e53e <inv_icm20948_write_mems>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4413      	add	r3, r2
 8009edc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	3320      	adds	r3, #32
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f107 0208 	add.w	r2, r7, #8
 8009ee8:	4611      	mov	r1, r2
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7ff f899 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	2204      	movs	r2, #4
 8009ef4:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f004 fb20 	bl	800e53e <inv_icm20948_write_mems>
 8009efe:	4602      	mov	r2, r0
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	4413      	add	r3, r2
 8009f04:	60fb      	str	r3, [r7, #12]

	if (result)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d001      	beq.n	8009f10 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	e000      	b.n	8009f12 <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 8009f24:	2300      	movs	r3, #0
 8009f26:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 8009f28:	f107 0308 	add.w	r3, r7, #8
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	6838      	ldr	r0, [r7, #0]
 8009f30:	f7ff f877 	bl	8009022 <inv_icm20948_convert_int32_to_big8>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2204      	movs	r2, #4
 8009f38:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f004 fafe 	bl	800e53e <inv_icm20948_write_mems>
 8009f42:	60f8      	str	r0, [r7, #12]

    return result;
 8009f44:	68fb      	ldr	r3, [r7, #12]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b08e      	sub	sp, #56	@ 0x38
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	60f8      	str	r0, [r7, #12]
 8009f56:	60b9      	str	r1, [r7, #8]
 8009f58:	4611      	mov	r1, r2
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	80fb      	strh	r3, [r7, #6]
 8009f60:	4613      	mov	r3, r2
 8009f62:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 8009f64:	2300      	movs	r3, #0
 8009f66:	627b      	str	r3, [r7, #36]	@ 0x24

	if(s->base_state.firmware_loaded)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009f6e:	f003 0302 	and.w	r3, r3, #2
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d001      	beq.n	8009f7c <inv_icm20948_firmware_load+0x2e>
		return 0;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	e07f      	b.n	800a07c <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009f80:	88fb      	ldrh	r3, [r7, #6]
 8009f82:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009f84:	88bb      	ldrh	r3, [r7, #4]
 8009f86:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009f88:	e02d      	b.n	8009fe6 <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 8009f8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009f8c:	2b10      	cmp	r3, #16
 8009f8e:	bf28      	it	cs
 8009f90:	2310      	movcs	r3, #16
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 8009f96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009f98:	b2da      	uxtb	r2, r3
 8009f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f9c:	4413      	add	r3, r2
 8009f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fa2:	dd06      	ble.n	8009fb2 <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 8009fa4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009faa:	4413      	add	r3, r2
 8009fac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8009fb0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 8009fb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fb4:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8009fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f004 fac0 	bl	800e53e <inv_icm20948_write_mems>
 8009fbe:	6238      	str	r0, [r7, #32]
        if (result)  
 8009fc0:	6a3b      	ldr	r3, [r7, #32]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <inv_icm20948_firmware_load+0x7c>
            return result;
 8009fc6:	6a3b      	ldr	r3, [r7, #32]
 8009fc8:	e058      	b.n	800a07c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 8009fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fce:	4413      	add	r3, r2
 8009fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 8009fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 8009fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fde:	b29a      	uxth	r2, r3
 8009fe0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009fe2:	4413      	add	r3, r2
 8009fe4:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009fe6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d1ce      	bne.n	8009f8a <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009ff0:	88fb      	ldrh	r3, [r7, #6]
 8009ff2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009ff4:	88bb      	ldrh	r3, [r7, #4]
 8009ff6:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009ff8:	e03c      	b.n	800a074 <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 8009ffa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009ffc:	2b10      	cmp	r3, #16
 8009ffe:	bf28      	it	cs
 800a000:	2310      	movcs	r3, #16
 800a002:	b29b      	uxth	r3, r3
 800a004:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800a006:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a00c:	4413      	add	r3, r2
 800a00e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a012:	dd06      	ble.n	800a022 <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800a014:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a016:	b2da      	uxtb	r2, r3
 800a018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a01a:	4413      	add	r3, r2
 800a01c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a020:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 800a022:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a024:	f107 0310 	add.w	r3, r7, #16
 800a028:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	f004 f9a3 	bl	800e376 <inv_icm20948_read_mems>
 800a030:	6238      	str	r0, [r7, #32]
        if (result)
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d002      	beq.n	800a03e <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 800a038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a03a:	3301      	adds	r3, #1
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
        if (memcmp(data_cmp, data, write_size))
 800a03e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a040:	f107 0310 	add.w	r3, r7, #16
 800a044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a046:	4618      	mov	r0, r3
 800a048:	f009 ffb4 	bl	8013fb4 <memcmp>
 800a04c:	4603      	mov	r3, r0
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d002      	beq.n	800a058 <inv_icm20948_firmware_load+0x10a>
            return -1;
 800a052:	f04f 33ff 	mov.w	r3, #4294967295
 800a056:	e011      	b.n	800a07c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800a058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a05a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a05c:	4413      	add	r3, r2
 800a05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 800a060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a062:	b29b      	uxth	r3, r3
 800a064:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a066:	1ad3      	subs	r3, r2, r3
 800a068:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 800a06a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a06c:	b29a      	uxth	r2, r3
 800a06e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a070:	4413      	add	r3, r2
 800a072:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800a074:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1bf      	bne.n	8009ffa <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3738      	adds	r7, #56	@ 0x38
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	460b      	mov	r3, r1
 800a08e:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 800a090:	2300      	movs	r3, #0
 800a092:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800a094:	f107 030b 	add.w	r3, r7, #11
 800a098:	2201      	movs	r2, #1
 800a09a:	2168      	movs	r1, #104	@ 0x68
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f004 f8b7 	bl	800e210 <inv_icm20948_read_mems_reg>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 800a0aa:	7afb      	ldrb	r3, [r7, #11]
 800a0ac:	f023 031f 	bic.w	r3, r3, #31
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 800a0b4:	7afa      	ldrb	r2, [r7, #11]
 800a0b6:	78fb      	ldrb	r3, [r7, #3]
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800a0be:	f107 030b 	add.w	r3, r7, #11
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	2168      	movs	r1, #104	@ 0x68
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f003 ffcd 	bl	800e066 <inv_icm20948_write_mems_reg>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	60fb      	str	r3, [r7, #12]
    
	return result;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b084      	sub	sp, #16
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d002      	beq.n	800a0f8 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800a0f8:	f107 030b 	add.w	r3, r7, #11
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	2119      	movs	r1, #25
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f004 f885 	bl	800e210 <inv_icm20948_read_mems_reg>
 800a106:	60f8      	str	r0, [r7, #12]
    if(int_read)
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d003      	beq.n	800a116 <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 800a10e:	7afb      	ldrb	r3, [r7, #11]
 800a110:	b21a      	sxth	r2, r3
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800a116:	f107 030b 	add.w	r3, r7, #11
 800a11a:	2201      	movs	r2, #1
 800a11c:	2118      	movs	r1, #24
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f004 f876 	bl	800e210 <inv_icm20948_read_mems_reg>
 800a124:	60f8      	str	r0, [r7, #12]
	if(int_read)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d009      	beq.n	800a140 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a132:	7afb      	ldrb	r3, [r7, #11]
 800a134:	021b      	lsls	r3, r3, #8
 800a136:	b21b      	sxth	r3, r3
 800a138:	4313      	orrs	r3, r2
 800a13a:	b21a      	sxth	r2, r3
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 800a140:	68fb      	ldr	r3, [r7, #12]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3710      	adds	r7, #16
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}

0800a14a <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b084      	sub	sp, #16
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
 800a152:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 800a154:	2300      	movs	r3, #0
 800a156:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d102      	bne.n	800a164 <dmp_get_fifo_length+0x1a>
		return -1;
 800a15e:	f04f 33ff 	mov.w	r3, #4294967295
 800a162:	e01f      	b.n	800a1a4 <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800a164:	f107 0308 	add.w	r3, r7, #8
 800a168:	2202      	movs	r2, #2
 800a16a:	2170      	movs	r1, #112	@ 0x70
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f004 f84f 	bl	800e210 <inv_icm20948_read_mems_reg>
 800a172:	60f8      	str	r0, [r7, #12]
	if (result) 
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d009      	beq.n	800a18e <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f04f 32ff 	mov.w	r2, #4294967295
 800a180:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	2200      	movs	r2, #0
 800a188:	601a      	str	r2, [r3, #0]
		return result;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	e00a      	b.n	800a1a4 <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800a18e:	7a3b      	ldrb	r3, [r7, #8]
 800a190:	021a      	lsls	r2, r3, #8
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	7a7a      	ldrb	r2, [r7, #9]
 800a19c:	441a      	add	r2, r3
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	601a      	str	r2, [r3, #0]

	return result;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b086      	sub	sp, #24
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 800a1b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1b8:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 800a1c2:	e03e      	b.n	800a242 <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	7f1b      	ldrb	r3, [r3, #28]
 800a1c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1cc:	b2da      	uxtb	r2, r3
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	7f1b      	ldrb	r3, [r3, #28]
 800a1d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1da:	b2da      	uxtb	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	7f1b      	ldrb	r3, [r3, #28]
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	2103      	movs	r1, #3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f003 ffb5 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 800a1f6:	211f      	movs	r1, #31
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f7ff ff43 	bl	800a084 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800a1fe:	4602      	mov	r2, r0
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	4313      	orrs	r3, r2
 800a204:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800a206:	211e      	movs	r1, #30
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f7ff ff3b 	bl	800a084 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800a20e:	4602      	mov	r2, r0
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	4313      	orrs	r3, r2
 800a214:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 800a21e:	f107 030c 	add.w	r3, r7, #12
 800a222:	4619      	mov	r1, r3
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7ff ff90 	bl	800a14a <dmp_get_fifo_length>
 800a22a:	4602      	mov	r2, r0
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	4313      	orrs	r3, r2
 800a230:	613b      	str	r3, [r7, #16]
		if (result) 
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d001      	beq.n	800a23c <dmp_reset_fifo+0x90>
			return result;
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	e022      	b.n	800a282 <dmp_reset_fifo+0xd6>
        
		tries++;
 800a23c:	7dfb      	ldrb	r3, [r7, #23]
 800a23e:	3301      	adds	r3, #1
 800a240:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d002      	beq.n	800a24e <dmp_reset_fifo+0xa2>
 800a248:	7dfb      	ldrb	r3, [r7, #23]
 800a24a:	2b05      	cmp	r3, #5
 800a24c:	d9ba      	bls.n	800a1c4 <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	7f1b      	ldrb	r3, [r3, #28]
 800a252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a256:	b2da      	uxtb	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	7f1b      	ldrb	r3, [r3, #28]
 800a260:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a264:	b2da      	uxtb	r2, r3
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	7f1b      	ldrb	r3, [r3, #28]
 800a26e:	461a      	mov	r2, r3
 800a270:	2103      	movs	r1, #3
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f003 ff70 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800a278:	4602      	mov	r2, r0
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	613b      	str	r3, [r7, #16]
    
	return result;
 800a280:	693b      	ldr	r3, [r7, #16]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3718      	adds	r7, #24
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b088      	sub	sp, #32
 800a28e:	af00      	add	r7, sp, #0
 800a290:	60f8      	str	r0, [r7, #12]
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 800a296:	2300      	movs	r3, #0
 800a298:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 800a29a:	e021      	b.n	800a2e0 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	1ad3      	subs	r3, r2, r3
 800a2a2:	2b10      	cmp	r3, #16
 800a2a4:	bf28      	it	cs
 800a2a6:	2310      	movcs	r3, #16
 800a2a8:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800a2aa:	8af9      	ldrh	r1, [r7, #22]
 800a2ac:	68ba      	ldr	r2, [r7, #8]
 800a2ae:	69bb      	ldr	r3, [r7, #24]
 800a2b0:	4413      	add	r3, r2
 800a2b2:	460a      	mov	r2, r1
 800a2b4:	2172      	movs	r1, #114	@ 0x72
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f003 ffaa 	bl	800e210 <inv_icm20948_read_mems_reg>
 800a2bc:	61f8      	str	r0, [r7, #28]
        if (result)
 800a2be:	69fb      	ldr	r3, [r7, #28]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d009      	beq.n	800a2d8 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 800a2c4:	68f8      	ldr	r0, [r7, #12]
 800a2c6:	f7ff ff71 	bl	800a1ac <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	e008      	b.n	800a2ea <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800a2d8:	8afb      	ldrh	r3, [r7, #22]
 800a2da:	69ba      	ldr	r2, [r7, #24]
 800a2dc:	4413      	add	r3, r2
 800a2de:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800a2e0:	69ba      	ldr	r2, [r7, #24]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d3d9      	bcc.n	800a29c <dmp_read_fifo+0x12>
    }

	return result;
 800a2e8:	69fb      	ldr	r3, [r7, #28]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3720      	adds	r7, #32
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}

0800a2f2 <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b086      	sub	sp, #24
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	60f8      	str	r0, [r7, #12]
 800a2fa:	60b9      	str	r1, [r7, #8]
 800a2fc:	607a      	str	r2, [r7, #4]
 800a2fe:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d002      	beq.n	800a30c <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2200      	movs	r2, #0
 800a30a:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800a30c:	f107 0310 	add.w	r3, r7, #16
 800a310:	4619      	mov	r1, r3
 800a312:	68f8      	ldr	r0, [r7, #12]
 800a314:	f7ff ff19 	bl	800a14a <dmp_get_fifo_length>
 800a318:	6178      	str	r0, [r7, #20]
	if (result) {
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d005      	beq.n	800a32c <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a328:	2300      	movs	r3, #0
 800a32a:	e029      	b.n	800a380 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d101      	bne.n	800a336 <dmp_get_fifo_all+0x44>
		return 0;
 800a332:	2300      	movs	r3, #0
 800a334:	e024      	b.n	800a380 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	68ba      	ldr	r2, [r7, #8]
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d20f      	bcs.n	800a35e <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7ff ff34 	bl	800a1ac <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f04f 32ff 	mov.w	r2, #4294967295
 800a34a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d002      	beq.n	800a35a <dmp_get_fifo_all+0x68>
			*reset = 1;
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	2201      	movs	r2, #1
 800a358:	601a      	str	r2, [r3, #0]
		return 0;
 800a35a:	2300      	movs	r3, #0
 800a35c:	e010      	b.n	800a380 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	461a      	mov	r2, r3
 800a362:	6879      	ldr	r1, [r7, #4]
 800a364:	68f8      	ldr	r0, [r7, #12]
 800a366:	f7ff ff90 	bl	800a28a <dmp_read_fifo>
 800a36a:	6178      	str	r0, [r7, #20]
	if (result) {
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d005      	beq.n	800a37e <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	697a      	ldr	r2, [r7, #20]
 800a376:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a37a:	2300      	movs	r3, #0
 800a37c:	e000      	b.n	800a380 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800a37e:	693b      	ldr	r3, [r7, #16]
}
 800a380:	4618      	mov	r0, r3
 800a382:	3718      	adds	r7, #24
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800a388:	b480      	push	{r7}
 800a38a:	b087      	sub	sp, #28
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	607a      	str	r2, [r7, #4]
 800a394:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800a396:	2302      	movs	r3, #2
 800a398:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	781b      	ldrb	r3, [r3, #0]
 800a39e:	021b      	lsls	r3, r3, #8
 800a3a0:	b21a      	sxth	r2, r3
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	781b      	ldrb	r3, [r3, #0]
 800a3a8:	b21b      	sxth	r3, r3
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	b21b      	sxth	r3, r3
 800a3ae:	b29a      	uxth	r2, r3
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	881b      	ldrh	r3, [r3, #0]
 800a3b8:	b21b      	sxth	r3, r3
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	da14      	bge.n	800a3e8 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	3306      	adds	r3, #6
 800a3c2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d005      	beq.n	800a3d6 <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	3302      	adds	r3, #2
 800a3ce:	881a      	ldrh	r2, [r3, #0]
 800a3d0:	3201      	adds	r2, #1
 800a3d2:	b292      	uxth	r2, r2
 800a3d4:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d005      	beq.n	800a3e8 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	3354      	adds	r3, #84	@ 0x54
 800a3e0:	881a      	ldrh	r2, [r3, #0]
 800a3e2:	3201      	adds	r2, #1
 800a3e4:	b292      	uxth	r2, r2
 800a3e6:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	881b      	ldrh	r3, [r3, #0]
 800a3ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d020      	beq.n	800a436 <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	3306      	adds	r3, #6
 800a3f8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d005      	beq.n	800a40c <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	3320      	adds	r3, #32
 800a404:	881a      	ldrh	r2, [r3, #0]
 800a406:	3201      	adds	r2, #1
 800a408:	b292      	uxth	r2, r2
 800a40a:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	3306      	adds	r3, #6
 800a410:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d005      	beq.n	800a424 <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	3308      	adds	r3, #8
 800a41c:	881a      	ldrh	r2, [r3, #0]
 800a41e:	3201      	adds	r2, #1
 800a420:	b292      	uxth	r2, r2
 800a422:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d005      	beq.n	800a436 <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	3356      	adds	r3, #86	@ 0x56
 800a42e:	881a      	ldrh	r2, [r3, #0]
 800a430:	3201      	adds	r2, #1
 800a432:	b292      	uxth	r2, r2
 800a434:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00b      	beq.n	800a45a <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	3306      	adds	r3, #6
 800a446:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d005      	beq.n	800a45a <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	331c      	adds	r3, #28
 800a452:	881a      	ldrh	r2, [r3, #0]
 800a454:	3201      	adds	r2, #1
 800a456:	b292      	uxth	r2, r2
 800a458:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	881b      	ldrh	r3, [r3, #0]
 800a45e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00b      	beq.n	800a47e <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	3308      	adds	r3, #8
 800a46a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d005      	beq.n	800a47e <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	330a      	adds	r3, #10
 800a476:	881a      	ldrh	r2, [r3, #0]
 800a478:	3201      	adds	r2, #1
 800a47a:	b292      	uxth	r2, r2
 800a47c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	881b      	ldrh	r3, [r3, #0]
 800a482:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a486:	2b00      	cmp	r3, #0
 800a488:	d00b      	beq.n	800a4a2 <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	330c      	adds	r3, #12
 800a48e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d005      	beq.n	800a4a2 <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	331e      	adds	r3, #30
 800a49a:	881a      	ldrh	r2, [r3, #0]
 800a49c:	3201      	adds	r2, #1
 800a49e:	b292      	uxth	r2, r2
 800a4a0:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	881b      	ldrh	r3, [r3, #0]
 800a4a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00b      	beq.n	800a4c6 <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	330e      	adds	r3, #14
 800a4b2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d005      	beq.n	800a4c6 <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	3316      	adds	r3, #22
 800a4be:	881a      	ldrh	r2, [r3, #0]
 800a4c0:	3201      	adds	r2, #1
 800a4c2:	b292      	uxth	r2, r2
 800a4c4:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	881b      	ldrh	r3, [r3, #0]
 800a4ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d002      	beq.n	800a4d8 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	3306      	adds	r3, #6
 800a4d6:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	881b      	ldrh	r3, [r3, #0]
 800a4dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d00b      	beq.n	800a4fc <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	330e      	adds	r3, #14
 800a4e8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d005      	beq.n	800a4fc <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	3328      	adds	r3, #40	@ 0x28
 800a4f4:	881a      	ldrh	r2, [r3, #0]
 800a4f6:	3201      	adds	r2, #1
 800a4f8:	b292      	uxth	r2, r2
 800a4fa:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	881b      	ldrh	r3, [r3, #0]
 800a500:	f003 0320 	and.w	r3, r3, #32
 800a504:	2b00      	cmp	r3, #0
 800a506:	d00b      	beq.n	800a520 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	330c      	adds	r3, #12
 800a50c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d005      	beq.n	800a520 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	3304      	adds	r3, #4
 800a518:	881a      	ldrh	r2, [r3, #0]
 800a51a:	3201      	adds	r2, #1
 800a51c:	b292      	uxth	r2, r2
 800a51e:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	881b      	ldrh	r3, [r3, #0]
 800a524:	f003 0310 	and.w	r3, r3, #16
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d00b      	beq.n	800a544 <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	3304      	adds	r3, #4
 800a530:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d005      	beq.n	800a544 <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	3324      	adds	r3, #36	@ 0x24
 800a53c:	881a      	ldrh	r2, [r3, #0]
 800a53e:	3201      	adds	r2, #1
 800a540:	b292      	uxth	r2, r2
 800a542:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	881b      	ldrh	r3, [r3, #0]
 800a548:	f003 0308 	and.w	r3, r3, #8
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d011      	beq.n	800a574 <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	3302      	adds	r3, #2
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	021b      	lsls	r3, r3, #8
 800a558:	b21a      	sxth	r2, r3
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	3303      	adds	r3, #3
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	b21b      	sxth	r3, r3
 800a562:	4313      	orrs	r3, r2
 800a564:	b21b      	sxth	r3, r3
 800a566:	b29a      	uxth	r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	3302      	adds	r3, #2
 800a570:	617b      	str	r3, [r7, #20]
 800a572:	e002      	b.n	800a57a <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2200      	movs	r2, #0
 800a578:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	881b      	ldrh	r3, [r3, #0]
 800a57e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a582:	2b00      	cmp	r3, #0
 800a584:	d002      	beq.n	800a58c <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	3302      	adds	r3, #2
 800a58a:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	881b      	ldrh	r3, [r3, #0]
 800a590:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a594:	2b00      	cmp	r3, #0
 800a596:	d002      	beq.n	800a59e <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	3302      	adds	r3, #2
 800a59c:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	881b      	ldrh	r3, [r3, #0]
 800a5a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d002      	beq.n	800a5b0 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	3302      	adds	r3, #2
 800a5ae:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	881b      	ldrh	r3, [r3, #0]
 800a5b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d00b      	beq.n	800a5d4 <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	3302      	adds	r3, #2
 800a5c0:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d005      	beq.n	800a5d4 <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	335c      	adds	r3, #92	@ 0x5c
 800a5cc:	881a      	ldrh	r2, [r3, #0]
 800a5ce:	3201      	adds	r2, #1
 800a5d0:	b292      	uxth	r2, r2
 800a5d2:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	881b      	ldrh	r3, [r3, #0]
 800a5d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00b      	beq.n	800a5f8 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	3306      	adds	r3, #6
 800a5e4:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d005      	beq.n	800a5f8 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	335e      	adds	r3, #94	@ 0x5e
 800a5f0:	881a      	ldrh	r2, [r3, #0]
 800a5f2:	3201      	adds	r2, #1
 800a5f4:	b292      	uxth	r2, r2
 800a5f6:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	3302      	adds	r3, #2
 800a5fc:	617b      	str	r3, [r7, #20]

	return sz;
 800a5fe:	697b      	ldr	r3, [r7, #20]
}
 800a600:	4618      	mov	r0, r3
 800a602:	371c      	adds	r7, #28
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b085      	sub	sp, #20
 800a610:	af00      	add	r7, sp, #0
 800a612:	4603      	mov	r3, r0
 800a614:	460a      	mov	r2, r1
 800a616:	80fb      	strh	r3, [r7, #6]
 800a618:	4613      	mov	r3, r2
 800a61a:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800a61c:	2300      	movs	r3, #0
 800a61e:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800a624:	88fb      	ldrh	r3, [r7, #6]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d102      	bne.n	800a630 <check_fifo_decoded_headers+0x24>
		return -1;
 800a62a:	f04f 33ff 	mov.w	r3, #4294967295
 800a62e:	e063      	b.n	800a6f8 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800a630:	89fb      	ldrh	r3, [r7, #14]
 800a632:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a636:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a63a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800a63c:	89fb      	ldrh	r3, [r7, #14]
 800a63e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a642:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800a644:	89fb      	ldrh	r3, [r7, #14]
 800a646:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a64a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800a64c:	89fb      	ldrh	r3, [r7, #14]
 800a64e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a652:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800a654:	89fb      	ldrh	r3, [r7, #14]
 800a656:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a65a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800a65c:	89fb      	ldrh	r3, [r7, #14]
 800a65e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a662:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800a664:	89fb      	ldrh	r3, [r7, #14]
 800a666:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a66a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800a66c:	89fb      	ldrh	r3, [r7, #14]
 800a66e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a672:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800a674:	89fb      	ldrh	r3, [r7, #14]
 800a676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a67a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800a67c:	89fb      	ldrh	r3, [r7, #14]
 800a67e:	f043 0320 	orr.w	r3, r3, #32
 800a682:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800a684:	89fb      	ldrh	r3, [r7, #14]
 800a686:	f043 0310 	orr.w	r3, r3, #16
 800a68a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800a68c:	89fb      	ldrh	r3, [r7, #14]
 800a68e:	f043 0308 	orr.w	r3, r3, #8
 800a692:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800a694:	88fa      	ldrh	r2, [r7, #6]
 800a696:	89fb      	ldrh	r3, [r7, #14]
 800a698:	43db      	mvns	r3, r3
 800a69a:	4013      	ands	r3, r2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d002      	beq.n	800a6a6 <check_fifo_decoded_headers+0x9a>
		return -1;
 800a6a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a4:	e028      	b.n	800a6f8 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800a6a6:	88fb      	ldrh	r3, [r7, #6]
 800a6a8:	f003 0308 	and.w	r3, r3, #8
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d022      	beq.n	800a6f6 <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800a6b0:	89bb      	ldrh	r3, [r7, #12]
 800a6b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6b6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800a6b8:	89bb      	ldrh	r3, [r7, #12]
 800a6ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a6be:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800a6c0:	89bb      	ldrh	r3, [r7, #12]
 800a6c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a6c6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800a6c8:	89bb      	ldrh	r3, [r7, #12]
 800a6ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a6ce:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800a6d0:	89bb      	ldrh	r3, [r7, #12]
 800a6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6d6:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800a6d8:	88bb      	ldrh	r3, [r7, #4]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d102      	bne.n	800a6e4 <check_fifo_decoded_headers+0xd8>
			return -1;
 800a6de:	f04f 33ff 	mov.w	r3, #4294967295
 800a6e2:	e009      	b.n	800a6f8 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800a6e4:	88ba      	ldrh	r2, [r7, #4]
 800a6e6:	89bb      	ldrh	r3, [r7, #12]
 800a6e8:	43db      	mvns	r3, r3
 800a6ea:	4013      	ands	r3, r2
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <check_fifo_decoded_headers+0xea>
			return -1;
 800a6f0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6f4:	e000      	b.n	800a6f8 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800a6f6:	2300      	movs	r3, #0
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3714      	adds	r7, #20
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800a712:	2300      	movs	r3, #0
 800a714:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800a716:	e02a      	b.n	800a76e <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800a718:	69fb      	ldr	r3, [r7, #28]
 800a71a:	4a2c      	ldr	r2, [pc, #176]	@ (800a7cc <extract_sample_cnt+0xc8>)
 800a71c:	1898      	adds	r0, r3, r2
 800a71e:	f107 0214 	add.w	r2, r7, #20
 800a722:	f107 0116 	add.w	r1, r7, #22
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	f7ff fe2e 	bl	800a388 <get_packet_size_and_samplecnt>
 800a72c:	4603      	mov	r3, r0
 800a72e:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800a730:	68ba      	ldr	r2, [r7, #8]
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	69ba      	ldr	r2, [r7, #24]
 800a738:	429a      	cmp	r2, r3
 800a73a:	dc1d      	bgt.n	800a778 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800a73c:	8afb      	ldrh	r3, [r7, #22]
 800a73e:	8aba      	ldrh	r2, [r7, #20]
 800a740:	4611      	mov	r1, r2
 800a742:	4618      	mov	r0, r3
 800a744:	f7ff ff62 	bl	800a60c <check_fifo_decoded_headers>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d005      	beq.n	800a75a <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f7ff fd2c 	bl	800a1ac <dmp_reset_fifo>
			return -1;
 800a754:	f04f 33ff 	mov.w	r3, #4294967295
 800a758:	e034      	b.n	800a7c4 <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800a75a:	69fa      	ldr	r2, [r7, #28]
 800a75c:	69bb      	ldr	r3, [r7, #24]
 800a75e:	4413      	add	r3, r2
 800a760:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	881b      	ldrh	r3, [r3, #0]
 800a766:	3301      	adds	r3, #1
 800a768:	b29a      	uxth	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800a76e:	69fa      	ldr	r2, [r7, #28]
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	429a      	cmp	r2, r3
 800a774:	dbd0      	blt.n	800a718 <extract_sample_cnt+0x14>
	}

endSuccess:
 800a776:	e000      	b.n	800a77a <extract_sample_cnt+0x76>
			goto endSuccess;
 800a778:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d020      	beq.n	800a7c2 <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	3312      	adds	r3, #18
 800a784:	8819      	ldrh	r1, [r3, #0]
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	331e      	adds	r3, #30
 800a78a:	881a      	ldrh	r2, [r3, #0]
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	3312      	adds	r3, #18
 800a790:	440a      	add	r2, r1
 800a792:	b292      	uxth	r2, r2
 800a794:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	3314      	adds	r3, #20
 800a79a:	8819      	ldrh	r1, [r3, #0]
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	331e      	adds	r3, #30
 800a7a0:	881a      	ldrh	r2, [r3, #0]
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	3314      	adds	r3, #20
 800a7a6:	440a      	add	r2, r1
 800a7a8:	b292      	uxth	r2, r2
 800a7aa:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	3306      	adds	r3, #6
 800a7b0:	8819      	ldrh	r1, [r3, #0]
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	3316      	adds	r3, #22
 800a7b6:	881a      	ldrh	r2, [r3, #0]
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	3306      	adds	r3, #6
 800a7bc:	440a      	add	r2, r1
 800a7be:	b292      	uxth	r2, r2
 800a7c0:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800a7c2:	2300      	movs	r3, #0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3720      	adds	r7, #32
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}
 800a7cc:	2000116c 	.word	0x2000116c

0800a7d0 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b086      	sub	sp, #24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	607a      	str	r2, [r7, #4]
 800a7dc:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800a7de:	2300      	movs	r3, #0
 800a7e0:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7f0:	da17      	bge.n	800a822 <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a14      	ldr	r2, [pc, #80]	@ (800a854 <inv_icm20948_fifo_swmirror+0x84>)
 800a802:	441a      	add	r2, r3
 800a804:	f107 0314 	add.w	r3, r7, #20
 800a808:	68f8      	ldr	r0, [r7, #12]
 800a80a:	f7ff fd72 	bl	800a2f2 <dmp_get_fifo_all>
 800a80e:	4602      	mov	r2, r0
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4413      	add	r3, r2
 800a816:	461a      	mov	r2, r3
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	601a      	str	r2, [r3, #0]

		if (reset)
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10b      	bne.n	800a83a <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	6819      	ldr	r1, [r3, #0]
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	68f8      	ldr	r0, [r7, #12]
 800a82c:	f7ff ff6a 	bl	800a704 <extract_sample_cnt>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d103      	bne.n	800a83e <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 800a836:	2300      	movs	r3, #0
 800a838:	e007      	b.n	800a84a <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 800a83a:	bf00      	nop
 800a83c:	e000      	b.n	800a840 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 800a83e:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	2200      	movs	r2, #0
 800a844:	601a      	str	r2, [r3, #0]
	return -1;
 800a846:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	2000116c 	.word	0x2000116c

0800a858 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
 800a864:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 800a866:	2300      	movs	r3, #0
 800a868:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 800a86a:	4b28      	ldr	r3, [pc, #160]	@ (800a90c <inv_icm20948_fifo_pop+0xb4>)
 800a86c:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b03      	cmp	r3, #3
 800a874:	dd44      	ble.n	800a900 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 800a876:	2300      	movs	r3, #0
 800a878:	4a25      	ldr	r2, [pc, #148]	@ (800a910 <inv_icm20948_fifo_pop+0xb8>)
 800a87a:	4926      	ldr	r1, [pc, #152]	@ (800a914 <inv_icm20948_fifo_pop+0xbc>)
 800a87c:	4823      	ldr	r0, [pc, #140]	@ (800a90c <inv_icm20948_fifo_pop+0xb4>)
 800a87e:	f7ff fd83 	bl	800a388 <get_packet_size_and_samplecnt>
 800a882:	4603      	mov	r3, r0
 800a884:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	693a      	ldr	r2, [r7, #16]
 800a88c:	429a      	cmp	r2, r3
 800a88e:	dd03      	ble.n	800a898 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a896:	e034      	b.n	800a902 <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	3302      	adds	r3, #2
 800a89c:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 800a89e:	4b1e      	ldr	r3, [pc, #120]	@ (800a918 <inv_icm20948_fifo_pop+0xc0>)
 800a8a0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a8a4:	f003 0308 	and.w	r3, r3, #8
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d002      	beq.n	800a8b2 <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	3302      	adds	r3, #2
 800a8b0:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 800a8b2:	697a      	ldr	r2, [r7, #20]
 800a8b4:	4918      	ldr	r1, [pc, #96]	@ (800a918 <inv_icm20948_fifo_pop+0xc0>)
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f000 f8ad 	bl	800aa16 <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	461a      	mov	r2, r3
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	1ad2      	subs	r2, r2, r3
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d008      	beq.n	800a8ec <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	4a0b      	ldr	r2, [pc, #44]	@ (800a90c <inv_icm20948_fifo_pop+0xb4>)
 800a8de:	1899      	adds	r1, r3, r2
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	4809      	ldr	r0, [pc, #36]	@ (800a90c <inv_icm20948_fifo_pop+0xb4>)
 800a8e8:	f009 fb74 	bl	8013fd4 <memmove>

		*user_header = fd.header;
 800a8ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a918 <inv_icm20948_fifo_pop+0xc0>)
 800a8ee:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 800a8f6:	4b08      	ldr	r3, [pc, #32]	@ (800a918 <inv_icm20948_fifo_pop+0xc0>)
 800a8f8:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 800a900:	2300      	movs	r3, #0
}
 800a902:	4618      	mov	r0, r3
 800a904:	3718      	adds	r7, #24
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	2000116c 	.word	0x2000116c
 800a910:	20001164 	.word	0x20001164
 800a914:	20001162 	.word	0x20001162
 800a918:	200010c8 	.word	0x200010c8

0800a91c <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b083      	sub	sp, #12
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	061a      	lsls	r2, r3, #24
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	3301      	adds	r3, #1
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	041b      	lsls	r3, r3, #16
 800a934:	431a      	orrs	r2, r3
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	3302      	adds	r3, #2
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	021b      	lsls	r3, r3, #8
 800a93e:	4313      	orrs	r3, r2
 800a940:	683a      	ldr	r2, [r7, #0]
 800a942:	3203      	adds	r2, #3
 800a944:	7812      	ldrb	r2, [r2, #0]
 800a946:	431a      	orrs	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	3304      	adds	r3, #4
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	061a      	lsls	r2, r3, #24
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	3305      	adds	r3, #5
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	041b      	lsls	r3, r3, #16
 800a95c:	431a      	orrs	r2, r3
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	3306      	adds	r3, #6
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	021b      	lsls	r3, r3, #8
 800a966:	431a      	orrs	r2, r3
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	3307      	adds	r3, #7
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	4619      	mov	r1, r3
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	3304      	adds	r3, #4
 800a974:	430a      	orrs	r2, r1
 800a976:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	3308      	adds	r3, #8
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	061a      	lsls	r2, r3, #24
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	3309      	adds	r3, #9
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	041b      	lsls	r3, r3, #16
 800a988:	431a      	orrs	r2, r3
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	330a      	adds	r3, #10
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	021b      	lsls	r3, r3, #8
 800a992:	431a      	orrs	r2, r3
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	330b      	adds	r3, #11
 800a998:	781b      	ldrb	r3, [r3, #0]
 800a99a:	4619      	mov	r1, r3
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	3308      	adds	r3, #8
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	601a      	str	r2, [r3, #0]
}
 800a9a4:	bf00      	nop
 800a9a6:	370c      	adds	r7, #12
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr

0800a9b0 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	021b      	lsls	r3, r3, #8
 800a9c0:	b21a      	sxth	r2, r3
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	b21b      	sxth	r3, r3
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	b21a      	sxth	r2, r3
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	3302      	adds	r3, #2
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	021b      	lsls	r3, r3, #8
 800a9da:	b219      	sxth	r1, r3
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	3303      	adds	r3, #3
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	b21a      	sxth	r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	3302      	adds	r3, #2
 800a9e8:	430a      	orrs	r2, r1
 800a9ea:	b212      	sxth	r2, r2
 800a9ec:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	3304      	adds	r3, #4
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	021b      	lsls	r3, r3, #8
 800a9f6:	b219      	sxth	r1, r3
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	3305      	adds	r3, #5
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	b21a      	sxth	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	3304      	adds	r3, #4
 800aa04:	430a      	orrs	r2, r1
 800aa06:	b212      	sxth	r2, r2
 800aa08:	801a      	strh	r2, [r3, #0]
}
 800aa0a:	bf00      	nop
 800aa0c:	370c      	adds	r7, #12
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr

0800aa16 <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b086      	sub	sp, #24
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	60f8      	str	r0, [r7, #12]
 800aa1e:	60b9      	str	r1, [r7, #8]
 800aa20:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa2c:	b21b      	sxth	r3, r3
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	da1a      	bge.n	800aa68 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	332c      	adds	r3, #44	@ 0x2c
 800aa36:	6879      	ldr	r1, [r7, #4]
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7ff ffb9 	bl	800a9b0 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800aa44:	03da      	lsls	r2, r3, #15
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800aa50:	03da      	lsls	r2, r3, #15
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800aa5c:	03da      	lsls	r2, r3, #15
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	3306      	adds	r3, #6
 800aa66:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d011      	beq.n	800aa9a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	3340      	adds	r3, #64	@ 0x40
 800aa7a:	6879      	ldr	r1, [r7, #4]
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7ff ff97 	bl	800a9b0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	3306      	adds	r3, #6
 800aa86:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	3346      	adds	r3, #70	@ 0x46
 800aa8c:	6879      	ldr	r1, [r7, #4]
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7ff ff8e 	bl	800a9b0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	3306      	adds	r3, #6
 800aa98:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aaa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d018      	beq.n	800aada <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	3374      	adds	r3, #116	@ 0x74
 800aaac:	6879      	ldr	r1, [r7, #4]
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7ff ff7e 	bl	800a9b0 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	3358      	adds	r3, #88	@ 0x58
 800aabe:	461a      	mov	r2, r3
 800aac0:	68f8      	ldr	r0, [r7, #12]
 800aac2:	f7f9 feff 	bl	80048c4 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	3394      	adds	r3, #148	@ 0x94
 800aaca:	2206      	movs	r2, #6
 800aacc:	6879      	ldr	r1, [r7, #4]
 800aace:	4618      	mov	r0, r3
 800aad0:	f009 fb34 	bl	801413c <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	3306      	adds	r3, #6
 800aad8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aae0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d002      	beq.n	800aaee <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	3308      	adds	r3, #8
 800aaec:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aaf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d007      	beq.n	800ab0c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	6879      	ldr	r1, [r7, #4]
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7ff ff0b 	bl	800a91c <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	330c      	adds	r3, #12
 800ab0a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800ab12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d013      	beq.n	800ab42 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	330c      	adds	r3, #12
 800ab1e:	6879      	ldr	r1, [r7, #4]
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7ff fefb 	bl	800a91c <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	330c      	adds	r3, #12
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	061a      	lsls	r2, r3, #24
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	330d      	adds	r3, #13
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	041b      	lsls	r3, r3, #16
 800ab36:	431a      	orrs	r2, r3
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	330e      	adds	r3, #14
 800ab40:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800ab48:	f003 0310 	and.w	r3, r3, #16
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d015      	beq.n	800ab7c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	061a      	lsls	r2, r3, #24
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	041b      	lsls	r3, r3, #16
 800ab5e:	431a      	orrs	r2, r3
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	3302      	adds	r3, #2
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	021b      	lsls	r3, r3, #8
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	687a      	ldr	r2, [r7, #4]
 800ab6c:	3203      	adds	r2, #3
 800ab6e:	7812      	ldrb	r2, [r2, #0]
 800ab70:	431a      	orrs	r2, r3
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	3304      	adds	r3, #4
 800ab7a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800ab82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d013      	beq.n	800abb2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	331c      	adds	r3, #28
 800ab8e:	6879      	ldr	r1, [r7, #4]
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7ff fec3 	bl	800a91c <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	330c      	adds	r3, #12
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	061a      	lsls	r2, r3, #24
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	330d      	adds	r3, #13
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	041b      	lsls	r3, r3, #16
 800aba6:	431a      	orrs	r2, r3
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	330e      	adds	r3, #14
 800abb0:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800abb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d002      	beq.n	800abc6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	3306      	adds	r3, #6
 800abc4:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800abcc:	f003 0320 	and.w	r3, r3, #32
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d00f      	beq.n	800abf4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	3364      	adds	r3, #100	@ 0x64
 800abd8:	6879      	ldr	r1, [r7, #4]
 800abda:	4618      	mov	r0, r3
 800abdc:	f7ff fe9e 	bl	800a91c <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	3388      	adds	r3, #136	@ 0x88
 800abe4:	220c      	movs	r2, #12
 800abe6:	6879      	ldr	r1, [r7, #4]
 800abe8:	4618      	mov	r0, r3
 800abea:	f009 faa7 	bl	801413c <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	330c      	adds	r3, #12
 800abf2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800abfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d00f      	beq.n	800ac22 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	021b      	lsls	r3, r3, #8
 800ac08:	b21a      	sxth	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	781b      	ldrb	r3, [r3, #0]
 800ac10:	b21b      	sxth	r3, r3
 800ac12:	4313      	orrs	r3, r2
 800ac14:	b21a      	sxth	r2, r3
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	3302      	adds	r3, #2
 800ac20:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ac28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00f      	beq.n	800ac50 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	021b      	lsls	r3, r3, #8
 800ac36:	b21a      	sxth	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	b21b      	sxth	r3, r3
 800ac40:	4313      	orrs	r3, r2
 800ac42:	b21a      	sxth	r2, r3
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	3302      	adds	r3, #2
 800ac4e:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ac56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00f      	beq.n	800ac7e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	021b      	lsls	r3, r3, #8
 800ac64:	b21a      	sxth	r2, r3
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	b21b      	sxth	r3, r3
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	b21a      	sxth	r2, r3
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	3302      	adds	r3, #2
 800ac7c:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ac84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00f      	beq.n	800acac <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	021b      	lsls	r3, r3, #8
 800ac92:	b21a      	sxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	3301      	adds	r3, #1
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	b21b      	sxth	r3, r3
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	b21a      	sxth	r2, r3
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	3302      	adds	r3, #2
 800acaa:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800acb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d025      	beq.n	800ad06 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	021b      	lsls	r3, r3, #8
 800acc0:	b21a      	sxth	r2, r3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	3301      	adds	r3, #1
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	b21b      	sxth	r3, r3
 800acca:	4313      	orrs	r3, r2
 800accc:	b21b      	sxth	r3, r3
 800acce:	b29a      	uxth	r2, r3
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	3302      	adds	r3, #2
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	061a      	lsls	r2, r3, #24
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	3303      	adds	r3, #3
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	041b      	lsls	r3, r3, #16
 800ace6:	431a      	orrs	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	3304      	adds	r3, #4
 800acec:	781b      	ldrb	r3, [r3, #0]
 800acee:	021b      	lsls	r3, r3, #8
 800acf0:	4313      	orrs	r3, r2
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	3205      	adds	r2, #5
 800acf6:	7812      	ldrb	r2, [r2, #0]
 800acf8:	431a      	orrs	r2, r3
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	3306      	adds	r3, #6
 800ad04:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	021b      	lsls	r3, r3, #8
 800ad0c:	b21a      	sxth	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	3301      	adds	r3, #1
 800ad12:	781b      	ldrb	r3, [r3, #0]
 800ad14:	b21b      	sxth	r3, r3
 800ad16:	4313      	orrs	r3, r2
 800ad18:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	3302      	adds	r3, #2
 800ad1e:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	2201      	movs	r2, #1
 800ad24:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	1ad3      	subs	r3, r2, r3
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3718      	adds	r7, #24
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
	...

0800ad38 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b082      	sub	sp, #8
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d102      	bne.n	800ad4c <inv_icm20948_dmp_get_accel+0x14>
 800ad46:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4a:	e005      	b.n	800ad58 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 800ad4c:	220c      	movs	r2, #12
 800ad4e:	4904      	ldr	r1, [pc, #16]	@ (800ad60 <inv_icm20948_dmp_get_accel+0x28>)
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f009 f9f3 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800ad56:	2300      	movs	r3, #0
} 
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	200010fc 	.word	0x200010fc

0800ad64 <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d102      	bne.n	800ad78 <inv_icm20948_dmp_get_raw_gyro+0x14>
 800ad72:	f04f 33ff 	mov.w	r3, #4294967295
 800ad76:	e011      	b.n	800ad9c <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 800ad78:	4b0b      	ldr	r3, [pc, #44]	@ (800ada8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ad7a:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	3302      	adds	r3, #2
 800ad86:	4a08      	ldr	r2, [pc, #32]	@ (800ada8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ad88:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 800ad8c:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	3304      	adds	r3, #4
 800ad92:	4a05      	ldr	r2, [pc, #20]	@ (800ada8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ad94:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 800ad98:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr
 800ada8:	200010c8 	.word	0x200010c8

0800adac <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b082      	sub	sp, #8
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d102      	bne.n	800adc0 <inv_icm20948_dmp_get_gyro_bias+0x14>
 800adba:	f04f 33ff 	mov.w	r3, #4294967295
 800adbe:	e005      	b.n	800adcc <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 800adc0:	2206      	movs	r2, #6
 800adc2:	4904      	ldr	r1, [pc, #16]	@ (800add4 <inv_icm20948_dmp_get_gyro_bias+0x28>)
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f009 f9b9 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3708      	adds	r7, #8
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}
 800add4:	2000110e 	.word	0x2000110e

0800add8 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d102      	bne.n	800adf0 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 800adea:	f04f 33ff 	mov.w	r3, #4294967295
 800adee:	e027      	b.n	800ae40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d102      	bne.n	800adfc <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 800adf6:	f04f 33ff 	mov.w	r3, #4294967295
 800adfa:	e021      	b.n	800ae40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d102      	bne.n	800ae08 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 800ae02:	f04f 33ff 	mov.w	r3, #4294967295
 800ae06:	e01b      	b.n	800ae40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	1ad2      	subs	r2, r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	3304      	adds	r3, #4
 800ae1a:	6819      	ldr	r1, [r3, #0]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	3304      	adds	r3, #4
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3304      	adds	r3, #4
 800ae26:	1a8a      	subs	r2, r1, r2
 800ae28:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	3308      	adds	r3, #8
 800ae2e:	6819      	ldr	r1, [r3, #0]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	3308      	adds	r3, #8
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	3308      	adds	r3, #8
 800ae3a:	1a8a      	subs	r2, r1, r2
 800ae3c:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 800ae3e:	2300      	movs	r3, #0
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3714      	adds	r7, #20
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d102      	bne.n	800ae60 <inv_icm20948_dmp_get_6quaternion+0x14>
 800ae5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae5e:	e005      	b.n	800ae6c <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 800ae60:	220c      	movs	r2, #12
 800ae62:	4904      	ldr	r1, [pc, #16]	@ (800ae74 <inv_icm20948_dmp_get_6quaternion+0x28>)
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f009 f969 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3708      	adds	r7, #8
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	200010c8 	.word	0x200010c8

0800ae78 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d102      	bne.n	800ae8c <inv_icm20948_dmp_get_9quaternion+0x14>
 800ae86:	f04f 33ff 	mov.w	r3, #4294967295
 800ae8a:	e005      	b.n	800ae98 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 800ae8c:	220c      	movs	r2, #12
 800ae8e:	4904      	ldr	r1, [pc, #16]	@ (800aea0 <inv_icm20948_dmp_get_9quaternion+0x28>)
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f009 f953 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800ae96:	2300      	movs	r3, #0
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3708      	adds	r7, #8
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	200010d4 	.word	0x200010d4

0800aea4 <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b082      	sub	sp, #8
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d102      	bne.n	800aeb8 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 800aeb2:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb6:	e005      	b.n	800aec4 <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 800aeb8:	220c      	movs	r2, #12
 800aeba:	4904      	ldr	r1, [pc, #16]	@ (800aecc <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f009 f93d 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	200010e4 	.word	0x200010e4

0800aed0 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b082      	sub	sp, #8
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d102      	bne.n	800aee4 <inv_icm20948_dmp_get_raw_compass+0x14>
 800aede:	f04f 33ff 	mov.w	r3, #4294967295
 800aee2:	e005      	b.n	800aef0 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 800aee4:	220c      	movs	r2, #12
 800aee6:	4904      	ldr	r1, [pc, #16]	@ (800aef8 <inv_icm20948_dmp_get_raw_compass+0x28>)
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f009 f927 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800aeee:	2300      	movs	r3, #0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	20001120 	.word	0x20001120

0800aefc <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d102      	bne.n	800af10 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 800af0a:	f04f 33ff 	mov.w	r3, #4294967295
 800af0e:	e005      	b.n	800af1c <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 800af10:	220c      	movs	r2, #12
 800af12:	4904      	ldr	r1, [pc, #16]	@ (800af24 <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f009 f911 	bl	801413c <memcpy>
    return MPU_SUCCESS;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	2000112c 	.word	0x2000112c

0800af28 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d102      	bne.n	800af3c <inv_icm20948_dmp_get_bac_state+0x14>
 800af36:	f04f 33ff 	mov.w	r3, #4294967295
 800af3a:	e005      	b.n	800af48 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 800af3c:	4b05      	ldr	r3, [pc, #20]	@ (800af54 <inv_icm20948_dmp_get_bac_state+0x2c>)
 800af3e:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	801a      	strh	r2, [r3, #0]
	return 0;
 800af46:	2300      	movs	r3, #0
}
 800af48:	4618      	mov	r0, r3
 800af4a:	370c      	adds	r7, #12
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr
 800af54:	200010c8 	.word	0x200010c8

0800af58 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 800af58:	b480      	push	{r7}
 800af5a:	b083      	sub	sp, #12
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d102      	bne.n	800af6c <inv_icm20948_dmp_get_bac_ts+0x14>
 800af66:	f04f 33ff 	mov.w	r3, #4294967295
 800af6a:	e005      	b.n	800af78 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 800af6c:	4b05      	ldr	r3, [pc, #20]	@ (800af84 <inv_icm20948_dmp_get_bac_ts+0x2c>)
 800af6e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	601a      	str	r2, [r3, #0]
	return 0;
 800af76:	2300      	movs	r3, #0
}
 800af78:	4618      	mov	r0, r3
 800af7a:	370c      	adds	r7, #12
 800af7c:	46bd      	mov	sp, r7
 800af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af82:	4770      	bx	lr
 800af84:	200010c8 	.word	0x200010c8

0800af88 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d102      	bne.n	800af9c <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 800af96:	f04f 33ff 	mov.w	r3, #4294967295
 800af9a:	e006      	b.n	800afaa <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 800af9c:	4b06      	ldr	r3, [pc, #24]	@ (800afb8 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 800af9e:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 800afa2:	b29a      	uxth	r2, r3
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	801a      	strh	r2, [r3, #0]
	return 0;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	200010c8 	.word	0x200010c8

0800afbc <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 800afbc:	b480      	push	{r7}
 800afbe:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 800afc0:	4b03      	ldr	r3, [pc, #12]	@ (800afd0 <inv_icm20948_get_accel_accuracy+0x14>)
 800afc2:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr
 800afd0:	200010c8 	.word	0x200010c8

0800afd4 <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 800afd4:	b480      	push	{r7}
 800afd6:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 800afd8:	4b03      	ldr	r3, [pc, #12]	@ (800afe8 <inv_icm20948_get_gyro_accuracy+0x14>)
 800afda:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 800afde:	4618      	mov	r0, r3
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr
 800afe8:	200010c8 	.word	0x200010c8

0800afec <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 800afec:	b480      	push	{r7}
 800afee:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 800aff0:	4b03      	ldr	r3, [pc, #12]	@ (800b000 <inv_icm20948_get_mag_accuracy+0x14>)
 800aff2:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr
 800b000:	200010c8 	.word	0x200010c8

0800b004 <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 800b004:	b480      	push	{r7}
 800b006:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 800b008:	4b03      	ldr	r3, [pc, #12]	@ (800b018 <inv_icm20948_get_gmrv_accuracy+0x14>)
 800b00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr
 800b016:	bf00      	nop
 800b018:	200010c8 	.word	0x200010c8

0800b01c <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 800b01c:	b480      	push	{r7}
 800b01e:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 800b020:	4b03      	ldr	r3, [pc, #12]	@ (800b030 <inv_icm20948_get_rv_accuracy+0x14>)
 800b022:	699b      	ldr	r3, [r3, #24]
}
 800b024:	4618      	mov	r0, r3
 800b026:	46bd      	mov	sp, r7
 800b028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02c:	4770      	bx	lr
 800b02e:	bf00      	nop
 800b030:	200010c8 	.word	0x200010c8

0800b034 <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b03e:	2300      	movs	r3, #0
 800b040:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	2201      	movs	r2, #1
 800b046:	2176      	movs	r1, #118	@ 0x76
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f003 f8e1 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b04e:	4602      	mov	r2, r0
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	4313      	orrs	r3, r2
 800b054:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	3301      	adds	r3, #1
 800b05a:	2201      	movs	r2, #1
 800b05c:	2103      	movs	r1, #3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f003 f8d6 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b064:	4602      	mov	r2, r0
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	4313      	orrs	r3, r2
 800b06a:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	3302      	adds	r3, #2
 800b070:	2201      	movs	r2, #1
 800b072:	2105      	movs	r1, #5
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f003 f8cb 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b07a:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	3303      	adds	r3, #3
 800b080:	2201      	movs	r2, #1
 800b082:	2110      	movs	r1, #16
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f003 f8c3 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b08a:	4602      	mov	r2, r0
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	4313      	orrs	r3, r2
 800b090:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	3304      	adds	r3, #4
 800b096:	2201      	movs	r2, #1
 800b098:	2111      	movs	r1, #17
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f003 f8b8 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	3305      	adds	r3, #5
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	2112      	movs	r1, #18
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f003 f8ad 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b0b6:	4602      	mov	r2, r0
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	3306      	adds	r3, #6
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	2166      	movs	r1, #102	@ 0x66
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f003 f8a2 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	3307      	adds	r3, #7
 800b0d8:	2201      	movs	r2, #1
 800b0da:	2167      	movs	r1, #103	@ 0x67
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f003 f897 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	3308      	adds	r3, #8
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	2168      	movs	r1, #104	@ 0x68
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f003 f88c 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	3309      	adds	r3, #9
 800b104:	2201      	movs	r2, #1
 800b106:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f003 f880 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b110:	4602      	mov	r2, r0
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	4313      	orrs	r3, r2
 800b116:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	330a      	adds	r3, #10
 800b11c:	2201      	movs	r2, #1
 800b11e:	f240 1101 	movw	r1, #257	@ 0x101
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f003 f874 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b128:	4602      	mov	r2, r0
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	4313      	orrs	r3, r2
 800b12e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	330b      	adds	r3, #11
 800b134:	2201      	movs	r2, #1
 800b136:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f003 f868 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b140:	4602      	mov	r2, r0
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	4313      	orrs	r3, r2
 800b146:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	330c      	adds	r3, #12
 800b14c:	2201      	movs	r2, #1
 800b14e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f003 f85c 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b158:	4602      	mov	r2, r0
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	4313      	orrs	r3, r2
 800b15e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	330d      	adds	r3, #13
 800b164:	2201      	movs	r2, #1
 800b166:	f240 1111 	movw	r1, #273	@ 0x111
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f003 f850 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b170:	4602      	mov	r2, r0
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	4313      	orrs	r3, r2
 800b176:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	330e      	adds	r3, #14
 800b17c:	2201      	movs	r2, #1
 800b17e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f003 f844 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b188:	4602      	mov	r2, r0
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	4313      	orrs	r3, r2
 800b18e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	330f      	adds	r3, #15
 800b194:	2201      	movs	r2, #1
 800b196:	f240 1115 	movw	r1, #277	@ 0x115
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f003 f838 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	60fb      	str	r3, [r7, #12]

	return result;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	3710      	adds	r7, #16
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}

0800b1b2 <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 800b1b2:	b580      	push	{r7, lr}
 800b1b4:	b084      	sub	sp, #16
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	6078      	str	r0, [r7, #4]
 800b1ba:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 800b1c0:	227f      	movs	r2, #127	@ 0x7f
 800b1c2:	2107      	movs	r1, #7
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f002 ffc7 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	7a5b      	ldrb	r3, [r3, #9]
 800b1d6:	461a      	mov	r2, r3
 800b1d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f002 ffbb 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	7a9b      	ldrb	r3, [r3, #10]
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	f240 1101 	movw	r1, #257	@ 0x101
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f002 ffaf 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	4313      	orrs	r3, r2
 800b200:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	7adb      	ldrb	r3, [r3, #11]
 800b206:	461a      	mov	r2, r3
 800b208:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f002 ffa3 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b212:	4602      	mov	r2, r0
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	4313      	orrs	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	7b1b      	ldrb	r3, [r3, #12]
 800b21e:	461a      	mov	r2, r3
 800b220:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f002 ff97 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b22a:	4602      	mov	r2, r0
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	4313      	orrs	r3, r2
 800b230:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	7b5b      	ldrb	r3, [r3, #13]
 800b236:	461a      	mov	r2, r3
 800b238:	f240 1111 	movw	r1, #273	@ 0x111
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f002 ff8b 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b242:	4602      	mov	r2, r0
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	4313      	orrs	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	7b9b      	ldrb	r3, [r3, #14]
 800b24e:	461a      	mov	r2, r3
 800b250:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f002 ff7f 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b25a:	4602      	mov	r2, r0
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	4313      	orrs	r3, r2
 800b260:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	7bdb      	ldrb	r3, [r3, #15]
 800b266:	461a      	mov	r2, r3
 800b268:	f240 1115 	movw	r1, #277	@ 0x115
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f002 ff73 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b272:	4602      	mov	r2, r0
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	4313      	orrs	r3, r2
 800b278:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	461a      	mov	r2, r3
 800b280:	2176      	movs	r1, #118	@ 0x76
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f002 ff68 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b288:	4602      	mov	r2, r0
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	4313      	orrs	r3, r2
 800b28e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	789b      	ldrb	r3, [r3, #2]
 800b294:	461a      	mov	r2, r3
 800b296:	2105      	movs	r1, #5
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f002 ff5d 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	78db      	ldrb	r3, [r3, #3]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	2110      	movs	r1, #16
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f002 ff52 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	791b      	ldrb	r3, [r3, #4]
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	2111      	movs	r1, #17
 800b2c4:	6878      	ldr	r0, [r7, #4]
 800b2c6:	f002 ff47 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	799b      	ldrb	r3, [r3, #6]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	2166      	movs	r1, #102	@ 0x66
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f002 ff3c 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	79db      	ldrb	r3, [r3, #7]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	2167      	movs	r1, #103	@ 0x67
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f002 ff31 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 800b2fe:	221f      	movs	r2, #31
 800b300:	2168      	movs	r1, #104	@ 0x68
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f002 ff28 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b308:	4602      	mov	r2, r0
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	7a1b      	ldrb	r3, [r3, #8]
 800b314:	461a      	mov	r2, r3
 800b316:	2168      	movs	r1, #104	@ 0x68
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f002 ff1d 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b31e:	4602      	mov	r2, r0
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	4313      	orrs	r3, r2
 800b324:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	785b      	ldrb	r3, [r3, #1]
 800b32a:	b25b      	sxtb	r3, r3
 800b32c:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 800b330:	b25b      	sxtb	r3, r3
 800b332:	f043 0308 	orr.w	r3, r3, #8
 800b336:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	461a      	mov	r2, r3
 800b33c:	2103      	movs	r1, #3
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f002 ff0a 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b344:	4602      	mov	r2, r0
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	4313      	orrs	r3, r2
 800b34a:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 800b34c:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b350:	f7f6 ff12 	bl	8002178 <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f7fb fde1 	bl	8006f1c <inv_icm20948_set_dmp_address>
 800b35a:	4602      	mov	r2, r0
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	4313      	orrs	r3, r2
 800b360:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7fb fdfc 	bl	8006f60 <inv_icm20948_set_secondary>
 800b368:	4602      	mov	r2, r0
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	4313      	orrs	r3, r2
 800b36e:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f7f8 fe8f 	bl	8004094 <inv_icm20948_setup_compass_akm>
 800b376:	4602      	mov	r2, r0
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	f7fb fdb0 	bl	8006ee4 <inv_icm20948_sleep_mems>
 800b384:	4602      	mov	r2, r0
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	4313      	orrs	r3, r2
 800b38a:	60fb      	str	r3, [r7, #12]
	return result;
 800b38c:	68fb      	ldr	r3, [r7, #12]
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3710      	adds	r7, #16
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}
	...

0800b398 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 800b398:	b480      	push	{r7}
 800b39a:	b08f      	sub	sp, #60	@ 0x3c
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	60b9      	str	r1, [r7, #8]
 800b3a0:	607a      	str	r2, [r7, #4]
 800b3a2:	603b      	str	r3, [r7, #0]
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3b4:	e021      	b.n	800b3fa <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 800b3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	4413      	add	r3, r2
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d00f      	beq.n	800b3e2 <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 800b3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c4:	68ba      	ldr	r2, [r7, #8]
 800b3c6:	4413      	add	r3, r2
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	4a36      	ldr	r2, [pc, #216]	@ (800b4a8 <inv_check_accelgyro_self_test+0x110>)
 800b3ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d6:	009b      	lsls	r3, r3, #2
 800b3d8:	3338      	adds	r3, #56	@ 0x38
 800b3da:	443b      	add	r3, r7
 800b3dc:	f843 2c18 	str.w	r2, [r3, #-24]
 800b3e0:	e008      	b.n	800b3f4 <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 800b3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	3338      	adds	r3, #56	@ 0x38
 800b3e8:	443b      	add	r3, r7
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 800b3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3fc:	2b02      	cmp	r3, #2
 800b3fe:	ddda      	ble.n	800b3b6 <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 800b400:	2300      	movs	r3, #0
 800b402:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b404:	e045      	b.n	800b492 <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 800b406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	683a      	ldr	r2, [r7, #0]
 800b40c:	4413      	add	r3, r2
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	6879      	ldr	r1, [r7, #4]
 800b416:	440b      	add	r3, r1
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	1ad2      	subs	r2, r2, r3
 800b41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	3338      	adds	r3, #56	@ 0x38
 800b422:	443b      	add	r3, r7
 800b424:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 800b428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d12c      	bne.n	800b488 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 800b42e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b430:	009b      	lsls	r3, r3, #2
 800b432:	3338      	adds	r3, #56	@ 0x38
 800b434:	443b      	add	r3, r7
 800b436:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b43c:	009b      	lsls	r3, r3, #2
 800b43e:	3338      	adds	r3, #56	@ 0x38
 800b440:	443b      	add	r3, r7
 800b442:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b446:	105b      	asrs	r3, r3, #1
 800b448:	429a      	cmp	r2, r3
 800b44a:	da01      	bge.n	800b450 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 800b44c:	2301      	movs	r3, #1
 800b44e:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 800b450:	7bfb      	ldrb	r3, [r7, #15]
 800b452:	2b01      	cmp	r3, #1
 800b454:	d01a      	beq.n	800b48c <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 800b456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	3338      	adds	r3, #56	@ 0x38
 800b45c:	443b      	add	r3, r7
 800b45e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b464:	009b      	lsls	r3, r3, #2
 800b466:	3338      	adds	r3, #56	@ 0x38
 800b468:	443b      	add	r3, r7
 800b46a:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800b46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b470:	009b      	lsls	r3, r3, #2
 800b472:	3338      	adds	r3, #56	@ 0x38
 800b474:	443b      	add	r3, r7
 800b476:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b47a:	105b      	asrs	r3, r3, #1
 800b47c:	440b      	add	r3, r1
 800b47e:	429a      	cmp	r2, r3
 800b480:	dd04      	ble.n	800b48c <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 800b482:	2301      	movs	r3, #1
 800b484:	637b      	str	r3, [r7, #52]	@ 0x34
 800b486:	e001      	b.n	800b48c <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 800b488:	2301      	movs	r3, #1
 800b48a:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 800b48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b48e:	3301      	adds	r3, #1
 800b490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b494:	2b02      	cmp	r3, #2
 800b496:	ddb6      	ble.n	800b406 <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 800b498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	373c      	adds	r7, #60	@ 0x3c
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a4:	4770      	bx	lr
 800b4a6:	bf00      	nop
 800b4a8:	0801cfa8 	.word	0x0801cfa8

0800b4ac <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	3391      	adds	r3, #145	@ 0x91
 800b4be:	2203      	movs	r2, #3
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f008 fda0 	bl	8014008 <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	3394      	adds	r3, #148	@ 0x94
 800b4cc:	2203      	movs	r2, #3
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f008 fd99 	bl	8014008 <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	2106      	movs	r1, #6
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f002 fe3c 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 800b4e8:	6839      	ldr	r1, [r7, #0]
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f7ff fda2 	bl	800b034 <inv_save_setting>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 800b4f8:	223f      	movs	r2, #63	@ 0x3f
 800b4fa:	2107      	movs	r1, #7
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f002 fe2b 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b502:	4602      	mov	r2, r0
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	4313      	orrs	r3, r2
 800b508:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 800b50a:	2280      	movs	r2, #128	@ 0x80
 800b50c:	2106      	movs	r1, #6
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f002 fe22 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b514:	4602      	mov	r2, r0
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	4313      	orrs	r3, r2
 800b51a:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 800b51c:	4855      	ldr	r0, [pc, #340]	@ (800b674 <inv_setup_selftest+0x1c8>)
 800b51e:	f7f6 fe2b 	bl	8002178 <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b522:	2201      	movs	r2, #1
 800b524:	2106      	movs	r1, #6
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f002 fe16 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b52c:	4602      	mov	r2, r0
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	4313      	orrs	r3, r2
 800b532:	60fb      	str	r3, [r7, #12]
	if (result)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d001      	beq.n	800b53e <inv_setup_selftest+0x92>
		return result;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	e095      	b.n	800b66a <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 800b53e:	2270      	movs	r2, #112	@ 0x70
 800b540:	2105      	movs	r1, #5
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f002 fe08 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b548:	4602      	mov	r2, r0
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	4313      	orrs	r3, r2
 800b54e:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 800b550:	220a      	movs	r2, #10
 800b552:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f002 fdfe 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b55c:	4602      	mov	r2, r0
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	4313      	orrs	r3, r2
 800b562:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 800b564:	2201      	movs	r2, #1
 800b566:	f240 1101 	movw	r1, #257	@ 0x101
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f002 fdf4 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b570:	4602      	mov	r2, r0
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	4313      	orrs	r3, r2
 800b576:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 800b578:	2203      	movs	r2, #3
 800b57a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f002 fdea 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b584:	4602      	mov	r2, r0
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	4313      	orrs	r3, r2
 800b58a:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 800b58c:	2200      	movs	r2, #0
 800b58e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f002 fde0 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b598:	4602      	mov	r2, r0
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 800b5a0:	220a      	movs	r2, #10
 800b5a2:	f240 1111 	movw	r1, #273	@ 0x111
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f002 fdd6 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 800b5b4:	2239      	movs	r2, #57	@ 0x39
 800b5b6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f002 fdcc 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b5c0:	4602      	mov	r2, r0
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 800b5c8:	2202      	movs	r2, #2
 800b5ca:	f240 1115 	movw	r1, #277	@ 0x115
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f002 fdc2 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	3391      	adds	r3, #145	@ 0x91
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	2182      	movs	r1, #130	@ 0x82
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f002 fe13 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	3392      	adds	r3, #146	@ 0x92
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	2183      	movs	r1, #131	@ 0x83
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f002 fe08 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b600:	4602      	mov	r2, r0
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	4313      	orrs	r3, r2
 800b606:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	3393      	adds	r3, #147	@ 0x93
 800b60c:	2201      	movs	r2, #1
 800b60e:	2184      	movs	r1, #132	@ 0x84
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f002 fdfd 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b616:	4602      	mov	r2, r0
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	4313      	orrs	r3, r2
 800b61c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	3394      	adds	r3, #148	@ 0x94
 800b622:	2201      	movs	r2, #1
 800b624:	218e      	movs	r1, #142	@ 0x8e
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f002 fdf2 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b62c:	4602      	mov	r2, r0
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	4313      	orrs	r3, r2
 800b632:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	3395      	adds	r3, #149	@ 0x95
 800b638:	2201      	movs	r2, #1
 800b63a:	218f      	movs	r1, #143	@ 0x8f
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f002 fde7 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b642:	4602      	mov	r2, r0
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	4313      	orrs	r3, r2
 800b648:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	3396      	adds	r3, #150	@ 0x96
 800b64e:	2201      	movs	r2, #1
 800b650:	2190      	movs	r1, #144	@ 0x90
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f002 fddc 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b658:	4602      	mov	r2, r0
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	4313      	orrs	r3, r2
 800b65e:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 800b660:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800b664:	f7f6 fd88 	bl	8002178 <inv_icm20948_sleep_us>
    
	return result;
 800b668:	68fb      	ldr	r3, [r7, #12]
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3710      	adds	r7, #16
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	000186a0 	.word	0x000186a0

0800b678 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b08a      	sub	sp, #40	@ 0x28
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	60f8      	str	r0, [r7, #12]
 800b680:	607a      	str	r2, [r7, #4]
 800b682:	603b      	str	r3, [r7, #0]
 800b684:	460b      	mov	r3, r1
 800b686:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 800b688:	7afb      	ldrb	r3, [r7, #11]
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d103      	bne.n	800b696 <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 800b68e:	2333      	movs	r3, #51	@ 0x33
 800b690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b694:	e04e      	b.n	800b734 <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 800b696:	232d      	movs	r3, #45	@ 0x2d
 800b698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 800b69c:	e04a      	b.n	800b734 <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 800b69e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6a2:	b299      	uxth	r1, r3
 800b6a4:	f107 0310 	add.w	r3, r7, #16
 800b6a8:	2206      	movs	r2, #6
 800b6aa:	68f8      	ldr	r0, [r7, #12]
 800b6ac:	f002 fdb0 	bl	800e210 <inv_icm20948_read_mems_reg>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d002      	beq.n	800b6bc <inv_selftest_read_samples+0x44>
                return -1;
 800b6b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b6ba:	e040      	b.n	800b73e <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 800b6bc:	2300      	movs	r3, #0
 800b6be:	623b      	str	r3, [r7, #32]
 800b6c0:	e02c      	b.n	800b71c <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 800b6c2:	6a3b      	ldr	r3, [r7, #32]
 800b6c4:	005b      	lsls	r3, r3, #1
 800b6c6:	3328      	adds	r3, #40	@ 0x28
 800b6c8:	443b      	add	r3, r7
 800b6ca:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b6ce:	021b      	lsls	r3, r3, #8
 800b6d0:	b21a      	sxth	r2, r3
 800b6d2:	6a3b      	ldr	r3, [r7, #32]
 800b6d4:	005b      	lsls	r3, r3, #1
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	3328      	adds	r3, #40	@ 0x28
 800b6da:	443b      	add	r3, r7
 800b6dc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b6e0:	b21b      	sxth	r3, r3
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	b21a      	sxth	r2, r3
 800b6e6:	6a3b      	ldr	r3, [r7, #32]
 800b6e8:	005b      	lsls	r3, r3, #1
 800b6ea:	3328      	adds	r3, #40	@ 0x28
 800b6ec:	443b      	add	r3, r7
 800b6ee:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 800b6f2:	6a3b      	ldr	r3, [r7, #32]
 800b6f4:	009b      	lsls	r3, r3, #2
 800b6f6:	687a      	ldr	r2, [r7, #4]
 800b6f8:	4413      	add	r3, r2
 800b6fa:	681a      	ldr	r2, [r3, #0]
 800b6fc:	6a3b      	ldr	r3, [r7, #32]
 800b6fe:	005b      	lsls	r3, r3, #1
 800b700:	3328      	adds	r3, #40	@ 0x28
 800b702:	443b      	add	r3, r7
 800b704:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800b708:	4618      	mov	r0, r3
 800b70a:	6a3b      	ldr	r3, [r7, #32]
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	6879      	ldr	r1, [r7, #4]
 800b710:	440b      	add	r3, r1
 800b712:	4402      	add	r2, r0
 800b714:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 800b716:	6a3b      	ldr	r3, [r7, #32]
 800b718:	3301      	adds	r3, #1
 800b71a:	623b      	str	r3, [r7, #32]
 800b71c:	6a3b      	ldr	r3, [r7, #32]
 800b71e:	2b02      	cmp	r3, #2
 800b720:	ddcf      	ble.n	800b6c2 <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 800b72c:	f242 7010 	movw	r0, #10000	@ 0x2710
 800b730:	f7f6 fd22 	bl	8002178 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	2bc7      	cmp	r3, #199	@ 0xc7
 800b73a:	ddb0      	ble.n	800b69e <inv_selftest_read_samples+0x26>
    }
	return 0;
 800b73c:	2300      	movs	r3, #0
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3728      	adds	r7, #40	@ 0x28
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 800b746:	b580      	push	{r7, lr}
 800b748:	b088      	sub	sp, #32
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	60f8      	str	r0, [r7, #12]
 800b74e:	607a      	str	r2, [r7, #4]
 800b750:	603b      	str	r3, [r7, #0]
 800b752:	460b      	mov	r3, r1
 800b754:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 800b756:	2300      	movs	r3, #0
 800b758:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 800b75a:	2300      	movs	r3, #0
 800b75c:	61bb      	str	r3, [r7, #24]
 800b75e:	e00e      	b.n	800b77e <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	009b      	lsls	r3, r3, #2
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	4413      	add	r3, r2
 800b768:	2200      	movs	r2, #0
 800b76a:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	4413      	add	r3, r2
 800b774:	2200      	movs	r2, #0
 800b776:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800b778:	69bb      	ldr	r3, [r7, #24]
 800b77a:	3301      	adds	r3, #1
 800b77c:	61bb      	str	r3, [r7, #24]
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	2b02      	cmp	r3, #2
 800b782:	dded      	ble.n	800b760 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 800b784:	f107 0310 	add.w	r3, r7, #16
 800b788:	7af9      	ldrb	r1, [r7, #11]
 800b78a:	687a      	ldr	r2, [r7, #4]
 800b78c:	68f8      	ldr	r0, [r7, #12]
 800b78e:	f7ff ff73 	bl	800b678 <inv_selftest_read_samples>
 800b792:	61f8      	str	r0, [r7, #28]
    if (result)
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d001      	beq.n	800b79e <inv_do_test_accelgyro+0x58>
        return result;
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	e056      	b.n	800b84c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b79e:	2300      	movs	r3, #0
 800b7a0:	617b      	str	r3, [r7, #20]
 800b7a2:	e00f      	b.n	800b7c4 <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	6819      	ldr	r1, [r3, #0]
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	4403      	add	r3, r0
 800b7b8:	fb91 f2f2 	sdiv	r2, r1, r2
 800b7bc:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	617b      	str	r3, [r7, #20]
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	2b02      	cmp	r3, #2
 800b7c8:	ddec      	ble.n	800b7a4 <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 800b7ca:	7afb      	ldrb	r3, [r7, #11]
 800b7cc:	2b01      	cmp	r3, #1
 800b7ce:	d107      	bne.n	800b7e0 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 800b7d0:	223b      	movs	r2, #59	@ 0x3b
 800b7d2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f002 fcbe 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b7dc:	61f8      	str	r0, [r7, #28]
 800b7de:	e006      	b.n	800b7ee <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 800b7e0:	221e      	movs	r2, #30
 800b7e2:	f240 1115 	movw	r1, #277	@ 0x115
 800b7e6:	68f8      	ldr	r0, [r7, #12]
 800b7e8:	f002 fcb6 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800b7ec:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d001      	beq.n	800b7f8 <inv_do_test_accelgyro+0xb2>
        return result;
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	e029      	b.n	800b84c <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 800b7f8:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b7fc:	f7f6 fcbc 	bl	8002178 <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 800b800:	2300      	movs	r3, #0
 800b802:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 800b804:	f107 0310 	add.w	r3, r7, #16
 800b808:	7af9      	ldrb	r1, [r7, #11]
 800b80a:	683a      	ldr	r2, [r7, #0]
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f7ff ff33 	bl	800b678 <inv_selftest_read_samples>
 800b812:	61f8      	str	r0, [r7, #28]
    if (result)
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d001      	beq.n	800b81e <inv_do_test_accelgyro+0xd8>
        return result;
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	e016      	b.n	800b84c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b81e:	2300      	movs	r3, #0
 800b820:	617b      	str	r3, [r7, #20]
 800b822:	e00f      	b.n	800b844 <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	683a      	ldr	r2, [r7, #0]
 800b82a:	4413      	add	r3, r2
 800b82c:	6819      	ldr	r1, [r3, #0]
 800b82e:	693a      	ldr	r2, [r7, #16]
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	009b      	lsls	r3, r3, #2
 800b834:	6838      	ldr	r0, [r7, #0]
 800b836:	4403      	add	r3, r0
 800b838:	fb91 f2f2 	sdiv	r2, r1, r2
 800b83c:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	3301      	adds	r3, #1
 800b842:	617b      	str	r3, [r7, #20]
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	2b02      	cmp	r3, #2
 800b848:	ddec      	ble.n	800b824 <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 800b84a:	2300      	movs	r3, #0
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3720      	adds	r7, #32
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b096      	sub	sp, #88	@ 0x58
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 800b85c:	2300      	movs	r3, #0
 800b85e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 800b862:	2300      	movs	r3, #0
 800b864:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 800b868:	2300      	movs	r3, #0
 800b86a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 800b86e:	f107 030c 	add.w	r3, r7, #12
 800b872:	4619      	mov	r1, r3
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f7ff fe19 	bl	800b4ac <inv_setup_selftest>
 800b87a:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 800b87c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d163      	bne.n	800b94a <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 800b882:	2302      	movs	r3, #2
 800b884:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b886:	e00e      	b.n	800b8a6 <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 800b888:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b88c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b890:	2101      	movs	r1, #1
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f7ff ff57 	bl	800b746 <inv_do_test_accelgyro>
 800b898:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b89a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d006      	beq.n	800b8ae <inv_icm20948_run_selftest+0x5a>
			test_times--;
 800b8a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8a2:	3b01      	subs	r3, #1
 800b8a4:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b8a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	dced      	bgt.n	800b888 <inv_icm20948_run_selftest+0x34>
 800b8ac:	e000      	b.n	800b8b0 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 800b8ae:	bf00      	nop
	}
	if (result)
 800b8b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d14b      	bne.n	800b94e <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 800b8b6:	2302      	movs	r3, #2
 800b8b8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b8ba:	e00e      	b.n	800b8da <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 800b8bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b8c0:	f107 021c 	add.w	r2, r7, #28
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f7ff ff3d 	bl	800b746 <inv_do_test_accelgyro>
 800b8cc:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b8ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d006      	beq.n	800b8e2 <inv_icm20948_run_selftest+0x8e>
			test_times--;
 800b8d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b8da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	dced      	bgt.n	800b8bc <inv_icm20948_run_selftest+0x68>
 800b8e0:	e000      	b.n	800b8e4 <inv_icm20948_run_selftest+0x90>
        else
            break;
 800b8e2:	bf00      	nop
	}
	if (result)
 800b8e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d133      	bne.n	800b952 <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800b8f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b8f4:	f107 021c 	add.w	r2, r7, #28
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	f7ff fd4d 	bl	800b398 <inv_check_accelgyro_self_test>
 800b8fe:	4603      	mov	r3, r0
 800b900:	2b00      	cmp	r3, #0
 800b902:	bf0c      	ite	eq
 800b904:	2301      	moveq	r3, #1
 800b906:	2300      	movne	r3, #0
 800b908:	b2db      	uxtb	r3, r3
 800b90a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 800b914:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b918:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b91c:	2001      	movs	r0, #1
 800b91e:	f7ff fd3b 	bl	800b398 <inv_check_accelgyro_self_test>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	bf0c      	ite	eq
 800b928:	2301      	moveq	r3, #1
 800b92a:	2300      	movne	r3, #0
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f7f8 fc24 	bl	8004180 <inv_icm20948_check_akm_self_test>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	bf0c      	ite	eq
 800b93e:	2301      	moveq	r3, #1
 800b940:	2300      	movne	r3, #0
 800b942:	b2db      	uxtb	r3, r3
 800b944:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800b948:	e004      	b.n	800b954 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b94a:	bf00      	nop
 800b94c:	e002      	b.n	800b954 <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 800b94e:	bf00      	nop
 800b950:	e000      	b.n	800b954 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b952:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 800b954:	f107 030c 	add.w	r3, r7, #12
 800b958:	4619      	mov	r1, r3
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f7ff fc29 	bl	800b1b2 <inv_recover_setting>

    return (compass_result << 2) |
 800b960:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800b964:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 800b966:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b96a:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 800b96c:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 800b96e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800b972:	4313      	orrs	r3, r2
            gyro_result;
}
 800b974:	4618      	mov	r0, r3
 800b976:	3758      	adds	r7, #88	@ 0x58
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b084      	sub	sp, #16
 800b980:	af00      	add	r7, sp, #0
 800b982:	60f8      	str	r0, [r7, #12]
 800b984:	460b      	mov	r3, r1
 800b986:	607a      	str	r2, [r7, #4]
 800b988:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 800b98a:	7af9      	ldrb	r1, [r7, #11]
 800b98c:	2301      	movs	r3, #1
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	68f8      	ldr	r0, [r7, #12]
 800b992:	f002 fab1 	bl	800def8 <inv_icm20948_read_reg>
 800b996:	4603      	mov	r3, r0
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3710      	adds	r7, #16
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}

0800b9a0 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800b9aa:	79fb      	ldrb	r3, [r7, #7]
 800b9ac:	2b13      	cmp	r3, #19
 800b9ae:	d853      	bhi.n	800ba58 <sensor_type_2_android_sensor+0xb8>
 800b9b0:	a201      	add	r2, pc, #4	@ (adr r2, 800b9b8 <sensor_type_2_android_sensor+0x18>)
 800b9b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9b6:	bf00      	nop
 800b9b8:	0800ba09 	.word	0x0800ba09
 800b9bc:	0800ba0d 	.word	0x0800ba0d
 800b9c0:	0800ba11 	.word	0x0800ba11
 800b9c4:	0800ba15 	.word	0x0800ba15
 800b9c8:	0800ba19 	.word	0x0800ba19
 800b9cc:	0800ba1d 	.word	0x0800ba1d
 800b9d0:	0800ba21 	.word	0x0800ba21
 800b9d4:	0800ba25 	.word	0x0800ba25
 800b9d8:	0800ba29 	.word	0x0800ba29
 800b9dc:	0800ba2d 	.word	0x0800ba2d
 800b9e0:	0800ba31 	.word	0x0800ba31
 800b9e4:	0800ba35 	.word	0x0800ba35
 800b9e8:	0800ba39 	.word	0x0800ba39
 800b9ec:	0800ba3d 	.word	0x0800ba3d
 800b9f0:	0800ba41 	.word	0x0800ba41
 800b9f4:	0800ba45 	.word	0x0800ba45
 800b9f8:	0800ba49 	.word	0x0800ba49
 800b9fc:	0800ba4d 	.word	0x0800ba4d
 800ba00:	0800ba51 	.word	0x0800ba51
 800ba04:	0800ba55 	.word	0x0800ba55
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	e026      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 800ba0c:	2304      	movs	r3, #4
 800ba0e:	e024      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 800ba10:	232a      	movs	r3, #42	@ 0x2a
 800ba12:	e022      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 800ba14:	232b      	movs	r3, #43	@ 0x2b
 800ba16:	e020      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800ba18:	230e      	movs	r3, #14
 800ba1a:	e01e      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 800ba1c:	2310      	movs	r3, #16
 800ba1e:	e01c      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 800ba20:	232f      	movs	r3, #47	@ 0x2f
 800ba22:	e01a      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 800ba24:	2312      	movs	r3, #18
 800ba26:	e018      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 800ba28:	2313      	movs	r3, #19
 800ba2a:	e016      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 800ba2c:	230f      	movs	r3, #15
 800ba2e:	e014      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 800ba30:	230b      	movs	r3, #11
 800ba32:	e012      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800ba34:	2314      	movs	r3, #20
 800ba36:	e010      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 800ba38:	2302      	movs	r3, #2
 800ba3a:	e00e      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800ba3c:	2311      	movs	r3, #17
 800ba3e:	e00c      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 800ba40:	232e      	movs	r3, #46	@ 0x2e
 800ba42:	e00a      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 800ba44:	2329      	movs	r3, #41	@ 0x29
 800ba46:	e008      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 800ba48:	2309      	movs	r3, #9
 800ba4a:	e006      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 800ba4c:	230a      	movs	r3, #10
 800ba4e:	e004      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 800ba50:	2303      	movs	r3, #3
 800ba52:	e002      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 800ba54:	232d      	movs	r3, #45	@ 0x2d
 800ba56:	e000      	b.n	800ba5a <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 800ba58:	232c      	movs	r3, #44	@ 0x2c
	}
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	370c      	adds	r7, #12
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba64:	4770      	bx	lr
 800ba66:	bf00      	nop

0800ba68 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3b01      	subs	r3, #1
 800ba74:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba76:	f200 8089 	bhi.w	800bb8c <inv_icm20948_sensor_android_2_sensor_type+0x124>
 800ba7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ba80 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 800ba7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba80:	0800bb3d 	.word	0x0800bb3d
 800ba84:	0800bb6d 	.word	0x0800bb6d
 800ba88:	0800bb85 	.word	0x0800bb85
 800ba8c:	0800bb41 	.word	0x0800bb41
 800ba90:	0800bb8d 	.word	0x0800bb8d
 800ba94:	0800bb8d 	.word	0x0800bb8d
 800ba98:	0800bb8d 	.word	0x0800bb8d
 800ba9c:	0800bb8d 	.word	0x0800bb8d
 800baa0:	0800bb7d 	.word	0x0800bb7d
 800baa4:	0800bb81 	.word	0x0800bb81
 800baa8:	0800bb65 	.word	0x0800bb65
 800baac:	0800bb8d 	.word	0x0800bb8d
 800bab0:	0800bb8d 	.word	0x0800bb8d
 800bab4:	0800bb4d 	.word	0x0800bb4d
 800bab8:	0800bb61 	.word	0x0800bb61
 800babc:	0800bb51 	.word	0x0800bb51
 800bac0:	0800bb71 	.word	0x0800bb71
 800bac4:	0800bb59 	.word	0x0800bb59
 800bac8:	0800bb5d 	.word	0x0800bb5d
 800bacc:	0800bb69 	.word	0x0800bb69
 800bad0:	0800bb8d 	.word	0x0800bb8d
 800bad4:	0800bb8d 	.word	0x0800bb8d
 800bad8:	0800bb8d 	.word	0x0800bb8d
 800badc:	0800bb8d 	.word	0x0800bb8d
 800bae0:	0800bb8d 	.word	0x0800bb8d
 800bae4:	0800bb8d 	.word	0x0800bb8d
 800bae8:	0800bb8d 	.word	0x0800bb8d
 800baec:	0800bb8d 	.word	0x0800bb8d
 800baf0:	0800bb8d 	.word	0x0800bb8d
 800baf4:	0800bb8d 	.word	0x0800bb8d
 800baf8:	0800bb8d 	.word	0x0800bb8d
 800bafc:	0800bb8d 	.word	0x0800bb8d
 800bb00:	0800bb8d 	.word	0x0800bb8d
 800bb04:	0800bb8d 	.word	0x0800bb8d
 800bb08:	0800bb8d 	.word	0x0800bb8d
 800bb0c:	0800bb8d 	.word	0x0800bb8d
 800bb10:	0800bb8d 	.word	0x0800bb8d
 800bb14:	0800bb8d 	.word	0x0800bb8d
 800bb18:	0800bb8d 	.word	0x0800bb8d
 800bb1c:	0800bb8d 	.word	0x0800bb8d
 800bb20:	0800bb79 	.word	0x0800bb79
 800bb24:	0800bb45 	.word	0x0800bb45
 800bb28:	0800bb49 	.word	0x0800bb49
 800bb2c:	0800bb8d 	.word	0x0800bb8d
 800bb30:	0800bb89 	.word	0x0800bb89
 800bb34:	0800bb75 	.word	0x0800bb75
 800bb38:	0800bb55 	.word	0x0800bb55
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	e026      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 800bb40:	2301      	movs	r3, #1
 800bb42:	e024      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800bb44:	2302      	movs	r3, #2
 800bb46:	e022      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800bb48:	2303      	movs	r3, #3
 800bb4a:	e020      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800bb4c:	2304      	movs	r3, #4
 800bb4e:	e01e      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800bb50:	2305      	movs	r3, #5
 800bb52:	e01c      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800bb54:	2306      	movs	r3, #6
 800bb56:	e01a      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800bb58:	2307      	movs	r3, #7
 800bb5a:	e018      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 800bb5c:	2308      	movs	r3, #8
 800bb5e:	e016      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800bb60:	2309      	movs	r3, #9
 800bb62:	e014      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800bb64:	230a      	movs	r3, #10
 800bb66:	e012      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800bb68:	230b      	movs	r3, #11
 800bb6a:	e010      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800bb6c:	230c      	movs	r3, #12
 800bb6e:	e00e      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800bb70:	230d      	movs	r3, #13
 800bb72:	e00c      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800bb74:	230e      	movs	r3, #14
 800bb76:	e00a      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800bb78:	230f      	movs	r3, #15
 800bb7a:	e008      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 800bb7c:	2310      	movs	r3, #16
 800bb7e:	e006      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800bb80:	2311      	movs	r3, #17
 800bb82:	e004      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 800bb84:	2312      	movs	r3, #18
 800bb86:	e002      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 800bb88:	2313      	movs	r3, #19
 800bb8a:	e000      	b.n	800bb8e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 800bb8c:	2314      	movs	r3, #20
	}
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	370c      	adds	r7, #12
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr
 800bb9a:	bf00      	nop

0800bb9c <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
 800bba4:	460b      	mov	r3, r1
 800bba6:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 800bba8:	78fb      	ldrb	r3, [r7, #3]
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f7ff ff5c 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 800bbb4:	7bfb      	ldrb	r3, [r7, #15]
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	4413      	add	r3, r2
 800bbba:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800bbbe:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d00b      	beq.n	800bbe6 <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	441a      	add	r2, r3
 800bbd4:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 800bbd8:	3a01      	subs	r2, #1
 800bbda:	b2d1      	uxtb	r1, r2
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	4413      	add	r3, r2
 800bbe0:	460a      	mov	r2, r1
 800bbe2:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 800bbe6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 800bbfa:	683a      	ldr	r2, [r7, #0]
 800bbfc:	2100      	movs	r1, #0
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f7ff febc 	bl	800b97c <inv_icm20948_read_reg_one>
 800bc04:	4603      	mov	r3, r0
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3708      	adds	r7, #8
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}
	...

0800bc10 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b082      	sub	sp, #8
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bc1e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2200      	movs	r2, #0
 800bc36:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800bc40:	2209      	movs	r2, #9
 800bc42:	2100      	movs	r1, #0
 800bc44:	4618      	mov	r0, r3
 800bc46:	f008 f9df 	bl	8014008 <memset>
	s->mounting_matrix[0] = 1;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2201      	movs	r2, #1
 800bc56:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bc68:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bc72:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bc7c:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800bc86:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800bc9c <inv_icm20948_init_matrix+0x8c>
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f7fc f9b9 	bl	8008004 <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 800bc92:	bf00      	nop
 800bc94:	3708      	adds	r7, #8
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
 800bc9a:	bf00      	nop
 800bc9c:	00000000 	.word	0x00000000

0800bca0 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f7f9 fa43 	bl	8005134 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f002 f957 	bl	800df62 <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f7f7 fd21 	bl	80036fc <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800bcca:	2300      	movs	r3, #0
 800bccc:	60fb      	str	r3, [r7, #12]
 800bcce:	e010      	b.n	800bcf2 <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800bcd0:	68f8      	ldr	r0, [r7, #12]
 800bcd2:	f7ff fec9 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	687a      	ldr	r2, [r7, #4]
 800bcda:	3359      	adds	r3, #89	@ 0x59
 800bcdc:	00db      	lsls	r3, r3, #3
 800bcde:	18d1      	adds	r1, r2, r3
 800bce0:	f04f 0200 	mov.w	r2, #0
 800bce4:	f04f 0300 	mov.w	r3, #0
 800bce8:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	3301      	adds	r3, #1
 800bcf0:	60fb      	str	r3, [r7, #12]
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2b32      	cmp	r3, #50	@ 0x32
 800bcf6:	ddeb      	ble.n	800bcd0 <inv_icm20948_init_structure+0x30>
		
	return 0;
 800bcf8:	2300      	movs	r3, #0
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3710      	adds	r7, #16
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}

0800bd02 <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800bd02:	b580      	push	{r7, lr}
 800bd04:	b084      	sub	sp, #16
 800bd06:	af00      	add	r7, sp, #0
 800bd08:	60f8      	str	r0, [r7, #12]
 800bd0a:	60b9      	str	r1, [r7, #8]
 800bd0c:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	695b      	ldr	r3, [r3, #20]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d00b      	beq.n	800bd2e <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	68ba      	ldr	r2, [r7, #8]
 800bd1a:	2102      	movs	r1, #2
 800bd1c:	68f8      	ldr	r0, [r7, #12]
 800bd1e:	f7fb f96f 	bl	8007000 <inv_icm20948_initialize_lower_driver>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d00e      	beq.n	800bd46 <inv_icm20948_initialize+0x44>
			return -1;
 800bd28:	f04f 33ff 	mov.w	r3, #4294967295
 800bd2c:	e00c      	b.n	800bd48 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	68ba      	ldr	r2, [r7, #8]
 800bd32:	2101      	movs	r1, #1
 800bd34:	68f8      	ldr	r0, [r7, #12]
 800bd36:	f7fb f963 	bl	8007000 <inv_icm20948_initialize_lower_driver>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d002      	beq.n	800bd46 <inv_icm20948_initialize+0x44>
			return -1;
 800bd40:	f04f 33ff 	mov.w	r3, #4294967295
 800bd44:	e000      	b.n	800bd48 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 800bd46:	2300      	movs	r3, #0
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}

0800bd50 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b082      	sub	sp, #8
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 800bd58:	2101      	movs	r1, #1
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f7fb fd2a 	bl	80077b4 <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 800bd60:	2103      	movs	r1, #3
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f7fb fc30 	bl	80075c8 <inv_icm20948_set_gyro_fullscale>

	return 0;
 800bd68:	2300      	movs	r3, #0
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3708      	adds	r7, #8
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}

0800bd72 <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800bd72:	b580      	push	{r7, lr}
 800bd74:	b088      	sub	sp, #32
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	60f8      	str	r0, [r7, #12]
 800bd7a:	460b      	mov	r3, r1
 800bd7c:	607a      	str	r2, [r7, #4]
 800bd7e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800bd80:	2300      	movs	r3, #0
 800bd82:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800bd88:	7afb      	ldrb	r3, [r7, #11]
 800bd8a:	2b02      	cmp	r3, #2
 800bd8c:	d002      	beq.n	800bd94 <inv_icm20948_set_fsr+0x22>
 800bd8e:	7afb      	ldrb	r3, [r7, #11]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d128      	bne.n	800bde6 <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	2b02      	cmp	r3, #2
 800bd9a:	d102      	bne.n	800bda2 <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	76fb      	strb	r3, [r7, #27]
 800bda0:	e017      	b.n	800bdd2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b04      	cmp	r3, #4
 800bda8:	d102      	bne.n	800bdb0 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 800bdaa:	2301      	movs	r3, #1
 800bdac:	76fb      	strb	r3, [r7, #27]
 800bdae:	e010      	b.n	800bdd2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2b08      	cmp	r3, #8
 800bdb6:	d102      	bne.n	800bdbe <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 800bdb8:	2302      	movs	r3, #2
 800bdba:	76fb      	strb	r3, [r7, #27]
 800bdbc:	e009      	b.n	800bdd2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b10      	cmp	r3, #16
 800bdc4:	d102      	bne.n	800bdcc <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	76fb      	strb	r3, [r7, #27]
 800bdca:	e002      	b.n	800bdd2 <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 800bdcc:	f04f 33ff 	mov.w	r3, #4294967295
 800bdd0:	e03e      	b.n	800be50 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 800bdd2:	7efb      	ldrb	r3, [r7, #27]
 800bdd4:	4619      	mov	r1, r3
 800bdd6:	68f8      	ldr	r0, [r7, #12]
 800bdd8:	f7fb fcec 	bl	80077b4 <inv_icm20948_set_accel_fullscale>
 800bddc:	4602      	mov	r2, r0
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	4313      	orrs	r3, r2
 800bde2:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 800bde4:	e033      	b.n	800be4e <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bde6:	7afb      	ldrb	r3, [r7, #11]
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d005      	beq.n	800bdf8 <inv_icm20948_set_fsr+0x86>
 800bdec:	7afb      	ldrb	r3, [r7, #11]
 800bdee:	2b03      	cmp	r3, #3
 800bdf0:	d002      	beq.n	800bdf8 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bdf2:	7afb      	ldrb	r3, [r7, #11]
 800bdf4:	2b05      	cmp	r3, #5
 800bdf6:	d12a      	bne.n	800be4e <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	2bfa      	cmp	r3, #250	@ 0xfa
 800bdfe:	d102      	bne.n	800be06 <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 800be00:	2300      	movs	r3, #0
 800be02:	76bb      	strb	r3, [r7, #26]
 800be04:	e01a      	b.n	800be3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800be0e:	d102      	bne.n	800be16 <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 800be10:	2301      	movs	r3, #1
 800be12:	76bb      	strb	r3, [r7, #26]
 800be14:	e012      	b.n	800be3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800be1e:	d102      	bne.n	800be26 <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 800be20:	2302      	movs	r3, #2
 800be22:	76bb      	strb	r3, [r7, #26]
 800be24:	e00a      	b.n	800be3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800be2e:	d102      	bne.n	800be36 <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 800be30:	2303      	movs	r3, #3
 800be32:	76bb      	strb	r3, [r7, #26]
 800be34:	e002      	b.n	800be3c <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 800be36:	f04f 33ff 	mov.w	r3, #4294967295
 800be3a:	e009      	b.n	800be50 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 800be3c:	7ebb      	ldrb	r3, [r7, #26]
 800be3e:	4619      	mov	r1, r3
 800be40:	68f8      	ldr	r0, [r7, #12]
 800be42:	f7fb fbc1 	bl	80075c8 <inv_icm20948_set_gyro_fullscale>
 800be46:	4602      	mov	r2, r0
 800be48:	69fb      	ldr	r3, [r7, #28]
 800be4a:	4313      	orrs	r3, r2
 800be4c:	61fb      	str	r3, [r7, #28]
	}
	return result;
 800be4e:	69fb      	ldr	r3, [r7, #28]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3720      	adds	r7, #32
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b088      	sub	sp, #32
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	60f8      	str	r0, [r7, #12]
 800be60:	460b      	mov	r3, r1
 800be62:	607a      	str	r2, [r7, #4]
 800be64:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800be66:	7afb      	ldrb	r3, [r7, #11]
 800be68:	2b02      	cmp	r3, #2
 800be6a:	d002      	beq.n	800be72 <inv_icm20948_get_fsr+0x1a>
 800be6c:	7afb      	ldrb	r3, [r7, #11]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d127      	bne.n	800bec2 <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 800be76:	68f8      	ldr	r0, [r7, #12]
 800be78:	f7fb fcca 	bl	8007810 <inv_icm20948_get_accel_fullscale>
 800be7c:	4603      	mov	r3, r0
 800be7e:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d103      	bne.n	800be8e <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	2202      	movs	r2, #2
 800be8a:	701a      	strb	r2, [r3, #0]
 800be8c:	e017      	b.n	800bebe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	2b01      	cmp	r3, #1
 800be92:	d103      	bne.n	800be9c <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	2204      	movs	r2, #4
 800be98:	701a      	strb	r2, [r3, #0]
 800be9a:	e010      	b.n	800bebe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	2b02      	cmp	r3, #2
 800bea0:	d103      	bne.n	800beaa <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	2208      	movs	r2, #8
 800bea6:	701a      	strb	r2, [r3, #0]
 800bea8:	e009      	b.n	800bebe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	2b03      	cmp	r3, #3
 800beae:	d103      	bne.n	800beb8 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	2210      	movs	r2, #16
 800beb4:	701a      	strb	r2, [r3, #0]
 800beb6:	e002      	b.n	800bebe <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 800beb8:	f04f 33ff 	mov.w	r3, #4294967295
 800bebc:	e036      	b.n	800bf2c <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 800bebe:	2301      	movs	r3, #1
 800bec0:	e034      	b.n	800bf2c <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bec2:	7afb      	ldrb	r3, [r7, #11]
 800bec4:	2b01      	cmp	r3, #1
 800bec6:	d005      	beq.n	800bed4 <inv_icm20948_get_fsr+0x7c>
 800bec8:	7afb      	ldrb	r3, [r7, #11]
 800beca:	2b03      	cmp	r3, #3
 800becc:	d002      	beq.n	800bed4 <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bece:	7afb      	ldrb	r3, [r7, #11]
 800bed0:	2b05      	cmp	r3, #5
 800bed2:	d12a      	bne.n	800bf2a <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 800bed8:	68f8      	ldr	r0, [r7, #12]
 800beda:	f7fb fb94 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 800bede:	4603      	mov	r3, r0
 800bee0:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 800bee2:	69bb      	ldr	r3, [r7, #24]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d103      	bne.n	800bef0 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	22fa      	movs	r2, #250	@ 0xfa
 800beec:	801a      	strh	r2, [r3, #0]
 800beee:	e01a      	b.n	800bf26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	2b01      	cmp	r3, #1
 800bef4:	d104      	bne.n	800bf00 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 800bef6:	69fb      	ldr	r3, [r7, #28]
 800bef8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800befc:	801a      	strh	r2, [r3, #0]
 800befe:	e012      	b.n	800bf26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 800bf00:	69bb      	ldr	r3, [r7, #24]
 800bf02:	2b02      	cmp	r3, #2
 800bf04:	d104      	bne.n	800bf10 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 800bf06:	69fb      	ldr	r3, [r7, #28]
 800bf08:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800bf0c:	801a      	strh	r2, [r3, #0]
 800bf0e:	e00a      	b.n	800bf26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	2b03      	cmp	r3, #3
 800bf14:	d104      	bne.n	800bf20 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 800bf16:	69fb      	ldr	r3, [r7, #28]
 800bf18:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800bf1c:	801a      	strh	r2, [r3, #0]
 800bf1e:	e002      	b.n	800bf26 <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 800bf20:	f04f 33ff 	mov.w	r3, #4294967295
 800bf24:	e002      	b.n	800bf2c <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 800bf26:	2302      	movs	r3, #2
 800bf28:	e000      	b.n	800bf2c <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 800bf2a:	2300      	movs	r3, #0
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3720      	adds	r7, #32
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b08c      	sub	sp, #48	@ 0x30
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	60f8      	str	r0, [r7, #12]
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	607a      	str	r2, [r7, #4]
 800bf40:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 800bf42:	2300      	movs	r3, #0
 800bf44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800bf46:	7afb      	ldrb	r3, [r7, #11]
 800bf48:	2b0c      	cmp	r3, #12
 800bf4a:	d876      	bhi.n	800c03a <inv_icm20948_set_bias+0x106>
 800bf4c:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <inv_icm20948_set_bias+0x20>)
 800bf4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf52:	bf00      	nop
 800bf54:	0800bf89 	.word	0x0800bf89
 800bf58:	0800bfbf 	.word	0x0800bfbf
 800bf5c:	0800c03b 	.word	0x0800c03b
 800bf60:	0800c03b 	.word	0x0800c03b
 800bf64:	0800c017 	.word	0x0800c017
 800bf68:	0800bfbf 	.word	0x0800bfbf
 800bf6c:	0800c03b 	.word	0x0800c03b
 800bf70:	0800c03b 	.word	0x0800c03b
 800bf74:	0800c03b 	.word	0x0800c03b
 800bf78:	0800c03b 	.word	0x0800c03b
 800bf7c:	0800c03b 	.word	0x0800c03b
 800bf80:	0800c03b 	.word	0x0800c03b
 800bf84:	0800c017 	.word	0x0800c017
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bf88:	f107 031c 	add.w	r3, r7, #28
 800bf8c:	220c      	movs	r2, #12
 800bf8e:	6879      	ldr	r1, [r7, #4]
 800bf90:	4618      	mov	r0, r3
 800bf92:	f008 f8d3 	bl	801413c <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 800bf96:	69fb      	ldr	r3, [r7, #28]
 800bf98:	025b      	lsls	r3, r3, #9
 800bf9a:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 800bf9c:	6a3b      	ldr	r3, [r7, #32]
 800bf9e:	025b      	lsls	r3, r3, #9
 800bfa0:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 800bfa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa4:	025b      	lsls	r3, r3, #9
 800bfa6:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 800bfa8:	f107 0310 	add.w	r3, r7, #16
 800bfac:	4619      	mov	r1, r3
 800bfae:	68f8      	ldr	r0, [r7, #12]
 800bfb0:	f7fa fdac 	bl	8006b0c <inv_icm20948_ctrl_set_acc_bias>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bfbc:	e041      	b.n	800c042 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bfbe:	f107 031c 	add.w	r3, r7, #28
 800bfc2:	220c      	movs	r2, #12
 800bfc4:	6879      	ldr	r1, [r7, #4]
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f008 f8b8 	bl	801413c <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800bfcc:	68f8      	ldr	r0, [r7, #12]
 800bfce:	f7fb fb1a 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	f1c3 0306 	rsb	r3, r3, #6
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 800bfdc:	69fa      	ldr	r2, [r7, #28]
 800bfde:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bfe2:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe6:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 800bfe8:	6a3a      	ldr	r2, [r7, #32]
 800bfea:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bfee:	fa02 f303 	lsl.w	r3, r2, r3
 800bff2:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 800bff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bff6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bffa:	fa02 f303 	lsl.w	r3, r2, r3
 800bffe:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 800c000:	f107 0310 	add.w	r3, r7, #16
 800c004:	4619      	mov	r1, r3
 800c006:	68f8      	ldr	r0, [r7, #12]
 800c008:	f7fa fda3 	bl	8006b52 <inv_icm20948_ctrl_set_gyr_bias>
 800c00c:	4602      	mov	r2, r0
 800c00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c010:	4313      	orrs	r3, r2
 800c012:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800c014:	e015      	b.n	800c042 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800c016:	f107 031c 	add.w	r3, r7, #28
 800c01a:	220c      	movs	r2, #12
 800c01c:	6879      	ldr	r1, [r7, #4]
 800c01e:	4618      	mov	r0, r3
 800c020:	f008 f88c 	bl	801413c <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 800c024:	f107 031c 	add.w	r3, r7, #28
 800c028:	4619      	mov	r1, r3
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f7fa fdb4 	bl	8006b98 <inv_icm20948_ctrl_set_mag_bias>
 800c030:	4602      	mov	r2, r0
 800c032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c034:	4313      	orrs	r3, r2
 800c036:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800c038:	e003      	b.n	800c042 <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 800c03a:	f04f 33ff 	mov.w	r3, #4294967295
 800c03e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800c040:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 800c042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c044:	2b00      	cmp	r3, #0
 800c046:	d001      	beq.n	800c04c <inv_icm20948_set_bias+0x118>
 800c048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c04a:	e000      	b.n	800c04e <inv_icm20948_set_bias+0x11a>
 800c04c:	2301      	movs	r3, #1
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3730      	adds	r7, #48	@ 0x30
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop

0800c058 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b08c      	sub	sp, #48	@ 0x30
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	60f8      	str	r0, [r7, #12]
 800c060:	460b      	mov	r3, r1
 800c062:	607a      	str	r2, [r7, #4]
 800c064:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 800c066:	2300      	movs	r3, #0
 800c068:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800c06a:	7afb      	ldrb	r3, [r7, #11]
 800c06c:	2b0c      	cmp	r3, #12
 800c06e:	d876      	bhi.n	800c15e <inv_icm20948_get_bias+0x106>
 800c070:	a201      	add	r2, pc, #4	@ (adr r2, 800c078 <inv_icm20948_get_bias+0x20>)
 800c072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c076:	bf00      	nop
 800c078:	0800c0ad 	.word	0x0800c0ad
 800c07c:	0800c0e3 	.word	0x0800c0e3
 800c080:	0800c15f 	.word	0x0800c15f
 800c084:	0800c15f 	.word	0x0800c15f
 800c088:	0800c13b 	.word	0x0800c13b
 800c08c:	0800c0e3 	.word	0x0800c0e3
 800c090:	0800c15f 	.word	0x0800c15f
 800c094:	0800c15f 	.word	0x0800c15f
 800c098:	0800c15f 	.word	0x0800c15f
 800c09c:	0800c15f 	.word	0x0800c15f
 800c0a0:	0800c15f 	.word	0x0800c15f
 800c0a4:	0800c15f 	.word	0x0800c15f
 800c0a8:	0800c13b 	.word	0x0800c13b
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 800c0ac:	f107 031c 	add.w	r3, r7, #28
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	68f8      	ldr	r0, [r7, #12]
 800c0b4:	f7fa fd00 	bl	8006ab8 <inv_icm20948_ctrl_get_acc_bias>
 800c0b8:	4602      	mov	r2, r0
 800c0ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 800c0c0:	69fb      	ldr	r3, [r7, #28]
 800c0c2:	125b      	asrs	r3, r3, #9
 800c0c4:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 800c0c6:	6a3b      	ldr	r3, [r7, #32]
 800c0c8:	125b      	asrs	r3, r3, #9
 800c0ca:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 800c0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ce:	125b      	asrs	r3, r3, #9
 800c0d0:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 800c0d2:	f107 0310 	add.w	r3, r7, #16
 800c0d6:	220c      	movs	r2, #12
 800c0d8:	4619      	mov	r1, r3
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f008 f82e 	bl	801413c <memcpy>
			break;
 800c0e0:	e041      	b.n	800c166 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 800c0e2:	f107 031c 	add.w	r3, r7, #28
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	68f8      	ldr	r0, [r7, #12]
 800c0ea:	f7fa fcf3 	bl	8006ad4 <inv_icm20948_ctrl_get_gyr_bias>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800c0f6:	68f8      	ldr	r0, [r7, #12]
 800c0f8:	f7fb fa85 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	f1c3 0306 	rsb	r3, r3, #6
 800c102:	b29b      	uxth	r3, r3
 800c104:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 800c106:	69fa      	ldr	r2, [r7, #28]
 800c108:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c10c:	fa42 f303 	asr.w	r3, r2, r3
 800c110:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 800c112:	6a3a      	ldr	r2, [r7, #32]
 800c114:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c118:	fa42 f303 	asr.w	r3, r2, r3
 800c11c:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 800c11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c120:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c124:	fa42 f303 	asr.w	r3, r2, r3
 800c128:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 800c12a:	f107 0310 	add.w	r3, r7, #16
 800c12e:	220c      	movs	r2, #12
 800c130:	4619      	mov	r1, r3
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f008 f802 	bl	801413c <memcpy>
			break;
 800c138:	e015      	b.n	800c166 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 800c13a:	f107 031c 	add.w	r3, r7, #28
 800c13e:	4619      	mov	r1, r3
 800c140:	68f8      	ldr	r0, [r7, #12]
 800c142:	f7fa fcd5 	bl	8006af0 <inv_icm20948_ctrl_get_mag_bias>
 800c146:	4602      	mov	r2, r0
 800c148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14a:	4313      	orrs	r3, r2
 800c14c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 800c14e:	f107 031c 	add.w	r3, r7, #28
 800c152:	220c      	movs	r2, #12
 800c154:	4619      	mov	r1, r3
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f007 fff0 	bl	801413c <memcpy>
			break;
 800c15c:	e003      	b.n	800c166 <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 800c15e:	f04f 33ff 	mov.w	r3, #4294967295
 800c162:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800c164:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 800c166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d001      	beq.n	800c170 <inv_icm20948_get_bias+0x118>
 800c16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c16e:	e000      	b.n	800c172 <inv_icm20948_get_bias+0x11a>
 800c170:	230c      	movs	r3, #12
}
 800c172:	4618      	mov	r0, r3
 800c174:	3730      	adds	r7, #48	@ 0x30
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop

0800c17c <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b082      	sub	sp, #8
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	460b      	mov	r3, r1
 800c186:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 800c190:	78fb      	ldrb	r3, [r7, #3]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d004      	beq.n	800c1a0 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f7fa ff1d 	bl	8006fd6 <inv_icm20948_enter_low_noise_mode>
 800c19c:	4603      	mov	r3, r0
 800c19e:	e003      	b.n	800c1a8 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f7fa ff03 	bl	8006fac <inv_icm20948_enter_duty_cycle_mode>
 800c1a6:	4603      	mov	r3, r0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b083      	sub	sp, #12
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	701a      	strb	r2, [r3, #0]
	return 1;
 800c1c0:	2301      	movs	r3, #1
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	370c      	adds	r7, #12
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr

0800c1ce <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 800c1ce:	b480      	push	{r7}
 800c1d0:	b085      	sub	sp, #20
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 800c1d8:	2300      	movs	r3, #0
 800c1da:	73fb      	strb	r3, [r7, #15]
 800c1dc:	e00d      	b.n	800c1fa <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 800c1de:	7bfb      	ldrb	r3, [r7, #15]
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	4413      	add	r3, r2
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	1799      	asrs	r1, r3, #30
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
 800c1ec:	687a      	ldr	r2, [r7, #4]
 800c1ee:	4413      	add	r3, r2
 800c1f0:	b24a      	sxtb	r2, r1
 800c1f2:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 800c1f4:	7bfb      	ldrb	r3, [r7, #15]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	73fb      	strb	r3, [r7, #15]
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
 800c1fc:	2b08      	cmp	r3, #8
 800c1fe:	d9ee      	bls.n	800c1de <DmpDriver_convertion+0x10>
}
 800c200:	bf00      	nop
 800c202:	bf00      	nop
 800c204:	3714      	adds	r7, #20
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
	...

0800c210 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b098      	sub	sp, #96	@ 0x60
 800c214:	af00      	add	r7, sp, #0
 800c216:	60f8      	str	r0, [r7, #12]
 800c218:	60b9      	str	r1, [r7, #8]
 800c21a:	4613      	mov	r3, r2
 800c21c:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 800c21e:	2300      	movs	r3, #0
 800c220:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 800c222:	79fb      	ldrb	r3, [r7, #7]
 800c224:	2b0c      	cmp	r3, #12
 800c226:	d002      	beq.n	800c22e <inv_icm20948_set_matrix+0x1e>
 800c228:	79fb      	ldrb	r3, [r7, #7]
 800c22a:	2b04      	cmp	r3, #4
 800c22c:	d134      	bne.n	800c298 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 800c22e:	2300      	movs	r3, #0
 800c230:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c232:	e016      	b.n	800c262 <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800c234:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	68ba      	ldr	r2, [r7, #8]
 800c23a:	4413      	add	r3, r2
 800c23c:	edd3 7a00 	vldr	s15, [r3]
 800c240:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800c350 <inv_icm20948_set_matrix+0x140>
 800c244:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c24c:	ee17 2a90 	vmov	r2, s15
 800c250:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c252:	009b      	lsls	r3, r3, #2
 800c254:	3360      	adds	r3, #96	@ 0x60
 800c256:	443b      	add	r3, r7
 800c258:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 800c25c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c25e:	3301      	adds	r3, #1
 800c260:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c262:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c264:	2b08      	cmp	r3, #8
 800c266:	dde5      	ble.n	800c234 <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c26e:	f107 0210 	add.w	r2, r7, #16
 800c272:	4611      	mov	r1, r2
 800c274:	4618      	mov	r0, r3
 800c276:	f7ff ffaa 	bl	800c1ce <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c286:	461a      	mov	r2, r3
 800c288:	68f8      	ldr	r0, [r7, #12]
 800c28a:	f7f8 f99f 	bl	80045cc <inv_icm20948_compass_dmp_cal>
 800c28e:	4602      	mov	r2, r0
 800c290:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c292:	4313      	orrs	r3, r2
 800c294:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c296:	e055      	b.n	800c344 <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 800c298:	79fb      	ldrb	r3, [r7, #7]
 800c29a:	2b02      	cmp	r3, #2
 800c29c:	d00b      	beq.n	800c2b6 <inv_icm20948_set_matrix+0xa6>
 800c29e:	79fb      	ldrb	r3, [r7, #7]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d008      	beq.n	800c2b6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 800c2a4:	79fb      	ldrb	r3, [r7, #7]
 800c2a6:	2b03      	cmp	r3, #3
 800c2a8:	d005      	beq.n	800c2b6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800c2aa:	79fb      	ldrb	r3, [r7, #7]
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d002      	beq.n	800c2b6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800c2b0:	79fb      	ldrb	r3, [r7, #7]
 800c2b2:	2b05      	cmp	r3, #5
 800c2b4:	d146      	bne.n	800c344 <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2ba:	e016      	b.n	800c2ea <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800c2bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	68ba      	ldr	r2, [r7, #8]
 800c2c2:	4413      	add	r3, r2
 800c2c4:	edd3 7a00 	vldr	s15, [r3]
 800c2c8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800c350 <inv_icm20948_set_matrix+0x140>
 800c2cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c2d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c2d4:	ee17 2a90 	vmov	r2, s15
 800c2d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2da:	009b      	lsls	r3, r3, #2
 800c2dc:	3360      	adds	r3, #96	@ 0x60
 800c2de:	443b      	add	r3, r7
 800c2e0:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 800c2e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2ec:	2b08      	cmp	r3, #8
 800c2ee:	dde5      	ble.n	800c2bc <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c2f6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c2fa:	4611      	mov	r1, r2
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7ff ff66 	bl	800c1ce <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c308:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800c354 <inv_icm20948_set_matrix+0x144>
 800c30c:	4619      	mov	r1, r3
 800c30e:	68f8      	ldr	r0, [r7, #12]
 800c310:	f7fb fe78 	bl	8008004 <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 800c314:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800c318:	4619      	mov	r1, r3
 800c31a:	68f8      	ldr	r0, [r7, #12]
 800c31c:	f7fd fd3c 	bl	8009d98 <dmp_icm20948_set_B2S_matrix>
 800c320:	4602      	mov	r2, r0
 800c322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c324:	4313      	orrs	r3, r2
 800c326:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c334:	461a      	mov	r2, r3
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f7f8 f948 	bl	80045cc <inv_icm20948_compass_dmp_cal>
 800c33c:	4602      	mov	r2, r0
 800c33e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c340:	4313      	orrs	r3, r2
 800c342:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 800c344:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800c346:	4618      	mov	r0, r3
 800c348:	3760      	adds	r7, #96	@ 0x60
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop
 800c350:	4e800000 	.word	0x4e800000
 800c354:	00000000 	.word	0x00000000

0800c358 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b082      	sub	sp, #8
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c366:	4619      	mov	r1, r3
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f7fa ffa4 	bl	80072b6 <inv_icm20948_set_slave_compass_id>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b00      	cmp	r3, #0
 800c372:	d002      	beq.n	800c37a <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 800c374:	f04f 33ff 	mov.w	r3, #4294967295
 800c378:	e000      	b.n	800c37c <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3708      	adds	r7, #8
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 800c38c:	2280      	movs	r2, #128	@ 0x80
 800c38e:	2106      	movs	r1, #6
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f001 fee1 	bl	800e158 <inv_icm20948_write_single_mems_reg>
 800c396:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 800c398:	4803      	ldr	r0, [pc, #12]	@ (800c3a8 <inv_icm20948_soft_reset+0x24>)
 800c39a:	f7f5 feed 	bl	8002178 <inv_icm20948_sleep_us>
	return rc;
 800c39e:	68fb      	ldr	r3, [r7, #12]
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3710      	adds	r7, #16
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}
 800c3a8:	000186a0 	.word	0x000186a0

0800c3ac <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b086      	sub	sp, #24
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	60f8      	str	r0, [r7, #12]
 800c3b4:	460b      	mov	r3, r1
 800c3b6:	607a      	str	r2, [r7, #4]
 800c3b8:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c3ba:	7afb      	ldrb	r3, [r7, #11]
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f7ff faef 	bl	800b9a0 <sensor_type_2_android_sensor>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	b2da      	uxtb	r2, r3
 800c3ca:	7dfb      	ldrb	r3, [r7, #23]
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f7f9 fd52 	bl	8005e78 <inv_icm20948_ctrl_enable_sensor>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d002      	beq.n	800c3e0 <inv_icm20948_enable_sensor+0x34>
		return -1;
 800c3da:	f04f 33ff 	mov.w	r3, #4294967295
 800c3de:	e00e      	b.n	800c3fe <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10a      	bne.n	800c3fc <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 800c3e6:	7afb      	ldrb	r3, [r7, #11]
 800c3e8:	68fa      	ldr	r2, [r7, #12]
 800c3ea:	3359      	adds	r3, #89	@ 0x59
 800c3ec:	00db      	lsls	r3, r3, #3
 800c3ee:	18d1      	adds	r1, r2, r3
 800c3f0:	f04f 0200 	mov.w	r2, #0
 800c3f4:	f04f 0300 	mov.w	r3, #0
 800c3f8:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 800c3fc:	2300      	movs	r3, #0
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3718      	adds	r7, #24
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}

0800c406 <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 800c406:	b5b0      	push	{r4, r5, r7, lr}
 800c408:	b086      	sub	sp, #24
 800c40a:	af00      	add	r7, sp, #0
 800c40c:	60f8      	str	r0, [r7, #12]
 800c40e:	460b      	mov	r3, r1
 800c410:	607a      	str	r2, [r7, #4]
 800c412:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c414:	7afb      	ldrb	r3, [r7, #11]
 800c416:	4618      	mov	r0, r3
 800c418:	f7ff fac2 	bl	800b9a0 <sensor_type_2_android_sensor>
 800c41c:	4603      	mov	r3, r0
 800c41e:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	b29a      	uxth	r2, r3
 800c424:	7dfb      	ldrb	r3, [r7, #23]
 800c426:	4619      	mov	r1, r3
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f7f9 fa51 	bl	80058d0 <inv_icm20948_set_odr>
 800c42e:	4603      	mov	r3, r0
 800c430:	2b00      	cmp	r3, #0
 800c432:	d002      	beq.n	800c43a <inv_icm20948_set_sensor_period+0x34>
		return -1;
 800c434:	f04f 33ff 	mov.w	r3, #4294967295
 800c438:	e01a      	b.n	800c470 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 800c43a:	7afb      	ldrb	r3, [r7, #11]
 800c43c:	68fa      	ldr	r2, [r7, #12]
 800c43e:	3359      	adds	r3, #89	@ 0x59
 800c440:	00db      	lsls	r3, r3, #3
 800c442:	18d1      	adds	r1, r2, r3
 800c444:	f04f 0200 	mov.w	r2, #0
 800c448:	f04f 0300 	mov.w	r3, #0
 800c44c:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c456:	fb03 f202 	mul.w	r2, r3, r2
 800c45a:	7afb      	ldrb	r3, [r7, #11]
 800c45c:	2100      	movs	r1, #0
 800c45e:	4614      	mov	r4, r2
 800c460:	460d      	mov	r5, r1
 800c462:	68fa      	ldr	r2, [r7, #12]
 800c464:	3339      	adds	r3, #57	@ 0x39
 800c466:	011b      	lsls	r3, r3, #4
 800c468:	4413      	add	r3, r2
 800c46a:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 800c46e:	2300      	movs	r3, #0
}
 800c470:	4618      	mov	r0, r3
 800c472:	3718      	adds	r7, #24
 800c474:	46bd      	mov	sp, r7
 800c476:	bdb0      	pop	{r4, r5, r7, pc}

0800c478 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b084      	sub	sp, #16
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
 800c480:	460b      	mov	r3, r1
 800c482:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 800c484:	887b      	ldrh	r3, [r7, #2]
 800c486:	4619      	mov	r1, r3
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f7fa f99d 	bl	80067c8 <inv_icm20948_ctrl_set_batch_timeout_ms>
 800c48e:	4603      	mov	r3, r0
 800c490:	2b00      	cmp	r3, #0
 800c492:	d109      	bne.n	800c4a8 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 800c494:	2101      	movs	r1, #1
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f7fa f941 	bl	800671e <inv_icm20948_ctrl_enable_batch>
 800c49c:	60f8      	str	r0, [r7, #12]
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d00b      	beq.n	800c4bc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	e00a      	b.n	800c4be <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	f7fa f937 	bl	800671e <inv_icm20948_ctrl_enable_batch>
 800c4b0:	60f8      	str	r0, [r7, #12]
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d001      	beq.n	800c4bc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	e000      	b.n	800c4be <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 800c4bc:	2300      	movs	r3, #0
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3710      	adds	r7, #16
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}

0800c4c6 <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 800c4c6:	b580      	push	{r7, lr}
 800c4c8:	b084      	sub	sp, #16
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	60f8      	str	r0, [r7, #12]
 800c4ce:	60b9      	str	r1, [r7, #8]
 800c4d0:	4613      	mov	r3, r2
 800c4d2:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 800c4d4:	88fa      	ldrh	r2, [r7, #6]
 800c4d6:	2390      	movs	r3, #144	@ 0x90
 800c4d8:	68b9      	ldr	r1, [r7, #8]
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	f7fd fd37 	bl	8009f4e <inv_icm20948_firmware_load>
 800c4e0:	4603      	mov	r3, r0
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3710      	adds	r7, #16
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}
	...

0800c4ec <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	b083      	sub	sp, #12
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	71fb      	strb	r3, [r7, #7]
	switch(id)
 800c4f6:	79fb      	ldrb	r3, [r7, #7]
 800c4f8:	3b11      	subs	r3, #17
 800c4fa:	2b1e      	cmp	r3, #30
 800c4fc:	bf8c      	ite	hi
 800c4fe:	2201      	movhi	r2, #1
 800c500:	2200      	movls	r2, #0
 800c502:	b2d2      	uxtb	r2, r2
 800c504:	2a00      	cmp	r2, #0
 800c506:	d10d      	bne.n	800c524 <inv_icm20948_is_streamed_sensor+0x38>
 800c508:	4a0a      	ldr	r2, [pc, #40]	@ (800c534 <inv_icm20948_is_streamed_sensor+0x48>)
 800c50a:	fa22 f303 	lsr.w	r3, r2, r3
 800c50e:	f003 0301 	and.w	r3, r3, #1
 800c512:	2b00      	cmp	r3, #0
 800c514:	bf14      	ite	ne
 800c516:	2301      	movne	r3, #1
 800c518:	2300      	moveq	r3, #0
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d001      	beq.n	800c524 <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 800c520:	2300      	movs	r3, #0
 800c522:	e000      	b.n	800c526 <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 800c524:	2301      	movs	r3, #1
	}
}
 800c526:	4618      	mov	r0, r3
 800c528:	370c      	adds	r7, #12
 800c52a:	46bd      	mov	sp, r7
 800c52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c530:	4770      	bx	lr
 800c532:	bf00      	nop
 800c534:	71000007 	.word	0x71000007

0800c538 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 800c538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c53c:	b0b0      	sub	sp, #192	@ 0xc0
 800c53e:	af00      	add	r7, sp, #0
 800c540:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c542:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c544:	647a      	str	r2, [r7, #68]	@ 0x44
 800c546:	643b      	str	r3, [r7, #64]	@ 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 800c548:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c54c:	2366      	movs	r3, #102	@ 0x66
 800c54e:	461a      	mov	r2, r3
 800c550:	2100      	movs	r1, #0
 800c552:	f007 fd59 	bl	8014008 <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 800c556:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c55a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c55c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c55e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c560:	f7fe f936 	bl	800a7d0 <inv_icm20948_fifo_swmirror>
 800c564:	4603      	mov	r3, r0
 800c566:	2b00      	cmp	r3, #0
 800c568:	d026      	beq.n	800c5b8 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c56a:	2300      	movs	r3, #0
 800c56c:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c570:	e01c      	b.n	800c5ac <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 800c572:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c576:	4618      	mov	r0, r3
 800c578:	f7ff ffb8 	bl	800c4ec <inv_icm20948_is_streamed_sensor>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00f      	beq.n	800c5a2 <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c582:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c586:	4618      	mov	r0, r3
 800c588:	f7ff fa6e 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c58c:	4603      	mov	r3, r0
 800c58e:	4619      	mov	r1, r3
 800c590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c598:	3159      	adds	r1, #89	@ 0x59
 800c59a:	00c9      	lsls	r1, r1, #3
 800c59c:	4401      	add	r1, r0
 800c59e:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c5a2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c5ac:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5b0:	2b32      	cmp	r3, #50	@ 0x32
 800c5b2:	d9de      	bls.n	800c572 <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 800c5b4:	23ff      	movs	r3, #255	@ 0xff
 800c5b6:	e160      	b.n	800c87a <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c5be:	e156      	b.n	800c86e <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 800c5c0:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7ff ff91 	bl	800c4ec <inv_icm20948_is_streamed_sensor>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f000 8138 	beq.w	800c842 <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 800c5d2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5d6:	005b      	lsls	r3, r3, #1
 800c5d8:	3380      	adds	r3, #128	@ 0x80
 800c5da:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c5de:	4413      	add	r3, r2
 800c5e0:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	f000 813d 	beq.w	800c864 <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 800c5ea:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5ee:	005b      	lsls	r3, r3, #1
 800c5f0:	3380      	adds	r3, #128	@ 0x80
 800c5f2:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c5f6:	4413      	add	r3, r2
 800c5f8:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c5fc:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 800c600:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c604:	4618      	mov	r0, r3
 800c606:	f7ff fa2f 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c60a:	4603      	mov	r3, r0
 800c60c:	461a      	mov	r2, r3
 800c60e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c610:	4413      	add	r3, r2
 800c612:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 800c616:	2b00      	cmp	r3, #0
 800c618:	d069      	beq.n	800c6ee <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c61a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c61c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c620:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c624:	4618      	mov	r0, r3
 800c626:	f7ff fa1f 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c62a:	4603      	mov	r3, r0
 800c62c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c62e:	3359      	adds	r3, #89	@ 0x59
 800c630:	00db      	lsls	r3, r3, #3
 800c632:	4413      	add	r3, r2
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	1aa1      	subs	r1, r4, r2
 800c63a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c63c:	eb65 0303 	sbc.w	r3, r5, r3
 800c640:	63fb      	str	r3, [r7, #60]	@ 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c642:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c646:	2200      	movs	r2, #0
 800c648:	633b      	str	r3, [r7, #48]	@ 0x30
 800c64a:	637a      	str	r2, [r7, #52]	@ 0x34
 800c64c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c650:	4618      	mov	r0, r3
 800c652:	f7ff fa09 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c656:	4603      	mov	r3, r0
 800c658:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c65a:	3339      	adds	r3, #57	@ 0x39
 800c65c:	011b      	lsls	r3, r3, #4
 800c65e:	4413      	add	r3, r2
 800c660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c664:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c668:	4629      	mov	r1, r5
 800c66a:	fb02 f001 	mul.w	r0, r2, r1
 800c66e:	4621      	mov	r1, r4
 800c670:	fb01 f103 	mul.w	r1, r1, r3
 800c674:	4401      	add	r1, r0
 800c676:	4620      	mov	r0, r4
 800c678:	fba0 8902 	umull	r8, r9, r0, r2
 800c67c:	eb01 0309 	add.w	r3, r1, r9
 800c680:	4699      	mov	r9, r3
 800c682:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c686:	460b      	mov	r3, r1
 800c688:	ebb3 0308 	subs.w	r3, r3, r8
 800c68c:	603b      	str	r3, [r7, #0]
 800c68e:	4613      	mov	r3, r2
 800c690:	eb63 0309 	sbc.w	r3, r3, r9
 800c694:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c696:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c69a:	4618      	mov	r0, r3
 800c69c:	f7ff f9e4 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6a8:	3359      	adds	r3, #89	@ 0x59
 800c6aa:	00db      	lsls	r3, r3, #3
 800c6ac:	4413      	add	r3, r2
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c6b6:	4620      	mov	r0, r4
 800c6b8:	1880      	adds	r0, r0, r2
 800c6ba:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c6bc:	4628      	mov	r0, r5
 800c6be:	eb40 0303 	adc.w	r3, r0, r3
 800c6c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c6c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6c6:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c6ca:	00db      	lsls	r3, r3, #3
 800c6cc:	4413      	add	r3, r2
 800c6ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c6d2:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800c6d6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7ff f9c4 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6e6:	441a      	add	r2, r3
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 800c6ee:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7ff f9b8 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6fc:	3359      	adds	r3, #89	@ 0x59
 800c6fe:	00db      	lsls	r3, r3, #3
 800c700:	4413      	add	r3, r2
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	4313      	orrs	r3, r2
 800c708:	d169      	bne.n	800c7de <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c70a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c70e:	4618      	mov	r0, r3
 800c710:	f7ff f9aa 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c714:	4603      	mov	r3, r0
 800c716:	461c      	mov	r4, r3
 800c718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c71a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c71e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c720:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c724:	00db      	lsls	r3, r3, #3
 800c726:	4413      	add	r3, r2
 800c728:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 800c72c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c730:	4618      	mov	r0, r3
 800c732:	f7ff f999 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c736:	4603      	mov	r3, r0
 800c738:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c73a:	3339      	adds	r3, #57	@ 0x39
 800c73c:	011b      	lsls	r3, r3, #4
 800c73e:	4413      	add	r3, r2
 800c740:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c744:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c748:	2200      	movs	r2, #0
 800c74a:	623b      	str	r3, [r7, #32]
 800c74c:	627a      	str	r2, [r7, #36]	@ 0x24
 800c74e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c752:	4623      	mov	r3, r4
 800c754:	fb03 f201 	mul.w	r2, r3, r1
 800c758:	462b      	mov	r3, r5
 800c75a:	fb00 f303 	mul.w	r3, r0, r3
 800c75e:	4413      	add	r3, r2
 800c760:	4622      	mov	r2, r4
 800c762:	fba0 ab02 	umull	sl, fp, r0, r2
 800c766:	445b      	add	r3, fp
 800c768:	469b      	mov	fp, r3
 800c76a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c76e:	4618      	mov	r0, r3
 800c770:	f7ff f97a 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c774:	4603      	mov	r3, r0
 800c776:	4619      	mov	r1, r3
 800c778:	460b      	mov	r3, r1
 800c77a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c77c:	3359      	adds	r3, #89	@ 0x59
 800c77e:	00db      	lsls	r3, r3, #3
 800c780:	4413      	add	r3, r2
 800c782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c786:	ebb2 000a 	subs.w	r0, r2, sl
 800c78a:	61b8      	str	r0, [r7, #24]
 800c78c:	eb63 030b 	sbc.w	r3, r3, fp
 800c790:	61fb      	str	r3, [r7, #28]
 800c792:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c794:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c798:	00db      	lsls	r3, r3, #3
 800c79a:	4413      	add	r3, r2
 800c79c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c7a0:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c7a4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7ff f95d 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	461d      	mov	r5, r3
 800c7b2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff f956 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	461c      	mov	r4, r3
 800c7c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7c2:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 800c7c6:	011b      	lsls	r3, r3, #4
 800c7c8:	4413      	add	r3, r2
 800c7ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7d0:	0123      	lsls	r3, r4, #4
 800c7d2:	4413      	add	r3, r2
 800c7d4:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c7d8:	e9c3 0100 	strd	r0, r1, [r3]
 800c7dc:	e042      	b.n	800c864 <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 800c7de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c7e4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7ff f93d 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7f2:	3359      	adds	r3, #89	@ 0x59
 800c7f4:	00db      	lsls	r3, r3, #3
 800c7f6:	4413      	add	r3, r2
 800c7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fc:	1aa1      	subs	r1, r4, r2
 800c7fe:	6139      	str	r1, [r7, #16]
 800c800:	eb65 0303 	sbc.w	r3, r5, r3
 800c804:	617b      	str	r3, [r7, #20]
 800c806:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c80a:	2200      	movs	r2, #0
 800c80c:	60bb      	str	r3, [r7, #8]
 800c80e:	60fa      	str	r2, [r7, #12]
 800c810:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c814:	4618      	mov	r0, r3
 800c816:	f7ff f927 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c81a:	4603      	mov	r3, r0
 800c81c:	461c      	mov	r4, r3
 800c81e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c822:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c826:	f7f4 f9df 	bl	8000be8 <__aeabi_uldivmod>
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	4610      	mov	r0, r2
 800c830:	4619      	mov	r1, r3
 800c832:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c834:	0123      	lsls	r3, r4, #4
 800c836:	4413      	add	r3, r2
 800c838:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c83c:	e9c3 0100 	strd	r0, r1, [r3]
 800c840:	e010      	b.n	800c864 <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c842:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c846:	4618      	mov	r0, r3
 800c848:	f7ff f90e 	bl	800ba68 <inv_icm20948_sensor_android_2_sensor_type>
 800c84c:	4603      	mov	r3, r0
 800c84e:	461c      	mov	r4, r3
 800c850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c852:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c856:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c858:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c85c:	00db      	lsls	r3, r3, #3
 800c85e:	4413      	add	r3, r2
 800c860:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c864:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c868:	3301      	adds	r3, #1
 800c86a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c86e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c872:	2b32      	cmp	r3, #50	@ 0x32
 800c874:	f67f aea4 	bls.w	800c5c0 <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 800c878:	2300      	movs	r3, #0
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	37c0      	adds	r7, #192	@ 0xc0
 800c87e:	46bd      	mov	sp, r7
 800c880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c884 <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 800c884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c888:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c88c:	af02      	add	r7, sp, #8
 800c88e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c892:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c896:	6018      	str	r0, [r3, #0]
 800c898:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c89c:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800c8a0:	6019      	str	r1, [r3, #0]
 800c8a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8a6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800c8aa:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
	unsigned short header=0, header2 = 0; 
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
	int data_left_in_fifo=0;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	short short_data[3] = {0};
 800c8c4:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	6013      	str	r3, [r2, #0]
 800c8cc:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 800c8ce:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	6013      	str	r3, [r2, #0]
 800c8d6:	6053      	str	r3, [r2, #4]
 800c8d8:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 800c8da:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800c8de:	2300      	movs	r3, #0
 800c8e0:	6013      	str	r3, [r2, #0]
 800c8e2:	6053      	str	r3, [r2, #4]
 800c8e4:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
	int dummy_accuracy = 0;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	int accel_accuracy = 0;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	int compass_accuracy = 0;
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	float rv_accuracy = 0;
 800c8fe:	f04f 0300 	mov.w	r3, #0
 800c902:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	float gmrv_accuracy = 0;
 800c906:	f04f 0300 	mov.w	r3, #0
 800c90a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 800c90e:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800c912:	2300      	movs	r3, #0
 800c914:	6013      	str	r3, [r2, #0]
 800c916:	6053      	str	r3, [r2, #4]
 800c918:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 800c91a:	2300      	movs	r3, #0
 800c91c:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 800c920:	f207 2266 	addw	r2, r7, #614	@ 0x266
 800c924:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c928:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c92c:	4611      	mov	r1, r2
 800c92e:	6818      	ldr	r0, [r3, #0]
 800c930:	f7fd fbd5 	bl	800a0de <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0 | 0x08)) { //0x8 is the raw data ready int?
 800c934:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800c938:	b29b      	uxth	r3, r3
 800c93a:	f403 7385 	and.w	r3, r3, #266	@ 0x10a
 800c93e:	2b00      	cmp	r3, #0
 800c940:	f001 825f 	beq.w	800de02 <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 800c944:	f7f5 fc24 	bl	8002190 <inv_icm20948_get_time_us>
 800c948:	4602      	mov	r2, r0
 800c94a:	460b      	mov	r3, r1
 800c94c:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 800c950:	2300      	movs	r3, #0
 800c952:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 800c956:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800c95a:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 800c95e:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800c962:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c966:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c96a:	4623      	mov	r3, r4
 800c96c:	6800      	ldr	r0, [r0, #0]
 800c96e:	f7ff fde3 	bl	800c538 <inv_icm20948_updateTs>
 800c972:	4603      	mov	r3, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	f041 81d4 	bne.w	800dd22 <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 800c97a:	f001 b9c1 	b.w	800dd00 <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 800c97e:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 800c982:	f207 2262 	addw	r2, r7, #610	@ 0x262
 800c986:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 800c98a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c98e:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c992:	4623      	mov	r3, r4
 800c994:	6800      	ldr	r0, [r0, #0]
 800c996:	f7fd ff5f 	bl	800a858 <inv_icm20948_fifo_pop>
 800c99a:	4603      	mov	r3, r0
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	f041 81b9 	bne.w	800dd14 <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 800c9a2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800c9a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	f000 81f8 	beq.w	800cda0 <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 800c9b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9b8:	6818      	ldr	r0, [r3, #0]
 800c9ba:	f7fa fe24 	bl	8007606 <inv_icm20948_get_gyro_fullscale>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	4093      	lsls	r3, r2
 800c9c6:	ee07 3a90 	vmov	s15, r3
 800c9ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c9ce:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800cc98 <inv_icm20948_poll_sensor+0x414>
 800c9d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c9d6:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
					signed long  lRawGyroQ15[3] = {0};
 800c9da:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800c9de:	2300      	movs	r3, #0
 800c9e0:	6013      	str	r3, [r2, #0]
 800c9e2:	6053      	str	r3, [r2, #4]
 800c9e4:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 800c9e6:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	6013      	str	r3, [r2, #0]
 800c9ee:	6053      	str	r3, [r2, #4]
 800c9f0:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 800c9f2:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7fe f9b4 	bl	800ad64 <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 800c9fc:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800ca00:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 800ca04:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800ca08:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 800ca0c:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800ca10:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 800ca14:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800ca18:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 800cc9c <inv_icm20948_poll_sensor+0x418>
 800ca1c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ca20:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800ca24:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800ca28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca30:	eeb0 0a47 	vmov.f32	s0, s14
 800ca34:	6818      	ldr	r0, [r3, #0]
 800ca36:	f7fb fb71 	bl	800811c <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 800ca3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca42:	212b      	movs	r1, #43	@ 0x2b
 800ca44:	6818      	ldr	r0, [r3, #0]
 800ca46:	f7f8 f98c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d04f      	beq.n	800caf0 <inv_icm20948_poll_sensor+0x26c>
 800ca50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca58:	212b      	movs	r1, #43	@ 0x2b
 800ca5a:	6818      	ldr	r0, [r3, #0]
 800ca5c:	f7ff f89e 	bl	800bb9c <skip_sensor>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d144      	bne.n	800caf0 <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 800ca66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800ca74:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800ca78:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	f7fb f9ac 	bl	8007dda <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 800ca82:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800ca90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 800ca9e:	1884      	adds	r4, r0, r2
 800caa0:	66bc      	str	r4, [r7, #104]	@ 0x68
 800caa2:	eb41 0303 	adc.w	r3, r1, r3
 800caa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800caa8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800caac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800cab6:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 800caba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cabe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800cac8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cacc:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cad0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cad4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cad8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800cadc:	9301      	str	r3, [sp, #4]
 800cade:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800cae2:	9300      	str	r3, [sp, #0]
 800cae4:	6814      	ldr	r4, [r2, #0]
 800cae6:	4602      	mov	r2, r0
 800cae8:	460b      	mov	r3, r1
 800caea:	2103      	movs	r1, #3
 800caec:	6828      	ldr	r0, [r5, #0]
 800caee:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 800caf0:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800caf4:	4618      	mov	r0, r3
 800caf6:	f7fe f959 	bl	800adac <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 800cafa:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800cafe:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 800cb02:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800cb06:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 800cb0a:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800cb0e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 800cb12:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800cb16:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800cca0 <inv_icm20948_poll_sensor+0x41c>
 800cb1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800cb1e:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 800cb22:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 800cb26:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb2e:	eeb0 0a47 	vmov.f32	s0, s14
 800cb32:	6818      	ldr	r0, [r3, #0]
 800cb34:	f7fb faf2 	bl	800811c <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 800cb38:	f7fe fa4c 	bl	800afd4 <inv_icm20948_get_gyro_accuracy>
 800cb3c:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 800cb40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d010      	beq.n	800cb74 <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 800cb52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb5a:	681a      	ldr	r2, [r3, #0]
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
						s->new_accuracy = gyro_accuracy;
 800cb62:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb6a:	681a      	ldr	r2, [r3, #0]
 800cb6c:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800cb70:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 800cb74:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 800cb82:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d007      	beq.n	800cb9a <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 800cb8a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb92:	681a      	ldr	r2, [r3, #0]
 800cb94:	2301      	movs	r3, #1
 800cb96:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 800cb9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cba2:	2104      	movs	r1, #4
 800cba4:	6818      	ldr	r0, [r3, #0]
 800cba6:	f7f8 f8dc 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d07b      	beq.n	800cca8 <inv_icm20948_poll_sensor+0x424>
 800cbb0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cbb8:	2104      	movs	r1, #4
 800cbba:	6818      	ldr	r0, [r3, #0]
 800cbbc:	f7fe ffee 	bl	800bb9c <skip_sensor>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d170      	bne.n	800cca8 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 800cbc6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800cbca:	015b      	lsls	r3, r3, #5
 800cbcc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						lRawGyroQ15[1] <<= 5;
 800cbd0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800cbd4:	015b      	lsls	r3, r3, #5
 800cbd6:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
						lRawGyroQ15[2] <<= 5;
 800cbda:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800cbde:	015b      	lsls	r3, r3, #5
 800cbe0:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 800cbe4:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800cbe8:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800cbec:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	f7fe f8f1 	bl	800add8 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 800cbf6:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800cbfa:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800cca0 <inv_icm20948_poll_sensor+0x41c>
 800cbfe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800cc02:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800cc06:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cc0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc12:	eeb0 0a47 	vmov.f32	s0, s14
 800cc16:	6818      	ldr	r0, [r3, #0]
 800cc18:	f7fb fa80 	bl	800811c <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 800cc1c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 800cc2a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 800cc38:	1884      	adds	r4, r0, r2
 800cc3a:	663c      	str	r4, [r7, #96]	@ 0x60
 800cc3c:	eb41 0303 	adc.w	r3, r1, r3
 800cc40:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800cc50:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 800cc54:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 800cc62:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800cc70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc74:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800cc78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc7c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cc80:	9101      	str	r1, [sp, #4]
 800cc82:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	6814      	ldr	r4, [r2, #0]
 800cc8a:	4642      	mov	r2, r8
 800cc8c:	464b      	mov	r3, r9
 800cc8e:	2101      	movs	r1, #1
 800cc90:	6800      	ldr	r0, [r0, #0]
 800cc92:	47a0      	blx	r4
 800cc94:	e008      	b.n	800cca8 <inv_icm20948_poll_sensor+0x424>
 800cc96:	bf00      	nop
 800cc98:	437a0000 	.word	0x437a0000
 800cc9c:	47000000 	.word	0x47000000
 800cca0:	49800000 	.word	0x49800000
 800cca4:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 800cca8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccb0:	2110      	movs	r1, #16
 800ccb2:	6818      	ldr	r0, [r3, #0]
 800ccb4:	f7f8 f855 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d070      	beq.n	800cda0 <inv_icm20948_poll_sensor+0x51c>
 800ccbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccc6:	2110      	movs	r1, #16
 800ccc8:	6818      	ldr	r0, [r3, #0]
 800ccca:	f7fe ff67 	bl	800bb9c <skip_sensor>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d165      	bne.n	800cda0 <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 800ccd4:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800ccd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccdc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cce0:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 800cce2:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800cce6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ccee:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 800ccf0:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ccf4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccf8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ccfc:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 800ccfe:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 800cd02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cd0a:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 800cd0c:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800cd10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd14:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cd18:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 800cd1a:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 800cd1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd22:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cd26:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 800cd28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 800cd36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 800cd44:	1884      	adds	r4, r0, r2
 800cd46:	65bc      	str	r4, [r7, #88]	@ 0x58
 800cd48:	eb41 0303 	adc.w	r3, r1, r3
 800cd4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800cd5c:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 800cd60:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 800cd6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800cd7c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd80:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800cd84:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd88:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cd8c:	9101      	str	r1, [sp, #4]
 800cd8e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800cd92:	9300      	str	r3, [sp, #0]
 800cd94:	6814      	ldr	r4, [r2, #0]
 800cd96:	4642      	mov	r2, r8
 800cd98:	464b      	mov	r3, r9
 800cd9a:	2105      	movs	r1, #5
 800cd9c:	6800      	ldr	r0, [r0, #0]
 800cd9e:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 800cda0:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cda4:	b21b      	sxth	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f280 810d 	bge.w	800cfc6 <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 800cdac:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f7fd ffc1 	bl	800ad38 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 800cdb6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdbe:	212a      	movs	r1, #42	@ 0x2a
 800cdc0:	6818      	ldr	r0, [r3, #0]
 800cdc2:	f7f7 ffce 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d070      	beq.n	800ceae <inv_icm20948_poll_sensor+0x62a>
 800cdcc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdd4:	212a      	movs	r1, #42	@ 0x2a
 800cdd6:	6818      	ldr	r0, [r3, #0]
 800cdd8:	f7fe fee0 	bl	800bb9c <skip_sensor>
 800cddc:	4603      	mov	r3, r0
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d165      	bne.n	800ceae <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 800cde2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cde6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800cdf0:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800cdf4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	f7fa ffee 	bl	8007dda <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 800cdfe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce02:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	13da      	asrs	r2, r3, #15
 800ce0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce12:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 800ce14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce18:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	13da      	asrs	r2, r3, #15
 800ce20:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce28:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 800ce2a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce32:	689b      	ldr	r3, [r3, #8]
 800ce34:	13da      	asrs	r2, r3, #15
 800ce36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ce3e:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 800ce40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800ce4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 800ce5c:	1884      	adds	r4, r0, r2
 800ce5e:	653c      	str	r4, [r7, #80]	@ 0x50
 800ce60:	eb41 0303 	adc.w	r3, r1, r3
 800ce64:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800ce74:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 800ce78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800ce86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce8a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ce8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce92:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ce96:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ce9a:	9301      	str	r3, [sp, #4]
 800ce9c:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800cea0:	9300      	str	r3, [sp, #0]
 800cea2:	6814      	ldr	r4, [r2, #0]
 800cea4:	4602      	mov	r2, r0
 800cea6:	460b      	mov	r3, r1
 800cea8:	2102      	movs	r1, #2
 800ceaa:	6828      	ldr	r0, [r5, #0]
 800ceac:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800ceae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ceb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ceb6:	2101      	movs	r1, #1
 800ceb8:	6818      	ldr	r0, [r3, #0]
 800ceba:	f7f7 ff52 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d00a      	beq.n	800ceda <inv_icm20948_poll_sensor+0x656>
 800cec4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cec8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cecc:	2101      	movs	r1, #1
 800cece:	6818      	ldr	r0, [r3, #0]
 800ced0:	f7fe fe64 	bl	800bb9c <skip_sensor>
 800ced4:	4603      	mov	r3, r0
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d00a      	beq.n	800cef0 <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 800ceda:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cede:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cee2:	210a      	movs	r1, #10
 800cee4:	6818      	ldr	r0, [r3, #0]
 800cee6:	f7f7 ff3c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800ceea:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d06a      	beq.n	800cfc6 <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 800cef0:	f7fe f864 	bl	800afbc <inv_icm20948_get_accel_accuracy>
 800cef4:	4603      	mov	r3, r0
 800cef6:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 800cefa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cefe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf02:	6818      	ldr	r0, [r3, #0]
 800cf04:	f7fa fc84 	bl	8007810 <inv_icm20948_get_accel_fullscale>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	4093      	lsls	r3, r2
 800cf10:	ee07 3a90 	vmov	s15, r3
 800cf14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cf1c:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 800cca4 <inv_icm20948_poll_sensor+0x420>
 800cf20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cf24:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 800cf28:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 800cf2c:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cf30:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf38:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 800cf3c:	6818      	ldr	r0, [r3, #0]
 800cf3e:	f7fb f8ed 	bl	800811c <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 800cf42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf4a:	2101      	movs	r1, #1
 800cf4c:	6818      	ldr	r0, [r3, #0]
 800cf4e:	f7f7 ff08 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d036      	beq.n	800cfc6 <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 800cf58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800cf66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 800cf74:	1884      	adds	r4, r0, r2
 800cf76:	64bc      	str	r4, [r7, #72]	@ 0x48
 800cf78:	eb41 0303 	adc.w	r3, r1, r3
 800cf7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800cf8c:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 800cf90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800cf9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cfa2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cfa6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cfaa:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cfae:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800cfb2:	9301      	str	r3, [sp, #4]
 800cfb4:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800cfb8:	9300      	str	r3, [sp, #0]
 800cfba:	6814      	ldr	r4, [r2, #0]
 800cfbc:	4602      	mov	r2, r0
 800cfbe:	460b      	mov	r3, r1
 800cfc0:	2100      	movs	r1, #0
 800cfc2:	6828      	ldr	r0, [r5, #0]
 800cfc4:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 800cfc6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cfca:	f003 0320 	and.w	r3, r3, #32
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d069      	beq.n	800d0a6 <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 800cfd2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f7fd ff90 	bl	800aefc <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 800cfdc:	f7fe f806 	bl	800afec <inv_icm20948_get_mag_accuracy>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cfe6:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 800cfea:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 800cfee:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800cff2:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cff6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cffa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cffe:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 800d002:	6818      	ldr	r0, [r3, #0]
 800d004:	f7fb f88a 	bl	800811c <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 800d008:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d00c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d010:	2102      	movs	r1, #2
 800d012:	6818      	ldr	r0, [r3, #0]
 800d014:	f7f7 fea5 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d018:	4603      	mov	r3, r0
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d043      	beq.n	800d0a6 <inv_icm20948_poll_sensor+0x822>
 800d01e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d022:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d026:	2102      	movs	r1, #2
 800d028:	6818      	ldr	r0, [r3, #0]
 800d02a:	f7fe fdb7 	bl	800bb9c <skip_sensor>
 800d02e:	4603      	mov	r3, r0
 800d030:	2b00      	cmp	r3, #0
 800d032:	d138      	bne.n	800d0a6 <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 800d034:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d038:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800d042:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d046:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800d050:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d054:	1884      	adds	r4, r0, r2
 800d056:	643c      	str	r4, [r7, #64]	@ 0x40
 800d058:	eb41 0303 	adc.w	r3, r1, r3
 800d05c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d05e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d062:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d06c:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 800d070:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d074:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800d07e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d082:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d086:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d08a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d08e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800d092:	9301      	str	r3, [sp, #4]
 800d094:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 800d098:	9300      	str	r3, [sp, #0]
 800d09a:	6814      	ldr	r4, [r2, #0]
 800d09c:	4602      	mov	r2, r0
 800d09e:	460b      	mov	r3, r1
 800d0a0:	210c      	movs	r1, #12
 800d0a2:	6828      	ldr	r0, [r5, #0]
 800d0a4:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 800d0a6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d0aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	f000 80d5 	beq.w	800d25e <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 800d0b4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f7fd ff09 	bl	800aed0 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d0be:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800d0c2:	ee07 3a90 	vmov	s15, r3
 800d0c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0ca:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d0ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0d2:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d0d6:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800d0da:	ee07 3a90 	vmov	s15, r3
 800d0de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0e2:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d0e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0ea:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d0ee:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800d0f2:	ee07 3a90 	vmov	s15, r3
 800d0f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0fa:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d0fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d102:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 800d106:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d10a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d10e:	210e      	movs	r1, #14
 800d110:	6818      	ldr	r0, [r3, #0]
 800d112:	f7f7 fe26 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d116:	4603      	mov	r3, r0
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f000 80a0 	beq.w	800d25e <inv_icm20948_poll_sensor+0x9da>
 800d11e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d122:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d126:	210e      	movs	r1, #14
 800d128:	6818      	ldr	r0, [r3, #0]
 800d12a:	f7fe fd37 	bl	800bb9c <skip_sensor>
 800d12e:	4603      	mov	r3, r0
 800d130:	2b00      	cmp	r3, #0
 800d132:	f040 8094 	bne.w	800d25e <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 800d136:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800d13a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d13e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d142:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 800d144:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800d148:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d14c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d150:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 800d152:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800d156:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d15a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d15e:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 800d160:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d164:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d168:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d16c:	4611      	mov	r1, r2
 800d16e:	6818      	ldr	r0, [r3, #0]
 800d170:	f7f9 fcbe 	bl	8006af0 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d174:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d178:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	ee07 3a90 	vmov	s15, r3
 800d182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d186:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d18a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d18e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d192:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d196:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d19a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d19e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d1a2:	685b      	ldr	r3, [r3, #4]
 800d1a4:	ee07 3a90 	vmov	s15, r3
 800d1a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1ac:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d1b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d1b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1b8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d1bc:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d1c0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1c4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d1c8:	689b      	ldr	r3, [r3, #8]
 800d1ca:	ee07 3a90 	vmov	s15, r3
 800d1ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1d2:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 800d44c <inv_icm20948_poll_sensor+0xbc8>
 800d1d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d1da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1de:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d1e2:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 800d1e6:	f7fd ff01 	bl	800afec <inv_icm20948_get_mag_accuracy>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 800d1f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800d1fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d202:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 800d20c:	1884      	adds	r4, r0, r2
 800d20e:	63bc      	str	r4, [r7, #56]	@ 0x38
 800d210:	eb41 0303 	adc.w	r3, r1, r3
 800d214:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d216:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d21a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d224:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 800d228:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d22c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800d236:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d23a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d23e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d242:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d246:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800d24a:	9301      	str	r3, [sp, #4]
 800d24c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800d250:	9300      	str	r3, [sp, #0]
 800d252:	6814      	ldr	r4, [r2, #0]
 800d254:	4602      	mov	r2, r0
 800d256:	460b      	mov	r3, r1
 800d258:	2104      	movs	r1, #4
 800d25a:	6828      	ldr	r0, [r5, #0]
 800d25c:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 800d25e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d262:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d266:	2b00      	cmp	r3, #0
 800d268:	f000 820d 	beq.w	800d686 <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 800d26c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d270:	4618      	mov	r0, r3
 800d272:	f7fd fdeb 	bl	800ae4c <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 800d276:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d27a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d27e:	210f      	movs	r1, #15
 800d280:	6818      	ldr	r0, [r3, #0]
 800d282:	f7f7 fd6e 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d069      	beq.n	800d360 <inv_icm20948_poll_sensor+0xadc>
 800d28c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d290:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d294:	210f      	movs	r1, #15
 800d296:	6818      	ldr	r0, [r3, #0]
 800d298:	f7fe fc80 	bl	800bb9c <skip_sensor>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d15e      	bne.n	800d360 <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 800d2a2:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800d2a6:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d2aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d2b2:	6818      	ldr	r0, [r3, #0]
 800d2b4:	f7fa fdd4 	bl	8007e60 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 800d2b8:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800d2bc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2c0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d2c4:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 800d2c6:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 800d2ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2ce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d2d2:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 800d2d4:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 800d2d8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2dc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d2e0:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 800d2e2:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 800d2e6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2ea:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d2ee:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 800d2f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d2fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d302:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 800d30c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d310:	1884      	adds	r4, r0, r2
 800d312:	633c      	str	r4, [r7, #48]	@ 0x30
 800d314:	eb41 0303 	adc.w	r3, r1, r3
 800d318:	637b      	str	r3, [r7, #52]	@ 0x34
 800d31a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d31e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d328:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 800d32c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d330:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d33a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d33e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d342:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d346:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d34a:	2300      	movs	r3, #0
 800d34c:	9301      	str	r3, [sp, #4]
 800d34e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800d352:	9300      	str	r3, [sp, #0]
 800d354:	6814      	ldr	r4, [r2, #0]
 800d356:	4602      	mov	r2, r0
 800d358:	460b      	mov	r3, r1
 800d35a:	2109      	movs	r1, #9
 800d35c:	6828      	ldr	r0, [r5, #0]
 800d35e:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 800d360:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d364:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d368:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d36c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d370:	6818      	ldr	r0, [r3, #0]
 800d372:	f7f6 fa00 	bl	8003776 <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 800d376:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d37a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d37e:	2109      	movs	r1, #9
 800d380:	6818      	ldr	r0, [r3, #0]
 800d382:	f7f7 fcee 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d386:	4603      	mov	r3, r0
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f000 8086 	beq.w	800d49a <inv_icm20948_poll_sensor+0xc16>
 800d38e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d392:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d396:	2109      	movs	r1, #9
 800d398:	6818      	ldr	r0, [r3, #0]
 800d39a:	f7fe fbff 	bl	800bb9c <skip_sensor>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d17a      	bne.n	800d49a <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 800d3a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3a8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	ee07 3a90 	vmov	s15, r3
 800d3b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d3b6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d3ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d3be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3c2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d3c6:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 800d3ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3ce:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	ee07 3a90 	vmov	s15, r3
 800d3d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d3dc:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d3e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d3e4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3e8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d3ec:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 800d3f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3f4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d3f8:	689b      	ldr	r3, [r3, #8]
 800d3fa:	ee07 3a90 	vmov	s15, r3
 800d3fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d402:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d40a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d40e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d412:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 800d416:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d41a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d424:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d428:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800d432:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d436:	1884      	adds	r4, r0, r2
 800d438:	62bc      	str	r4, [r7, #40]	@ 0x28
 800d43a:	eb41 0303 	adc.w	r3, r1, r3
 800d43e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d440:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d444:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	e007      	b.n	800d45c <inv_icm20948_poll_sensor+0xbd8>
 800d44c:	37800000 	.word	0x37800000
 800d450:	00000000 	.word	0x00000000
 800d454:	47800000 	.word	0x47800000
 800d458:	4e000000 	.word	0x4e000000
 800d45c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d460:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 800d464:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d468:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d472:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d476:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d47a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d47e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d482:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d486:	9301      	str	r3, [sp, #4]
 800d488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d48c:	9300      	str	r3, [sp, #0]
 800d48e:	6814      	ldr	r4, [r2, #0]
 800d490:	4602      	mov	r2, r0
 800d492:	460b      	mov	r3, r1
 800d494:	2110      	movs	r1, #16
 800d496:	6828      	ldr	r0, [r5, #0]
 800d498:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 800d49a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d49e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d4a2:	210a      	movs	r1, #10
 800d4a4:	6818      	ldr	r0, [r3, #0]
 800d4a6:	f7f7 fc5c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	f000 80ea 	beq.w	800d686 <inv_icm20948_poll_sensor+0xe02>
 800d4b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d4ba:	210a      	movs	r1, #10
 800d4bc:	6818      	ldr	r0, [r3, #0]
 800d4be:	f7fe fb6d 	bl	800bb9c <skip_sensor>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	f040 80de 	bne.w	800d686 <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 800d4ca:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d4ce:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d4d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d4d6:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d4da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4e2:	db02      	blt.n	800d4ea <inv_icm20948_poll_sensor+0xc66>
 800d4e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d4e8:	e001      	b.n	800d4ee <inv_icm20948_poll_sensor+0xc6a>
 800d4ea:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 800d450 <inv_icm20948_poll_sensor+0xbcc>
 800d4ee:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d4f2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d4f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d4fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d4fe:	ee17 2a90 	vmov	r2, s15
 800d502:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d506:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d50a:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 800d50c:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d510:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d514:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d518:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d51c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d524:	db02      	blt.n	800d52c <inv_icm20948_poll_sensor+0xca8>
 800d526:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d52a:	e001      	b.n	800d530 <inv_icm20948_poll_sensor+0xcac>
 800d52c:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 800d450 <inv_icm20948_poll_sensor+0xbcc>
 800d530:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d534:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d538:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d53c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d540:	ee17 2a90 	vmov	r2, s15
 800d544:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d548:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d54c:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 800d54e:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d552:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d556:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d55a:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d55e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d566:	db02      	blt.n	800d56e <inv_icm20948_poll_sensor+0xcea>
 800d568:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d56c:	e001      	b.n	800d572 <inv_icm20948_poll_sensor+0xcee>
 800d56e:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800d450 <inv_icm20948_poll_sensor+0xbcc>
 800d572:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d576:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d57a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d57e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d582:	ee17 2a90 	vmov	r2, s15
 800d586:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d58a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d58e:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 800d590:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800d594:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d598:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7f6 f94e 	bl	800383e <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 800d5a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	ee07 3a90 	vmov	s15, r3
 800d5b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d5b4:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d5b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d5bc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5c0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d5c4:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 800d5c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5cc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d5d0:	685b      	ldr	r3, [r3, #4]
 800d5d2:	ee07 3a90 	vmov	s15, r3
 800d5d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d5da:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d5de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d5e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5e6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d5ea:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 800d5ee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d5f6:	689b      	ldr	r3, [r3, #8]
 800d5f8:	ee07 3a90 	vmov	s15, r3
 800d5fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d600:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 800d454 <inv_icm20948_poll_sensor+0xbd0>
 800d604:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d608:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d60c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d610:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 800d614:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d618:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d622:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d626:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800d630:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d634:	1884      	adds	r4, r0, r2
 800d636:	623c      	str	r4, [r7, #32]
 800d638:	eb41 0303 	adc.w	r3, r1, r3
 800d63c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d63e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d642:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d64c:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 800d650:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d654:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d65e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d662:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d666:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d66a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d66e:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d672:	9301      	str	r3, [sp, #4]
 800d674:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800d678:	9300      	str	r3, [sp, #0]
 800d67a:	6814      	ldr	r4, [r2, #0]
 800d67c:	4602      	mov	r2, r0
 800d67e:	460b      	mov	r3, r1
 800d680:	2111      	movs	r1, #17
 800d682:	6828      	ldr	r0, [r5, #0]
 800d684:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 800d686:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d68a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d68e:	2b00      	cmp	r3, #0
 800d690:	f000 8117 	beq.w	800d8c2 <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 800d694:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d698:	4618      	mov	r0, r3
 800d69a:	f7fd fbed 	bl	800ae78 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 800d69e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6a6:	210b      	movs	r1, #11
 800d6a8:	6818      	ldr	r0, [r3, #0]
 800d6aa:	f7f7 fb5a 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d076      	beq.n	800d7a2 <inv_icm20948_poll_sensor+0xf1e>
 800d6b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6bc:	210b      	movs	r1, #11
 800d6be:	6818      	ldr	r0, [r3, #0]
 800d6c0:	f7fe fa6c 	bl	800bb9c <skip_sensor>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d16b      	bne.n	800d7a2 <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 800d6ca:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800d6ce:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d6d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6da:	6818      	ldr	r0, [r3, #0]
 800d6dc:	f7fa fbc0 	bl	8007e60 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 800d6e0:	f7fd fc9c 	bl	800b01c <inv_icm20948_get_rv_accuracy>
 800d6e4:	ee07 0a90 	vmov	s15, r0
 800d6e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d6ec:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 800d458 <inv_icm20948_poll_sensor+0xbd4>
 800d6f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d6f4:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
						ref_quat[0] = rv_float[3];
 800d6f8:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800d6fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d700:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d704:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 800d706:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800d70a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d70e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d712:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 800d714:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800d718:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d71c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d720:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 800d722:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800d726:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d72a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d72e:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 800d730:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d734:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d73e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d742:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800d74c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d750:	1884      	adds	r4, r0, r2
 800d752:	61bc      	str	r4, [r7, #24]
 800d754:	eb41 0303 	adc.w	r3, r1, r3
 800d758:	61fb      	str	r3, [r7, #28]
 800d75a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d75e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d768:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 800d76c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d770:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d77a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d77e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d782:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d786:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d78a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800d78e:	9301      	str	r3, [sp, #4]
 800d790:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800d794:	9300      	str	r3, [sp, #0]
 800d796:	6814      	ldr	r4, [r2, #0]
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	210a      	movs	r1, #10
 800d79e:	6828      	ldr	r0, [r5, #0]
 800d7a0:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 800d7a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7aa:	2103      	movs	r1, #3
 800d7ac:	6818      	ldr	r0, [r3, #0]
 800d7ae:	f7f7 fad8 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	f000 8084 	beq.w	800d8c2 <inv_icm20948_poll_sensor+0x103e>
 800d7ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7c2:	2103      	movs	r1, #3
 800d7c4:	6818      	ldr	r0, [r3, #0]
 800d7c6:	f7fe f9e9 	bl	800bb9c <skip_sensor>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d178      	bne.n	800d8c2 <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 800d7d0:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d7d4:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800d7d8:	4611      	mov	r1, r2
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f7f6 f86a 	bl	80038b4 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 800d7e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7e4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	ee07 3a90 	vmov	s15, r3
 800d7ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d7f2:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 800db34 <inv_icm20948_poll_sensor+0x12b0>
 800d7f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d7fa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d802:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 800d806:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d80a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	ee07 3a90 	vmov	s15, r3
 800d814:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d818:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 800db34 <inv_icm20948_poll_sensor+0x12b0>
 800d81c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d820:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d824:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d828:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 800d82c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d830:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	ee07 3a90 	vmov	s15, r3
 800d83a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d83e:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800db34 <inv_icm20948_poll_sensor+0x12b0>
 800d842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d846:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d84a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d84e:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 800d852:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d856:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d860:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d864:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 800d86e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d872:	1884      	adds	r4, r0, r2
 800d874:	613c      	str	r4, [r7, #16]
 800d876:	eb41 0303 	adc.w	r3, r1, r3
 800d87a:	617b      	str	r3, [r7, #20]
 800d87c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d880:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d88a:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 800d88e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d892:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d89c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8a0:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d8a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8a8:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	9301      	str	r3, [sp, #4]
 800d8b0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800d8b4:	9300      	str	r3, [sp, #0]
 800d8b6:	6814      	ldr	r4, [r2, #0]
 800d8b8:	4602      	mov	r2, r0
 800d8ba:	460b      	mov	r3, r1
 800d8bc:	2112      	movs	r1, #18
 800d8be:	6828      	ldr	r0, [r5, #0]
 800d8c0:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 800d8c2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d8c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	f000 8087 	beq.w	800d9de <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 800d8d0:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f7fd fae5 	bl	800aea4 <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 800d8da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8e2:	2114      	movs	r1, #20
 800d8e4:	6818      	ldr	r0, [r3, #0]
 800d8e6:	f7f7 fa3c 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d076      	beq.n	800d9de <inv_icm20948_poll_sensor+0x115a>
 800d8f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8f8:	2114      	movs	r1, #20
 800d8fa:	6818      	ldr	r0, [r3, #0]
 800d8fc:	f7fe f94e 	bl	800bb9c <skip_sensor>
 800d900:	4603      	mov	r3, r0
 800d902:	2b00      	cmp	r3, #0
 800d904:	d16b      	bne.n	800d9de <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 800d906:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800d90a:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d90e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d912:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d916:	6818      	ldr	r0, [r3, #0]
 800d918:	f7fa faa2 	bl	8007e60 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 800d91c:	f7fd fb72 	bl	800b004 <inv_icm20948_get_gmrv_accuracy>
 800d920:	ee07 0a90 	vmov	s15, r0
 800d924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d928:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800db38 <inv_icm20948_poll_sensor+0x12b4>
 800d92c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d930:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
						ref_quat[0] = gmrv_float[3];
 800d934:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800d938:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d93c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d940:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 800d942:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800d946:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d94a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d94e:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 800d950:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800d954:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d958:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d95c:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 800d95e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800d962:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d966:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d96a:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 800d96c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d970:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d97a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d97e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800d988:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d98c:	1884      	adds	r4, r0, r2
 800d98e:	60bc      	str	r4, [r7, #8]
 800d990:	eb41 0303 	adc.w	r3, r1, r3
 800d994:	60fb      	str	r3, [r7, #12]
 800d996:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d99a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d9a4:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 800d9a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d9b6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ba:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d9be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9c2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d9c6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800d9ca:	9301      	str	r3, [sp, #4]
 800d9cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	6814      	ldr	r4, [r2, #0]
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	460b      	mov	r3, r1
 800d9d8:	210b      	movs	r1, #11
 800d9da:	6828      	ldr	r0, [r5, #0]
 800d9dc:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 800d9de:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800d9e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	f000 80f9 	beq.w	800dbde <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 800d9ec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9f0:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 800d9f8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9fc:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 800da00:	2300      	movs	r3, #0
 800da02:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 800da04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da08:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 800da0c:	2300      	movs	r3, #0
 800da0e:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 800da10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da14:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800da18:	4a48      	ldr	r2, [pc, #288]	@ (800db3c <inv_icm20948_poll_sensor+0x12b8>)
 800da1a:	461c      	mov	r4, r3
 800da1c:	4613      	mov	r3, r2
 800da1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 800da26:	2300      	movs	r3, #0
 800da28:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 800da2c:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800da30:	4618      	mov	r0, r3
 800da32:	f7fd fa79 	bl	800af28 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 800da36:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7fd fa8c 	bl	800af58 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 800da40:	2300      	movs	r3, #0
 800da42:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800da46:	e0c5      	b.n	800dbd4 <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 800da48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da4c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800da50:	881b      	ldrh	r3, [r3, #0]
 800da52:	0a1b      	lsrs	r3, r3, #8
 800da54:	b29b      	uxth	r3, r3
 800da56:	4619      	mov	r1, r3
 800da58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da5c:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800da60:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800da64:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800da68:	400b      	ands	r3, r1
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d068      	beq.n	800db40 <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800da6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da76:	6818      	ldr	r0, [r3, #0]
 800da78:	f7f8 ff56 	bl	8006928 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800da7c:	4603      	mov	r3, r0
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d029      	beq.n	800dad6 <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 800da82:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da86:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800da8a:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800da8e:	005b      	lsls	r3, r3, #1
 800da90:	4413      	add	r3, r2
 800da92:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800da96:	461a      	mov	r2, r3
 800da98:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da9c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800daa0:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800daa2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800daa6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800dab0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dab4:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dab8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dabc:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dac0:	2300      	movs	r3, #0
 800dac2:	9301      	str	r3, [sp, #4]
 800dac4:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	6814      	ldr	r4, [r2, #0]
 800dacc:	4602      	mov	r2, r0
 800dace:	460b      	mov	r3, r1
 800dad0:	2106      	movs	r1, #6
 800dad2:	6828      	ldr	r0, [r5, #0]
 800dad4:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 800dad6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dada:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800dade:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800dae2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dae6:	2b10      	cmp	r3, #16
 800dae8:	d16f      	bne.n	800dbca <inv_icm20948_poll_sensor+0x1346>
 800daea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800daee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800daf2:	2129      	movs	r1, #41	@ 0x29
 800daf4:	6818      	ldr	r0, [r3, #0]
 800daf6:	f7f7 f934 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d064      	beq.n	800dbca <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 800db00:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db04:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 800db0e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db12:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800db16:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db1a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800db1e:	2300      	movs	r3, #0
 800db20:	9301      	str	r3, [sp, #4]
 800db22:	2300      	movs	r3, #0
 800db24:	9300      	str	r3, [sp, #0]
 800db26:	6814      	ldr	r4, [r2, #0]
 800db28:	4602      	mov	r2, r0
 800db2a:	460b      	mov	r3, r1
 800db2c:	210f      	movs	r1, #15
 800db2e:	6828      	ldr	r0, [r5, #0]
 800db30:	47a0      	blx	r4
 800db32:	e04a      	b.n	800dbca <inv_icm20948_poll_sensor+0x1346>
 800db34:	47800000 	.word	0x47800000
 800db38:	4e000000 	.word	0x4e000000
 800db3c:	0801962c 	.word	0x0801962c
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 800db40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db44:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800db48:	881b      	ldrh	r3, [r3, #0]
 800db4a:	4619      	mov	r1, r3
 800db4c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db50:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800db54:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800db58:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800db5c:	400b      	ands	r3, r1
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d033      	beq.n	800dbca <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800db62:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db6a:	6818      	ldr	r0, [r3, #0]
 800db6c:	f7f8 fedc 	bl	8006928 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800db70:	4603      	mov	r3, r0
 800db72:	2b00      	cmp	r3, #0
 800db74:	d029      	beq.n	800dbca <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 800db76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db7a:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800db7e:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800db82:	005b      	lsls	r3, r3, #1
 800db84:	4413      	add	r3, r2
 800db86:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800db8a:	425a      	negs	r2, r3
 800db8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db90:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800db94:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800db96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800dba4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dba8:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dbac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbb0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800dbbc:	9300      	str	r3, [sp, #0]
 800dbbe:	6814      	ldr	r4, [r2, #0]
 800dbc0:	4602      	mov	r2, r0
 800dbc2:	460b      	mov	r3, r1
 800dbc4:	2106      	movs	r1, #6
 800dbc6:	6828      	ldr	r0, [r5, #0]
 800dbc8:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 800dbca:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800dbce:	3301      	adds	r3, #1
 800dbd0:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800dbd4:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800dbd8:	2b05      	cmp	r3, #5
 800dbda:	f77f af35 	ble.w	800da48 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 800dbde:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800dbe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d01e      	beq.n	800dc28 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 800dbea:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7fd f9ca 	bl	800af88 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 800dbf4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbf8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 800dc02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc06:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dc0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc0e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dc12:	2300      	movs	r3, #0
 800dc14:	9301      	str	r3, [sp, #4]
 800dc16:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800dc1a:	9300      	str	r3, [sp, #0]
 800dc1c:	6814      	ldr	r4, [r2, #0]
 800dc1e:	4602      	mov	r2, r0
 800dc20:	460b      	mov	r3, r1
 800dc22:	210e      	movs	r1, #14
 800dc24:	6828      	ldr	r0, [r5, #0]
 800dc26:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 800dc28:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800dc2c:	f003 0310 	and.w	r3, r3, #16
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d065      	beq.n	800dd00 <inv_icm20948_poll_sensor+0x147c>
 800dc34:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc3c:	2113      	movs	r1, #19
 800dc3e:	6818      	ldr	r0, [r3, #0]
 800dc40:	f7f7 f88f 	bl	8004d62 <inv_icm20948_ctrl_androidSensor_enabled>
 800dc44:	4603      	mov	r3, r0
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d05a      	beq.n	800dd00 <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 800dc4a:	f04f 0200 	mov.w	r2, #0
 800dc4e:	f04f 0300 	mov.w	r3, #0
 800dc52:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 800dc56:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800dc5a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc62:	4611      	mov	r1, r2
 800dc64:	6818      	ldr	r0, [r3, #0]
 800dc66:	f7fb fee2 	bl	8009a2e <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 800dc6a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc6e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800dc72:	681a      	ldr	r2, [r3, #0]
 800dc74:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc82:	1ad3      	subs	r3, r2, r3
 800dc84:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
					stepc = steps;
 800dc88:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	603b      	str	r3, [r7, #0]
 800dc90:	607a      	str	r2, [r7, #4]
 800dc92:	e9d7 3400 	ldrd	r3, r4, [r7]
 800dc96:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
					if(stepc != s->sOldSteps) {
 800dc9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dca8:	2200      	movs	r2, #0
 800dcaa:	469a      	mov	sl, r3
 800dcac:	4693      	mov	fp, r2
 800dcae:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800dcb2:	459b      	cmp	fp, r3
 800dcb4:	bf08      	it	eq
 800dcb6:	4592      	cmpeq	sl, r2
 800dcb8:	d022      	beq.n	800dd00 <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 800dcba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcbe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800dcc8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 800dccc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 800dcda:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcde:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dce2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dce6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dcea:	2300      	movs	r3, #0
 800dcec:	9301      	str	r3, [sp, #4]
 800dcee:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800dcf2:	9300      	str	r3, [sp, #0]
 800dcf4:	6814      	ldr	r4, [r2, #0]
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	460b      	mov	r3, r1
 800dcfa:	2108      	movs	r1, #8
 800dcfc:	6828      	ldr	r0, [r5, #0]
 800dcfe:	47a0      	blx	r4
			while(total_sample_cnt--) {
 800dd00:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800dd04:	1e53      	subs	r3, r2, #1
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 800dd0c:	2a00      	cmp	r2, #0
 800dd0e:	f47e ae36 	bne.w	800c97e <inv_icm20948_poll_sensor+0xfa>
 800dd12:	e000      	b.n	800dd16 <inv_icm20948_poll_sensor+0x1492>
					break;
 800dd14:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 800dd16:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	f47e ae18 	bne.w	800c950 <inv_icm20948_poll_sensor+0xcc>
 800dd20:	e000      	b.n	800dd24 <inv_icm20948_poll_sensor+0x14a0>
				break;
 800dd22:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 800dd24:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dd28:	b29b      	uxth	r3, r3
 800dd2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d01d      	beq.n	800dd6e <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 800dd32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd36:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 800dd3e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 800dd4c:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dd50:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dd54:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dd58:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dd5c:	2400      	movs	r4, #0
 800dd5e:	9401      	str	r4, [sp, #4]
 800dd60:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 800dd64:	9400      	str	r4, [sp, #0]
 800dd66:	680c      	ldr	r4, [r1, #0]
 800dd68:	210d      	movs	r1, #13
 800dd6a:	6800      	ldr	r0, [r0, #0]
 800dd6c:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 800dd6e:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d01d      	beq.n	800ddb8 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 800dd7c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd80:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 800dd84:	2200      	movs	r2, #0
 800dd86:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 800dd88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 800dd96:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dd9a:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dd9e:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dda2:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dda6:	2400      	movs	r4, #0
 800dda8:	9401      	str	r4, [sp, #4]
 800ddaa:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 800ddae:	9400      	str	r4, [sp, #0]
 800ddb0:	680c      	ldr	r4, [r1, #0]
 800ddb2:	2107      	movs	r1, #7
 800ddb4:	6800      	ldr	r0, [r0, #0]
 800ddb6:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 800ddb8:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800ddbc:	b29b      	uxth	r3, r3
 800ddbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d01d      	beq.n	800de02 <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 800ddc6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddca:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 800ddce:	2200      	movs	r2, #0
 800ddd0:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 800ddd2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 800dde0:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dde4:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dde8:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ddec:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800ddf0:	2400      	movs	r4, #0
 800ddf2:	9401      	str	r4, [sp, #4]
 800ddf4:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 800ddf8:	9400      	str	r4, [sp, #0]
 800ddfa:	680c      	ldr	r4, [r1, #0]
 800ddfc:	2113      	movs	r1, #19
 800ddfe:	6800      	ldr	r0, [r0, #0]
 800de00:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 800de02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800de10:	2b00      	cmp	r3, #0
 800de12:	d006      	beq.n	800de22 <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 800de14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	f7f9 f861 	bl	8006ee4 <inv_icm20948_sleep_mems>
	}
	
	return 0;
 800de22:	2300      	movs	r3, #0
}
 800de24:	4618      	mov	r0, r3
 800de26:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 800de2a:	46bd      	mov	sp, r7
 800de2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800de30 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 800de30:	b590      	push	{r4, r7, lr}
 800de32:	b085      	sub	sp, #20
 800de34:	af00      	add	r7, sp, #0
 800de36:	60f8      	str	r0, [r7, #12]
 800de38:	607a      	str	r2, [r7, #4]
 800de3a:	603b      	str	r3, [r7, #0]
 800de3c:	460b      	mov	r3, r1
 800de3e:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d105      	bne.n	800de52 <inv_icm20948_serif_read_reg+0x22>
 800de46:	4b10      	ldr	r3, [pc, #64]	@ (800de88 <inv_icm20948_serif_read_reg+0x58>)
 800de48:	4a10      	ldr	r2, [pc, #64]	@ (800de8c <inv_icm20948_serif_read_reg+0x5c>)
 800de4a:	214e      	movs	r1, #78	@ 0x4e
 800de4c:	4810      	ldr	r0, [pc, #64]	@ (800de90 <inv_icm20948_serif_read_reg+0x60>)
 800de4e:	f003 fc93 	bl	8011778 <__assert_func>

	if(len > s->max_read)
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	68db      	ldr	r3, [r3, #12]
 800de56:	683a      	ldr	r2, [r7, #0]
 800de58:	429a      	cmp	r2, r3
 800de5a:	d902      	bls.n	800de62 <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 800de5c:	f06f 0304 	mvn.w	r3, #4
 800de60:	e00e      	b.n	800de80 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	685c      	ldr	r4, [r3, #4]
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	6818      	ldr	r0, [r3, #0]
 800de6a:	7af9      	ldrb	r1, [r7, #11]
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	47a0      	blx	r4
 800de72:	4603      	mov	r3, r0
 800de74:	2b00      	cmp	r3, #0
 800de76:	d002      	beq.n	800de7e <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800de78:	f06f 0302 	mvn.w	r3, #2
 800de7c:	e000      	b.n	800de80 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 800de7e:	2300      	movs	r3, #0
}
 800de80:	4618      	mov	r0, r3
 800de82:	3714      	adds	r7, #20
 800de84:	46bd      	mov	sp, r7
 800de86:	bd90      	pop	{r4, r7, pc}
 800de88:	08019638 	.word	0x08019638
 800de8c:	0801d1a8 	.word	0x0801d1a8
 800de90:	0801963c 	.word	0x0801963c

0800de94 <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800de94:	b590      	push	{r4, r7, lr}
 800de96:	b085      	sub	sp, #20
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	607a      	str	r2, [r7, #4]
 800de9e:	603b      	str	r3, [r7, #0]
 800dea0:	460b      	mov	r3, r1
 800dea2:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d105      	bne.n	800deb6 <inv_icm20948_serif_write_reg+0x22>
 800deaa:	4b10      	ldr	r3, [pc, #64]	@ (800deec <inv_icm20948_serif_write_reg+0x58>)
 800deac:	4a10      	ldr	r2, [pc, #64]	@ (800def0 <inv_icm20948_serif_write_reg+0x5c>)
 800deae:	215c      	movs	r1, #92	@ 0x5c
 800deb0:	4810      	ldr	r0, [pc, #64]	@ (800def4 <inv_icm20948_serif_write_reg+0x60>)
 800deb2:	f003 fc61 	bl	8011778 <__assert_func>

	if(len > s->max_write)
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	691b      	ldr	r3, [r3, #16]
 800deba:	683a      	ldr	r2, [r7, #0]
 800debc:	429a      	cmp	r2, r3
 800debe:	d902      	bls.n	800dec6 <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 800dec0:	f06f 0304 	mvn.w	r3, #4
 800dec4:	e00e      	b.n	800dee4 <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	689c      	ldr	r4, [r3, #8]
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	6818      	ldr	r0, [r3, #0]
 800dece:	7af9      	ldrb	r1, [r7, #11]
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	687a      	ldr	r2, [r7, #4]
 800ded4:	47a0      	blx	r4
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d002      	beq.n	800dee2 <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800dedc:	f06f 0302 	mvn.w	r3, #2
 800dee0:	e000      	b.n	800dee4 <inv_icm20948_serif_write_reg+0x50>

	return 0;
 800dee2:	2300      	movs	r3, #0
}
 800dee4:	4618      	mov	r0, r3
 800dee6:	3714      	adds	r7, #20
 800dee8:	46bd      	mov	sp, r7
 800deea:	bd90      	pop	{r4, r7, pc}
 800deec:	08019638 	.word	0x08019638
 800def0:	0801d1c4 	.word	0x0801d1c4
 800def4:	0801963c 	.word	0x0801963c

0800def8 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b084      	sub	sp, #16
 800defc:	af00      	add	r7, sp, #0
 800defe:	60f8      	str	r0, [r7, #12]
 800df00:	607a      	str	r2, [r7, #4]
 800df02:	603b      	str	r3, [r7, #0]
 800df04:	460b      	mov	r3, r1
 800df06:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 800df08:	68f8      	ldr	r0, [r7, #12]
 800df0a:	7af9      	ldrb	r1, [r7, #11]
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	687a      	ldr	r2, [r7, #4]
 800df10:	f7ff ff8e 	bl	800de30 <inv_icm20948_serif_read_reg>
 800df14:	4603      	mov	r3, r0
}
 800df16:	4618      	mov	r0, r3
 800df18:	3710      	adds	r7, #16
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}

0800df1e <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800df1e:	b580      	push	{r7, lr}
 800df20:	b084      	sub	sp, #16
 800df22:	af00      	add	r7, sp, #0
 800df24:	60f8      	str	r0, [r7, #12]
 800df26:	607a      	str	r2, [r7, #4]
 800df28:	603b      	str	r3, [r7, #0]
 800df2a:	460b      	mov	r3, r1
 800df2c:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 800df2e:	68f8      	ldr	r0, [r7, #12]
 800df30:	7af9      	ldrb	r1, [r7, #11]
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	687a      	ldr	r2, [r7, #4]
 800df36:	f7ff ffad 	bl	800de94 <inv_icm20948_serif_write_reg>
 800df3a:	4603      	mov	r3, r0
}
 800df3c:	4618      	mov	r0, r3
 800df3e:	3710      	adds	r7, #16
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}

0800df44 <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b082      	sub	sp, #8
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2264      	movs	r2, #100	@ 0x64
 800df50:	fb02 f303 	mul.w	r3, r2, r3
 800df54:	4618      	mov	r0, r3
 800df56:	f7f4 f90f 	bl	8002178 <inv_icm20948_sleep_us>
}
 800df5a:	bf00      	nop
 800df5c:	3708      	adds	r7, #8
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}

0800df62 <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 800df62:	b480      	push	{r7}
 800df64:	b083      	sub	sp, #12
 800df66:	af00      	add	r7, sp, #0
 800df68:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	227e      	movs	r2, #126	@ 0x7e
 800df6e:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	22ff      	movs	r2, #255	@ 0xff
 800df76:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 800df7a:	bf00      	nop
 800df7c:	370c      	adds	r7, #12
 800df7e:	46bd      	mov	sp, r7
 800df80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df84:	4770      	bx	lr

0800df86 <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 800df86:	b580      	push	{r7, lr}
 800df88:	b082      	sub	sp, #8
 800df8a:	af00      	add	r7, sp, #0
 800df8c:	6078      	str	r0, [r7, #4]
 800df8e:	460b      	mov	r3, r1
 800df90:	807b      	strh	r3, [r7, #2]
	switch(reg){
 800df92:	887b      	ldrh	r3, [r7, #2]
 800df94:	2b7f      	cmp	r3, #127	@ 0x7f
 800df96:	dc1c      	bgt.n	800dfd2 <check_reg_access_lp_disable+0x4c>
 800df98:	2b7e      	cmp	r3, #126	@ 0x7e
 800df9a:	da18      	bge.n	800dfce <check_reg_access_lp_disable+0x48>
 800df9c:	2b76      	cmp	r3, #118	@ 0x76
 800df9e:	d016      	beq.n	800dfce <check_reg_access_lp_disable+0x48>
 800dfa0:	2b76      	cmp	r3, #118	@ 0x76
 800dfa2:	dc16      	bgt.n	800dfd2 <check_reg_access_lp_disable+0x4c>
 800dfa4:	2b72      	cmp	r3, #114	@ 0x72
 800dfa6:	dc14      	bgt.n	800dfd2 <check_reg_access_lp_disable+0x4c>
 800dfa8:	2b70      	cmp	r3, #112	@ 0x70
 800dfaa:	da0b      	bge.n	800dfc4 <check_reg_access_lp_disable+0x3e>
 800dfac:	2b19      	cmp	r3, #25
 800dfae:	dc10      	bgt.n	800dfd2 <check_reg_access_lp_disable+0x4c>
 800dfb0:	2b18      	cmp	r3, #24
 800dfb2:	da0c      	bge.n	800dfce <check_reg_access_lp_disable+0x48>
 800dfb4:	2b07      	cmp	r3, #7
 800dfb6:	dc02      	bgt.n	800dfbe <check_reg_access_lp_disable+0x38>
 800dfb8:	2b05      	cmp	r3, #5
 800dfba:	da03      	bge.n	800dfc4 <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 800dfbc:	e009      	b.n	800dfd2 <check_reg_access_lp_disable+0x4c>
 800dfbe:	3b0f      	subs	r3, #15
	switch(reg){
 800dfc0:	2b01      	cmp	r3, #1
 800dfc2:	d806      	bhi.n	800dfd2 <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 800dfc4:	6878      	ldr	r0, [r7, #4]
 800dfc6:	f7f8 fbf2 	bl	80067ae <inv_icm20948_ctrl_get_batch_mode_status>
 800dfca:	4603      	mov	r3, r0
 800dfcc:	e003      	b.n	800dfd6 <check_reg_access_lp_disable+0x50>
			return 0;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	e001      	b.n	800dfd6 <check_reg_access_lp_disable+0x50>
			break;
 800dfd2:	bf00      	nop
    }
    return 1;
 800dfd4:	2301      	movs	r3, #1
}
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	3708      	adds	r7, #8
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}

0800dfde <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 800dfde:	b580      	push	{r7, lr}
 800dfe0:	b084      	sub	sp, #16
 800dfe2:	af00      	add	r7, sp, #0
 800dfe4:	6078      	str	r0, [r7, #4]
 800dfe6:	460b      	mov	r3, r1
 800dfe8:	70fb      	strb	r3, [r7, #3]
	int result;
    //if bank reg was set before, just return
    if(bank==s->lastBank) 
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f893 34db 	ldrb.w	r3, [r3, #1243]	@ 0x4db
 800dff0:	78fa      	ldrb	r2, [r7, #3]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d101      	bne.n	800dffa <inv_set_bank+0x1c>
        return 0;
 800dff6:	2300      	movs	r3, #0
 800dff8:	e031      	b.n	800e05e <inv_set_bank+0x80>
    else 
        s->lastBank = bank;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	78fa      	ldrb	r2, [r7, #3]
 800dffe:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800e008:	2301      	movs	r3, #1
 800e00a:	217f      	movs	r1, #127	@ 0x7f
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f7ff ff73 	bl	800def8 <inv_icm20948_read_reg>
 800e012:	60f8      	str	r0, [r7, #12]

    if (result)
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d001      	beq.n	800e01e <inv_set_bank+0x40>
		return result;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	e01f      	b.n	800e05e <inv_set_bank+0x80>
    
	s->reg &= 0xce;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800e024:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 800e028:	b2da      	uxtb	r2, r3
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800e036:	b25a      	sxtb	r2, r3
 800e038:	78fb      	ldrb	r3, [r7, #3]
 800e03a:	011b      	lsls	r3, r3, #4
 800e03c:	b25b      	sxtb	r3, r3
 800e03e:	4313      	orrs	r3, r2
 800e040:	b25b      	sxtb	r3, r3
 800e042:	b2da      	uxtb	r2, r3
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800e050:	2301      	movs	r3, #1
 800e052:	217f      	movs	r1, #127	@ 0x7f
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	f7ff ff62 	bl	800df1e <inv_icm20948_write_reg>
 800e05a:	60f8      	str	r0, [r7, #12]

	return result;
 800e05c:	68fb      	ldr	r3, [r7, #12]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3710      	adds	r7, #16
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}

0800e066 <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 800e066:	b580      	push	{r7, lr}
 800e068:	b088      	sub	sp, #32
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	60f8      	str	r0, [r7, #12]
 800e06e:	607a      	str	r2, [r7, #4]
 800e070:	603b      	str	r3, [r7, #0]
 800e072:	460b      	mov	r3, r1
 800e074:	817b      	strh	r3, [r7, #10]
    int result = 0;
 800e076:	2300      	movs	r3, #0
 800e078:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 800e07a:	2300      	movs	r3, #0
 800e07c:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e07e:	897b      	ldrh	r3, [r7, #10]
 800e080:	b2db      	uxtb	r3, r3
 800e082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e086:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e088:	68f8      	ldr	r0, [r7, #12]
 800e08a:	f7f8 fecb 	bl	8006e24 <inv_icm20948_get_chip_power_state>
 800e08e:	4603      	mov	r3, r0
 800e090:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e092:	7dbb      	ldrb	r3, [r7, #22]
 800e094:	f003 0301 	and.w	r3, r3, #1
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d105      	bne.n	800e0a8 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e09c:	2201      	movs	r2, #1
 800e09e:	2101      	movs	r1, #1
 800e0a0:	68f8      	ldr	r0, [r7, #12]
 800e0a2:	f7f8 fe15 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e0a6:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 800e0a8:	897b      	ldrh	r3, [r7, #10]
 800e0aa:	4619      	mov	r1, r3
 800e0ac:	68f8      	ldr	r0, [r7, #12]
 800e0ae:	f7ff ff6a 	bl	800df86 <check_reg_access_lp_disable>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d008      	beq.n	800e0ca <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	2102      	movs	r1, #2
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f7f8 fe07 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e0c2:	4602      	mov	r2, r0
 800e0c4:	69fb      	ldr	r3, [r7, #28]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 800e0ca:	897b      	ldrh	r3, [r7, #10]
 800e0cc:	09db      	lsrs	r3, r3, #7
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	b2db      	uxtb	r3, r3
 800e0d2:	4619      	mov	r1, r3
 800e0d4:	68f8      	ldr	r0, [r7, #12]
 800e0d6:	f7ff ff82 	bl	800dfde <inv_set_bank>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	69fb      	ldr	r3, [r7, #28]
 800e0de:	4313      	orrs	r3, r2
 800e0e0:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 800e0e2:	e01f      	b.n	800e124 <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	1ad3      	subs	r3, r2, r3
 800e0ea:	2b10      	cmp	r3, #16
 800e0ec:	bf28      	it	cs
 800e0ee:	2310      	movcs	r3, #16
 800e0f0:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 800e0f2:	69bb      	ldr	r3, [r7, #24]
 800e0f4:	b2da      	uxtb	r2, r3
 800e0f6:	7dfb      	ldrb	r3, [r7, #23]
 800e0f8:	4413      	add	r3, r2
 800e0fa:	b2d9      	uxtb	r1, r3
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	69bb      	ldr	r3, [r7, #24]
 800e100:	441a      	add	r2, r3
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	68f8      	ldr	r0, [r7, #12]
 800e106:	f7ff ff0a 	bl	800df1e <inv_icm20948_write_reg>
 800e10a:	4602      	mov	r2, r0
 800e10c:	69fb      	ldr	r3, [r7, #28]
 800e10e:	4313      	orrs	r3, r2
 800e110:	61fb      	str	r3, [r7, #28]

		if (result)
 800e112:	69fb      	ldr	r3, [r7, #28]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d001      	beq.n	800e11c <inv_icm20948_write_mems_reg+0xb6>
			return result;
 800e118:	69fb      	ldr	r3, [r7, #28]
 800e11a:	e019      	b.n	800e150 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	69ba      	ldr	r2, [r7, #24]
 800e120:	4413      	add	r3, r2
 800e122:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 800e124:	69ba      	ldr	r2, [r7, #24]
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	429a      	cmp	r2, r3
 800e12a:	d3db      	bcc.n	800e0e4 <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800e12c:	897b      	ldrh	r3, [r7, #10]
 800e12e:	4619      	mov	r1, r3
 800e130:	68f8      	ldr	r0, [r7, #12]
 800e132:	f7ff ff28 	bl	800df86 <check_reg_access_lp_disable>
 800e136:	4603      	mov	r3, r0
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d008      	beq.n	800e14e <inv_icm20948_write_mems_reg+0xe8>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e13c:	2201      	movs	r2, #1
 800e13e:	2102      	movs	r1, #2
 800e140:	68f8      	ldr	r0, [r7, #12]
 800e142:	f7f8 fdc5 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e146:	4602      	mov	r2, r0
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	4313      	orrs	r3, r2
 800e14c:	61fb      	str	r3, [r7, #28]

	return result;
 800e14e:	69fb      	ldr	r3, [r7, #28]
}
 800e150:	4618      	mov	r0, r3
 800e152:	3720      	adds	r7, #32
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b084      	sub	sp, #16
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
 800e160:	460b      	mov	r3, r1
 800e162:	807b      	strh	r3, [r7, #2]
 800e164:	4613      	mov	r3, r2
 800e166:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800e168:	2300      	movs	r3, #0
 800e16a:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e16c:	887b      	ldrh	r3, [r7, #2]
 800e16e:	b2db      	uxtb	r3, r3
 800e170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e174:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f7f8 fe54 	bl	8006e24 <inv_icm20948_get_chip_power_state>
 800e17c:	4603      	mov	r3, r0
 800e17e:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e180:	7abb      	ldrb	r3, [r7, #10]
 800e182:	f003 0301 	and.w	r3, r3, #1
 800e186:	2b00      	cmp	r3, #0
 800e188:	d105      	bne.n	800e196 <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e18a:	2201      	movs	r2, #1
 800e18c:	2101      	movs	r1, #1
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f7f8 fd9e 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e194:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800e196:	887b      	ldrh	r3, [r7, #2]
 800e198:	4619      	mov	r1, r3
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f7ff fef3 	bl	800df86 <check_reg_access_lp_disable>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d008      	beq.n	800e1b8 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	2102      	movs	r1, #2
 800e1aa:	6878      	ldr	r0, [r7, #4]
 800e1ac:	f7f8 fd90 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	4313      	orrs	r3, r2
 800e1b6:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 800e1b8:	887b      	ldrh	r3, [r7, #2]
 800e1ba:	09db      	lsrs	r3, r3, #7
 800e1bc:	b29b      	uxth	r3, r3
 800e1be:	b2db      	uxtb	r3, r3
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f7ff ff0b 	bl	800dfde <inv_set_bank>
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	4313      	orrs	r3, r2
 800e1ce:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800e1d0:	1c7a      	adds	r2, r7, #1
 800e1d2:	7af9      	ldrb	r1, [r7, #11]
 800e1d4:	2301      	movs	r3, #1
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f7ff fea1 	bl	800df1e <inv_icm20948_write_reg>
 800e1dc:	4602      	mov	r2, r0
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	4313      	orrs	r3, r2
 800e1e2:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800e1e4:	887b      	ldrh	r3, [r7, #2]
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f7ff fecc 	bl	800df86 <check_reg_access_lp_disable>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d008      	beq.n	800e206 <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e1f4:	2201      	movs	r2, #1
 800e1f6:	2102      	movs	r1, #2
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f7f8 fd69 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e1fe:	4602      	mov	r2, r0
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	4313      	orrs	r3, r2
 800e204:	60fb      	str	r3, [r7, #12]

    return result;
 800e206:	68fb      	ldr	r3, [r7, #12]
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3710      	adds	r7, #16
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}

0800e210 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b08c      	sub	sp, #48	@ 0x30
 800e214:	af00      	add	r7, sp, #0
 800e216:	60f8      	str	r0, [r7, #12]
 800e218:	607a      	str	r2, [r7, #4]
 800e21a:	603b      	str	r3, [r7, #0]
 800e21c:	460b      	mov	r3, r1
 800e21e:	817b      	strh	r3, [r7, #10]
	int result = 0;
 800e220:	2300      	movs	r3, #0
 800e222:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 800e224:	2300      	movs	r3, #0
 800e226:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e228:	897b      	ldrh	r3, [r7, #10]
 800e22a:	b2db      	uxtb	r3, r3
 800e22c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e230:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e234:	68f8      	ldr	r0, [r7, #12]
 800e236:	f7f8 fdf5 	bl	8006e24 <inv_icm20948_get_chip_power_state>
 800e23a:	4603      	mov	r3, r0
 800e23c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e240:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e244:	f003 0301 	and.w	r3, r3, #1
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d105      	bne.n	800e258 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e24c:	2201      	movs	r2, #1
 800e24e:	2101      	movs	r1, #1
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f7f8 fd3d 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e256:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800e258:	897b      	ldrh	r3, [r7, #10]
 800e25a:	4619      	mov	r1, r3
 800e25c:	68f8      	ldr	r0, [r7, #12]
 800e25e:	f7ff fe92 	bl	800df86 <check_reg_access_lp_disable>
 800e262:	4603      	mov	r3, r0
 800e264:	2b00      	cmp	r3, #0
 800e266:	d008      	beq.n	800e27a <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800e268:	2200      	movs	r2, #0
 800e26a:	2102      	movs	r1, #2
 800e26c:	68f8      	ldr	r0, [r7, #12]
 800e26e:	f7f8 fd2f 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e272:	4602      	mov	r2, r0
 800e274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e276:	4313      	orrs	r3, r2
 800e278:	62fb      	str	r3, [r7, #44]	@ 0x2c

	result |= inv_set_bank(s, reg >> 7);
 800e27a:	897b      	ldrh	r3, [r7, #10]
 800e27c:	09db      	lsrs	r3, r3, #7
 800e27e:	b29b      	uxth	r3, r3
 800e280:	b2db      	uxtb	r3, r3
 800e282:	4619      	mov	r1, r3
 800e284:	68f8      	ldr	r0, [r7, #12]
 800e286:	f7ff feaa 	bl	800dfde <inv_set_bank>
 800e28a:	4602      	mov	r2, r0
 800e28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e28e:	4313      	orrs	r3, r2
 800e290:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 800e292:	e038      	b.n	800e306 <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e298:	1ad3      	subs	r3, r2, r3
 800e29a:	2b10      	cmp	r3, #16
 800e29c:	bf28      	it	cs
 800e29e:	2310      	movcs	r3, #16
 800e2a0:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e2a8:	2b02      	cmp	r3, #2
 800e2aa:	d112      	bne.n	800e2d2 <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 800e2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ae:	b2da      	uxtb	r2, r3
 800e2b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e2b4:	4413      	add	r3, r2
 800e2b6:	b2d9      	uxtb	r1, r3
 800e2b8:	f107 0210 	add.w	r2, r7, #16
 800e2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2be:	441a      	add	r2, r3
 800e2c0:	6a3b      	ldr	r3, [r7, #32]
 800e2c2:	68f8      	ldr	r0, [r7, #12]
 800e2c4:	f7ff fe18 	bl	800def8 <inv_icm20948_read_reg>
 800e2c8:	4602      	mov	r2, r0
 800e2ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2cc:	4313      	orrs	r3, r2
 800e2ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e2d0:	e010      	b.n	800e2f4 <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 800e2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d4:	b2da      	uxtb	r2, r3
 800e2d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e2da:	4413      	add	r3, r2
 800e2dc:	b2d9      	uxtb	r1, r3
 800e2de:	683a      	ldr	r2, [r7, #0]
 800e2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e2:	441a      	add	r2, r3
 800e2e4:	6a3b      	ldr	r3, [r7, #32]
 800e2e6:	68f8      	ldr	r0, [r7, #12]
 800e2e8:	f7ff fe06 	bl	800def8 <inv_icm20948_read_reg>
 800e2ec:	4602      	mov	r2, r0
 800e2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f0:	4313      	orrs	r3, r2
 800e2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 800e2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d001      	beq.n	800e2fe <inv_icm20948_read_mems_reg+0xee>
			return result;
 800e2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2fc:	e037      	b.n	800e36e <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 800e2fe:	6a3b      	ldr	r3, [r7, #32]
 800e300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e302:	4413      	add	r3, r2
 800e304:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 800e306:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	429a      	cmp	r2, r3
 800e30c:	d3c2      	bcc.n	800e294 <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e314:	2b02      	cmp	r3, #2
 800e316:	d118      	bne.n	800e34a <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 800e318:	2300      	movs	r3, #0
 800e31a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e31e:	e00f      	b.n	800e340 <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 800e320:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e324:	3330      	adds	r3, #48	@ 0x30
 800e326:	443b      	add	r3, r7
 800e328:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	701a      	strb	r2, [r3, #0]
			 data++;
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	3301      	adds	r3, #1
 800e334:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e336:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e33a:	3301      	adds	r3, #1
 800e33c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e344:	687a      	ldr	r2, [r7, #4]
 800e346:	429a      	cmp	r2, r3
 800e348:	d8ea      	bhi.n	800e320 <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 800e34a:	897b      	ldrh	r3, [r7, #10]
 800e34c:	4619      	mov	r1, r3
 800e34e:	68f8      	ldr	r0, [r7, #12]
 800e350:	f7ff fe19 	bl	800df86 <check_reg_access_lp_disable>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d008      	beq.n	800e36c <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 800e35a:	2201      	movs	r2, #1
 800e35c:	2102      	movs	r1, #2
 800e35e:	68f8      	ldr	r0, [r7, #12]
 800e360:	f7f8 fcb6 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e364:	4602      	mov	r2, r0
 800e366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e368:	4313      	orrs	r3, r2
 800e36a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	return result;
 800e36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e36e:	4618      	mov	r0, r3
 800e370:	3730      	adds	r7, #48	@ 0x30
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}

0800e376 <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 800e376:	b580      	push	{r7, lr}
 800e378:	b08e      	sub	sp, #56	@ 0x38
 800e37a:	af00      	add	r7, sp, #0
 800e37c:	60f8      	str	r0, [r7, #12]
 800e37e:	607a      	str	r2, [r7, #4]
 800e380:	603b      	str	r3, [r7, #0]
 800e382:	460b      	mov	r3, r1
 800e384:	817b      	strh	r3, [r7, #10]
	int result=0;
 800e386:	2300      	movs	r3, #0
 800e388:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 800e38a:	2300      	movs	r3, #0
 800e38c:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 800e38e:	2300      	movs	r3, #0
 800e390:	61bb      	str	r3, [r7, #24]
 800e392:	f107 031c 	add.w	r3, r7, #28
 800e396:	2200      	movs	r2, #0
 800e398:	601a      	str	r2, [r3, #0]
 800e39a:	605a      	str	r2, [r3, #4]
 800e39c:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e39e:	68f8      	ldr	r0, [r7, #12]
 800e3a0:	f7f8 fd40 	bl	8006e24 <inv_icm20948_get_chip_power_state>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d102      	bne.n	800e3b6 <inv_icm20948_read_mems+0x40>
		return -1;
 800e3b0:	f04f 33ff 	mov.w	r3, #4294967295
 800e3b4:	e0bf      	b.n	800e536 <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e3b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e3ba:	f003 0301 	and.w	r3, r3, #1
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d105      	bne.n	800e3ce <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	2101      	movs	r1, #1
 800e3c6:	68f8      	ldr	r0, [r7, #12]
 800e3c8:	f7f8 fc82 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e3cc:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 800e3ce:	897b      	ldrh	r3, [r7, #10]
 800e3d0:	4619      	mov	r1, r3
 800e3d2:	68f8      	ldr	r0, [r7, #12]
 800e3d4:	f7ff fdd7 	bl	800df86 <check_reg_access_lp_disable>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d008      	beq.n	800e3f0 <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e3de:	2200      	movs	r2, #0
 800e3e0:	2102      	movs	r1, #2
 800e3e2:	68f8      	ldr	r0, [r7, #12]
 800e3e4:	f7f8 fc74 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3ec:	4313      	orrs	r3, r2
 800e3ee:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 800e3f0:	2100      	movs	r1, #0
 800e3f2:	68f8      	ldr	r0, [r7, #12]
 800e3f4:	f7ff fdf3 	bl	800dfde <inv_set_bank>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3fc:	4313      	orrs	r3, r2
 800e3fe:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);
 800e400:	897b      	ldrh	r3, [r7, #10]
 800e402:	0a1b      	lsrs	r3, r3, #8
 800e404:	b29b      	uxth	r3, r3
 800e406:	b2db      	uxtb	r3, r3
 800e408:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e410:	7dfb      	ldrb	r3, [r7, #23]
 800e412:	429a      	cmp	r2, r3
 800e414:	d05b      	beq.n	800e4ce <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e416:	f107 0217 	add.w	r2, r7, #23
 800e41a:	2301      	movs	r3, #1
 800e41c:	217e      	movs	r1, #126	@ 0x7e
 800e41e:	68f8      	ldr	r0, [r7, #12]
 800e420:	f7ff fd7d 	bl	800df1e <inv_icm20948_write_reg>
 800e424:	4602      	mov	r2, r0
 800e426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e428:	4313      	orrs	r3, r2
 800e42a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <inv_icm20948_read_mems+0xc0>
			return result;
 800e432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e434:	e07f      	b.n	800e536 <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 800e436:	7dfa      	ldrb	r2, [r7, #23]
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 800e43e:	e046      	b.n	800e4ce <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 800e440:	897b      	ldrh	r3, [r7, #10]
 800e442:	b2db      	uxtb	r3, r3
 800e444:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e446:	f107 0216 	add.w	r2, r7, #22
 800e44a:	2301      	movs	r3, #1
 800e44c:	217c      	movs	r1, #124	@ 0x7c
 800e44e:	68f8      	ldr	r0, [r7, #12]
 800e450:	f7ff fd65 	bl	800df1e <inv_icm20948_write_reg>
 800e454:	4602      	mov	r2, r0
 800e456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e458:	4313      	orrs	r3, r2
 800e45a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e45c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d001      	beq.n	800e466 <inv_icm20948_read_mems+0xf0>
			return result;
 800e462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e464:	e067      	b.n	800e536 <inv_icm20948_read_mems+0x1c0>
		
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 800e466:	687a      	ldr	r2, [r7, #4]
 800e468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	2b10      	cmp	r3, #16
 800e46e:	bf28      	it	cs
 800e470:	2310      	movcs	r3, #16
 800e472:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	d10d      	bne.n	800e49a <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 800e47e:	f107 0218 	add.w	r2, r7, #24
 800e482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e484:	441a      	add	r2, r3
 800e486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e488:	217d      	movs	r1, #125	@ 0x7d
 800e48a:	68f8      	ldr	r0, [r7, #12]
 800e48c:	f7ff fd34 	bl	800def8 <inv_icm20948_read_reg>
 800e490:	4602      	mov	r2, r0
 800e492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e494:	4313      	orrs	r3, r2
 800e496:	637b      	str	r3, [r7, #52]	@ 0x34
 800e498:	e00b      	b.n	800e4b2 <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e49a:	683a      	ldr	r2, [r7, #0]
 800e49c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e49e:	441a      	add	r2, r3
 800e4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4a2:	217d      	movs	r1, #125	@ 0x7d
 800e4a4:	68f8      	ldr	r0, [r7, #12]
 800e4a6:	f7ff fd27 	bl	800def8 <inv_icm20948_read_reg>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ae:	4313      	orrs	r3, r2
 800e4b0:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (result)
 800e4b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d001      	beq.n	800e4bc <inv_icm20948_read_mems+0x146>
			return result;
 800e4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ba:	e03c      	b.n	800e536 <inv_icm20948_read_mems+0x1c0>
		
		bytesWritten += thisLen;
 800e4bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c0:	4413      	add	r3, r2
 800e4c2:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 800e4c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c6:	b29a      	uxth	r2, r3
 800e4c8:	897b      	ldrh	r3, [r7, #10]
 800e4ca:	4413      	add	r3, r2
 800e4cc:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 800e4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	429a      	cmp	r2, r3
 800e4d4:	d3b4      	bcc.n	800e440 <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e4dc:	2b02      	cmp	r3, #2
 800e4de:	d118      	bne.n	800e512 <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e4e6:	e00f      	b.n	800e508 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 800e4e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e4ec:	3338      	adds	r3, #56	@ 0x38
 800e4ee:	443b      	add	r3, r7
 800e4f0:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	701a      	strb	r2, [r3, #0]
			 data++;
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e4fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e502:	3301      	adds	r3, #1
 800e504:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e508:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e50c:	687a      	ldr	r2, [r7, #4]
 800e50e:	429a      	cmp	r2, r3
 800e510:	d8ea      	bhi.n	800e4e8 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 800e512:	897b      	ldrh	r3, [r7, #10]
 800e514:	4619      	mov	r1, r3
 800e516:	68f8      	ldr	r0, [r7, #12]
 800e518:	f7ff fd35 	bl	800df86 <check_reg_access_lp_disable>
 800e51c:	4603      	mov	r3, r0
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d008      	beq.n	800e534 <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e522:	2201      	movs	r2, #1
 800e524:	2102      	movs	r1, #2
 800e526:	68f8      	ldr	r0, [r7, #12]
 800e528:	f7f8 fbd2 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e52c:	4602      	mov	r2, r0
 800e52e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e530:	4313      	orrs	r3, r2
 800e532:	637b      	str	r3, [r7, #52]	@ 0x34

	return result;
 800e534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e536:	4618      	mov	r0, r3
 800e538:	3738      	adds	r7, #56	@ 0x38
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}

0800e53e <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 800e53e:	b580      	push	{r7, lr}
 800e540:	b08a      	sub	sp, #40	@ 0x28
 800e542:	af00      	add	r7, sp, #0
 800e544:	60f8      	str	r0, [r7, #12]
 800e546:	607a      	str	r2, [r7, #4]
 800e548:	603b      	str	r3, [r7, #0]
 800e54a:	460b      	mov	r3, r1
 800e54c:	817b      	strh	r3, [r7, #10]
    int result=0;
 800e54e:	2300      	movs	r3, #0
 800e550:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 800e552:	2300      	movs	r3, #0
 800e554:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;
    
    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f7f8 fc64 	bl	8006e24 <inv_icm20948_get_chip_power_state>
 800e55c:	4603      	mov	r3, r0
 800e55e:	77fb      	strb	r3, [r7, #31]

    if(!data)
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d102      	bne.n	800e56c <inv_icm20948_write_mems+0x2e>
        return -1;
 800e566:	f04f 33ff 	mov.w	r3, #4294967295
 800e56a:	e07d      	b.n	800e668 <inv_icm20948_write_mems+0x12a>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e56c:	7ffb      	ldrb	r3, [r7, #31]
 800e56e:	f003 0301 	and.w	r3, r3, #1
 800e572:	2b00      	cmp	r3, #0
 800e574:	d105      	bne.n	800e582 <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e576:	2201      	movs	r2, #1
 800e578:	2101      	movs	r1, #1
 800e57a:	68f8      	ldr	r0, [r7, #12]
 800e57c:	f7f8 fba8 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e580:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e582:	2200      	movs	r2, #0
 800e584:	2102      	movs	r1, #2
 800e586:	68f8      	ldr	r0, [r7, #12]
 800e588:	f7f8 fba2 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e58c:	4602      	mov	r2, r0
 800e58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e590:	4313      	orrs	r3, r2
 800e592:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 800e594:	2100      	movs	r1, #0
 800e596:	68f8      	ldr	r0, [r7, #12]
 800e598:	f7ff fd21 	bl	800dfde <inv_set_bank>
 800e59c:	4602      	mov	r2, r0
 800e59e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5a0:	4313      	orrs	r3, r2
 800e5a2:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 800e5a4:	897b      	ldrh	r3, [r7, #10]
 800e5a6:	0a1b      	lsrs	r3, r3, #8
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	b2db      	uxtb	r3, r3
 800e5ac:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e5b4:	7dfb      	ldrb	r3, [r7, #23]
 800e5b6:	429a      	cmp	r2, r3
 800e5b8:	d048      	beq.n	800e64c <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e5ba:	f107 0217 	add.w	r2, r7, #23
 800e5be:	2301      	movs	r3, #1
 800e5c0:	217e      	movs	r1, #126	@ 0x7e
 800e5c2:	68f8      	ldr	r0, [r7, #12]
 800e5c4:	f7ff fcab 	bl	800df1e <inv_icm20948_write_reg>
 800e5c8:	4602      	mov	r2, r0
 800e5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5cc:	4313      	orrs	r3, r2
 800e5ce:	627b      	str	r3, [r7, #36]	@ 0x24
		if (result)
 800e5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d001      	beq.n	800e5da <inv_icm20948_write_mems+0x9c>
			return result;
 800e5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d8:	e046      	b.n	800e668 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 800e5da:	7dfa      	ldrb	r2, [r7, #23]
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}
    
    while (bytesWritten < length) 
 800e5e2:	e033      	b.n	800e64c <inv_icm20948_write_mems+0x10e>
    {
        lStartAddrSelected = (reg & 0xff);
 800e5e4:	897b      	ldrh	r3, [r7, #10]
 800e5e6:	b2db      	uxtb	r3, r3
 800e5e8:	75bb      	strb	r3, [r7, #22]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e5ea:	f107 0216 	add.w	r2, r7, #22
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	217c      	movs	r1, #124	@ 0x7c
 800e5f2:	68f8      	ldr	r0, [r7, #12]
 800e5f4:	f7ff fc93 	bl	800df1e <inv_icm20948_write_reg>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5fc:	4313      	orrs	r3, r2
 800e5fe:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e602:	2b00      	cmp	r3, #0
 800e604:	d001      	beq.n	800e60a <inv_icm20948_write_mems+0xcc>
            return result;
 800e606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e608:	e02e      	b.n	800e668 <inv_icm20948_write_mems+0x12a>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 800e60a:	687a      	ldr	r2, [r7, #4]
 800e60c:	6a3b      	ldr	r3, [r7, #32]
 800e60e:	1ad3      	subs	r3, r2, r3
 800e610:	2b10      	cmp	r3, #16
 800e612:	bf28      	it	cs
 800e614:	2310      	movcs	r3, #16
 800e616:	61bb      	str	r3, [r7, #24]
        
        /* Write data */ 
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e618:	683a      	ldr	r2, [r7, #0]
 800e61a:	6a3b      	ldr	r3, [r7, #32]
 800e61c:	441a      	add	r2, r3
 800e61e:	69bb      	ldr	r3, [r7, #24]
 800e620:	217d      	movs	r1, #125	@ 0x7d
 800e622:	68f8      	ldr	r0, [r7, #12]
 800e624:	f7ff fc7b 	bl	800df1e <inv_icm20948_write_reg>
 800e628:	4602      	mov	r2, r0
 800e62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e62c:	4313      	orrs	r3, r2
 800e62e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e632:	2b00      	cmp	r3, #0
 800e634:	d001      	beq.n	800e63a <inv_icm20948_write_mems+0xfc>
            return result;
 800e636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e638:	e016      	b.n	800e668 <inv_icm20948_write_mems+0x12a>
        
        bytesWritten += thisLen;
 800e63a:	6a3a      	ldr	r2, [r7, #32]
 800e63c:	69bb      	ldr	r3, [r7, #24]
 800e63e:	4413      	add	r3, r2
 800e640:	623b      	str	r3, [r7, #32]
        reg += thisLen;
 800e642:	69bb      	ldr	r3, [r7, #24]
 800e644:	b29a      	uxth	r2, r3
 800e646:	897b      	ldrh	r3, [r7, #10]
 800e648:	4413      	add	r3, r2
 800e64a:	817b      	strh	r3, [r7, #10]
    while (bytesWritten < length) 
 800e64c:	6a3a      	ldr	r2, [r7, #32]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	429a      	cmp	r2, r3
 800e652:	d3c7      	bcc.n	800e5e4 <inv_icm20948_write_mems+0xa6>
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e654:	2201      	movs	r2, #1
 800e656:	2102      	movs	r1, #2
 800e658:	68f8      	ldr	r0, [r7, #12]
 800e65a:	f7f8 fb39 	bl	8006cd0 <inv_icm20948_set_chip_power_state>
 800e65e:	4602      	mov	r2, r0
 800e660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e662:	4313      	orrs	r3, r2
 800e664:	627b      	str	r3, [r7, #36]	@ 0x24

    return result;
 800e666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e668:	4618      	mov	r0, r3
 800e66a:	3728      	adds	r7, #40	@ 0x28
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}

0800e670 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b084      	sub	sp, #16
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
 800e678:	460b      	mov	r3, r1
 800e67a:	807b      	strh	r3, [r7, #2]
 800e67c:	4613      	mov	r3, r2
 800e67e:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800e680:	2300      	movs	r3, #0
 800e682:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e684:	887b      	ldrh	r3, [r7, #2]
 800e686:	b2db      	uxtb	r3, r3
 800e688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e68c:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 800e68e:	887b      	ldrh	r3, [r7, #2]
 800e690:	09db      	lsrs	r3, r3, #7
 800e692:	b29b      	uxth	r3, r3
 800e694:	b2db      	uxtb	r3, r3
 800e696:	4619      	mov	r1, r3
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f7ff fca0 	bl	800dfde <inv_set_bank>
 800e69e:	4602      	mov	r2, r0
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800e6a6:	1c7a      	adds	r2, r7, #1
 800e6a8:	7af9      	ldrb	r1, [r7, #11]
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	6878      	ldr	r0, [r7, #4]
 800e6ae:	f7ff fc36 	bl	800df1e <inv_icm20948_write_reg>
 800e6b2:	4602      	mov	r2, r0
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	4313      	orrs	r3, r2
 800e6b8:	60fb      	str	r3, [r7, #12]

    return result;
 800e6ba:	68fb      	ldr	r3, [r7, #12]
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	3710      	adds	r7, #16
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}

0800e6c4 <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 800e6c4:	b480      	push	{r7}
 800e6c6:	b083      	sub	sp, #12
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 800e6ce:	4a0c      	ldr	r2, [pc, #48]	@ (800e700 <inv_msg_setup+0x3c>)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	da03      	bge.n	800e6e2 <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 800e6da:	4b09      	ldr	r3, [pc, #36]	@ (800e700 <inv_msg_setup+0x3c>)
 800e6dc:	2200      	movs	r2, #0
 800e6de:	601a      	str	r2, [r3, #0]
 800e6e0:	e005      	b.n	800e6ee <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	2b06      	cmp	r3, #6
 800e6e6:	dd02      	ble.n	800e6ee <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 800e6e8:	4b05      	ldr	r3, [pc, #20]	@ (800e700 <inv_msg_setup+0x3c>)
 800e6ea:	2206      	movs	r2, #6
 800e6ec:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 800e6ee:	4a05      	ldr	r2, [pc, #20]	@ (800e704 <inv_msg_setup+0x40>)
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	6013      	str	r3, [r2, #0]
}
 800e6f4:	bf00      	nop
 800e6f6:	370c      	adds	r7, #12
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fe:	4770      	bx	lr
 800e700:	20001570 	.word	0x20001570
 800e704:	20001574 	.word	0x20001574

0800e708 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 800e708:	b40e      	push	{r1, r2, r3}
 800e70a:	b580      	push	{r7, lr}
 800e70c:	b085      	sub	sp, #20
 800e70e:	af00      	add	r7, sp, #0
 800e710:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d011      	beq.n	800e73c <inv_msg+0x34>
 800e718:	4b0c      	ldr	r3, [pc, #48]	@ (800e74c <inv_msg+0x44>)
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	687a      	ldr	r2, [r7, #4]
 800e71e:	429a      	cmp	r2, r3
 800e720:	dc0c      	bgt.n	800e73c <inv_msg+0x34>
 800e722:	4b0b      	ldr	r3, [pc, #44]	@ (800e750 <inv_msg+0x48>)
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d008      	beq.n	800e73c <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 800e72a:	f107 0320 	add.w	r3, r7, #32
 800e72e:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 800e730:	4b07      	ldr	r3, [pc, #28]	@ (800e750 <inv_msg+0x48>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	68fa      	ldr	r2, [r7, #12]
 800e736:	69f9      	ldr	r1, [r7, #28]
 800e738:	6878      	ldr	r0, [r7, #4]
 800e73a:	4798      	blx	r3
		va_end(ap);
	}
}
 800e73c:	bf00      	nop
 800e73e:	3714      	adds	r7, #20
 800e740:	46bd      	mov	sp, r7
 800e742:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e746:	b003      	add	sp, #12
 800e748:	4770      	bx	lr
 800e74a:	bf00      	nop
 800e74c:	20001570 	.word	0x20001570
 800e750:	20001574 	.word	0x20001574

0800e754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e758:	4b0e      	ldr	r3, [pc, #56]	@ (800e794 <HAL_Init+0x40>)
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	4a0d      	ldr	r2, [pc, #52]	@ (800e794 <HAL_Init+0x40>)
 800e75e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e764:	4b0b      	ldr	r3, [pc, #44]	@ (800e794 <HAL_Init+0x40>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	4a0a      	ldr	r2, [pc, #40]	@ (800e794 <HAL_Init+0x40>)
 800e76a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e76e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e770:	4b08      	ldr	r3, [pc, #32]	@ (800e794 <HAL_Init+0x40>)
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	4a07      	ldr	r2, [pc, #28]	@ (800e794 <HAL_Init+0x40>)
 800e776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e77a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e77c:	2003      	movs	r0, #3
 800e77e:	f000 f92b 	bl	800e9d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e782:	2000      	movs	r0, #0
 800e784:	f000 f808 	bl	800e798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e788:	f7f3 fe0c 	bl	80023a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e78c:	2300      	movs	r3, #0
}
 800e78e:	4618      	mov	r0, r3
 800e790:	bd80      	pop	{r7, pc}
 800e792:	bf00      	nop
 800e794:	40023c00 	.word	0x40023c00

0800e798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b082      	sub	sp, #8
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e7a0:	4b12      	ldr	r3, [pc, #72]	@ (800e7ec <HAL_InitTick+0x54>)
 800e7a2:	681a      	ldr	r2, [r3, #0]
 800e7a4:	4b12      	ldr	r3, [pc, #72]	@ (800e7f0 <HAL_InitTick+0x58>)
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	4619      	mov	r1, r3
 800e7aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e7ae:	fbb3 f3f1 	udiv	r3, r3, r1
 800e7b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f000 f943 	bl	800ea42 <HAL_SYSTICK_Config>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d001      	beq.n	800e7c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e00e      	b.n	800e7e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2b0f      	cmp	r3, #15
 800e7ca:	d80a      	bhi.n	800e7e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	6879      	ldr	r1, [r7, #4]
 800e7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e7d4:	f000 f90b 	bl	800e9ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e7d8:	4a06      	ldr	r2, [pc, #24]	@ (800e7f4 <HAL_InitTick+0x5c>)
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e7de:	2300      	movs	r3, #0
 800e7e0:	e000      	b.n	800e7e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e7e2:	2301      	movs	r3, #1
}
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	3708      	adds	r7, #8
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	20000000 	.word	0x20000000
 800e7f0:	20000224 	.word	0x20000224
 800e7f4:	20000220 	.word	0x20000220

0800e7f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e7fc:	4b06      	ldr	r3, [pc, #24]	@ (800e818 <HAL_IncTick+0x20>)
 800e7fe:	781b      	ldrb	r3, [r3, #0]
 800e800:	461a      	mov	r2, r3
 800e802:	4b06      	ldr	r3, [pc, #24]	@ (800e81c <HAL_IncTick+0x24>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	4413      	add	r3, r2
 800e808:	4a04      	ldr	r2, [pc, #16]	@ (800e81c <HAL_IncTick+0x24>)
 800e80a:	6013      	str	r3, [r2, #0]
}
 800e80c:	bf00      	nop
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	20000224 	.word	0x20000224
 800e81c:	20001578 	.word	0x20001578

0800e820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e820:	b480      	push	{r7}
 800e822:	af00      	add	r7, sp, #0
  return uwTick;
 800e824:	4b03      	ldr	r3, [pc, #12]	@ (800e834 <HAL_GetTick+0x14>)
 800e826:	681b      	ldr	r3, [r3, #0]
}
 800e828:	4618      	mov	r0, r3
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr
 800e832:	bf00      	nop
 800e834:	20001578 	.word	0x20001578

0800e838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e838:	b480      	push	{r7}
 800e83a:	b085      	sub	sp, #20
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f003 0307 	and.w	r3, r3, #7
 800e846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e848:	4b0c      	ldr	r3, [pc, #48]	@ (800e87c <__NVIC_SetPriorityGrouping+0x44>)
 800e84a:	68db      	ldr	r3, [r3, #12]
 800e84c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e84e:	68ba      	ldr	r2, [r7, #8]
 800e850:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800e854:	4013      	ands	r3, r2
 800e856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e860:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800e864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e86a:	4a04      	ldr	r2, [pc, #16]	@ (800e87c <__NVIC_SetPriorityGrouping+0x44>)
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	60d3      	str	r3, [r2, #12]
}
 800e870:	bf00      	nop
 800e872:	3714      	adds	r7, #20
 800e874:	46bd      	mov	sp, r7
 800e876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87a:	4770      	bx	lr
 800e87c:	e000ed00 	.word	0xe000ed00

0800e880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800e880:	b480      	push	{r7}
 800e882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e884:	4b04      	ldr	r3, [pc, #16]	@ (800e898 <__NVIC_GetPriorityGrouping+0x18>)
 800e886:	68db      	ldr	r3, [r3, #12]
 800e888:	0a1b      	lsrs	r3, r3, #8
 800e88a:	f003 0307 	and.w	r3, r3, #7
}
 800e88e:	4618      	mov	r0, r3
 800e890:	46bd      	mov	sp, r7
 800e892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e896:	4770      	bx	lr
 800e898:	e000ed00 	.word	0xe000ed00

0800e89c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b083      	sub	sp, #12
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e8a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	db0b      	blt.n	800e8c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e8ae:	79fb      	ldrb	r3, [r7, #7]
 800e8b0:	f003 021f 	and.w	r2, r3, #31
 800e8b4:	4907      	ldr	r1, [pc, #28]	@ (800e8d4 <__NVIC_EnableIRQ+0x38>)
 800e8b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8ba:	095b      	lsrs	r3, r3, #5
 800e8bc:	2001      	movs	r0, #1
 800e8be:	fa00 f202 	lsl.w	r2, r0, r2
 800e8c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800e8c6:	bf00      	nop
 800e8c8:	370c      	adds	r7, #12
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d0:	4770      	bx	lr
 800e8d2:	bf00      	nop
 800e8d4:	e000e100 	.word	0xe000e100

0800e8d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800e8d8:	b480      	push	{r7}
 800e8da:	b083      	sub	sp, #12
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	4603      	mov	r3, r0
 800e8e0:	6039      	str	r1, [r7, #0]
 800e8e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e8e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	db0a      	blt.n	800e902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	b2da      	uxtb	r2, r3
 800e8f0:	490c      	ldr	r1, [pc, #48]	@ (800e924 <__NVIC_SetPriority+0x4c>)
 800e8f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8f6:	0112      	lsls	r2, r2, #4
 800e8f8:	b2d2      	uxtb	r2, r2
 800e8fa:	440b      	add	r3, r1
 800e8fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800e900:	e00a      	b.n	800e918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	b2da      	uxtb	r2, r3
 800e906:	4908      	ldr	r1, [pc, #32]	@ (800e928 <__NVIC_SetPriority+0x50>)
 800e908:	79fb      	ldrb	r3, [r7, #7]
 800e90a:	f003 030f 	and.w	r3, r3, #15
 800e90e:	3b04      	subs	r3, #4
 800e910:	0112      	lsls	r2, r2, #4
 800e912:	b2d2      	uxtb	r2, r2
 800e914:	440b      	add	r3, r1
 800e916:	761a      	strb	r2, [r3, #24]
}
 800e918:	bf00      	nop
 800e91a:	370c      	adds	r7, #12
 800e91c:	46bd      	mov	sp, r7
 800e91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e922:	4770      	bx	lr
 800e924:	e000e100 	.word	0xe000e100
 800e928:	e000ed00 	.word	0xe000ed00

0800e92c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b089      	sub	sp, #36	@ 0x24
 800e930:	af00      	add	r7, sp, #0
 800e932:	60f8      	str	r0, [r7, #12]
 800e934:	60b9      	str	r1, [r7, #8]
 800e936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f003 0307 	and.w	r3, r3, #7
 800e93e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e940:	69fb      	ldr	r3, [r7, #28]
 800e942:	f1c3 0307 	rsb	r3, r3, #7
 800e946:	2b04      	cmp	r3, #4
 800e948:	bf28      	it	cs
 800e94a:	2304      	movcs	r3, #4
 800e94c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e94e:	69fb      	ldr	r3, [r7, #28]
 800e950:	3304      	adds	r3, #4
 800e952:	2b06      	cmp	r3, #6
 800e954:	d902      	bls.n	800e95c <NVIC_EncodePriority+0x30>
 800e956:	69fb      	ldr	r3, [r7, #28]
 800e958:	3b03      	subs	r3, #3
 800e95a:	e000      	b.n	800e95e <NVIC_EncodePriority+0x32>
 800e95c:	2300      	movs	r3, #0
 800e95e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e960:	f04f 32ff 	mov.w	r2, #4294967295
 800e964:	69bb      	ldr	r3, [r7, #24]
 800e966:	fa02 f303 	lsl.w	r3, r2, r3
 800e96a:	43da      	mvns	r2, r3
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	401a      	ands	r2, r3
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e974:	f04f 31ff 	mov.w	r1, #4294967295
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	fa01 f303 	lsl.w	r3, r1, r3
 800e97e:	43d9      	mvns	r1, r3
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e984:	4313      	orrs	r3, r2
         );
}
 800e986:	4618      	mov	r0, r3
 800e988:	3724      	adds	r7, #36	@ 0x24
 800e98a:	46bd      	mov	sp, r7
 800e98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e990:	4770      	bx	lr
	...

0800e994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b082      	sub	sp, #8
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	3b01      	subs	r3, #1
 800e9a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e9a4:	d301      	bcc.n	800e9aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	e00f      	b.n	800e9ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e9aa:	4a0a      	ldr	r2, [pc, #40]	@ (800e9d4 <SysTick_Config+0x40>)
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	3b01      	subs	r3, #1
 800e9b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e9b2:	210f      	movs	r1, #15
 800e9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9b8:	f7ff ff8e 	bl	800e8d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e9bc:	4b05      	ldr	r3, [pc, #20]	@ (800e9d4 <SysTick_Config+0x40>)
 800e9be:	2200      	movs	r2, #0
 800e9c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e9c2:	4b04      	ldr	r3, [pc, #16]	@ (800e9d4 <SysTick_Config+0x40>)
 800e9c4:	2207      	movs	r2, #7
 800e9c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3708      	adds	r7, #8
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}
 800e9d2:	bf00      	nop
 800e9d4:	e000e010 	.word	0xe000e010

0800e9d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b082      	sub	sp, #8
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e9e0:	6878      	ldr	r0, [r7, #4]
 800e9e2:	f7ff ff29 	bl	800e838 <__NVIC_SetPriorityGrouping>
}
 800e9e6:	bf00      	nop
 800e9e8:	3708      	adds	r7, #8
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e9ee:	b580      	push	{r7, lr}
 800e9f0:	b086      	sub	sp, #24
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	60b9      	str	r1, [r7, #8]
 800e9f8:	607a      	str	r2, [r7, #4]
 800e9fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800ea00:	f7ff ff3e 	bl	800e880 <__NVIC_GetPriorityGrouping>
 800ea04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	68b9      	ldr	r1, [r7, #8]
 800ea0a:	6978      	ldr	r0, [r7, #20]
 800ea0c:	f7ff ff8e 	bl	800e92c <NVIC_EncodePriority>
 800ea10:	4602      	mov	r2, r0
 800ea12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea16:	4611      	mov	r1, r2
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f7ff ff5d 	bl	800e8d8 <__NVIC_SetPriority>
}
 800ea1e:	bf00      	nop
 800ea20:	3718      	adds	r7, #24
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}

0800ea26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ea26:	b580      	push	{r7, lr}
 800ea28:	b082      	sub	sp, #8
 800ea2a:	af00      	add	r7, sp, #0
 800ea2c:	4603      	mov	r3, r0
 800ea2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ea30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea34:	4618      	mov	r0, r3
 800ea36:	f7ff ff31 	bl	800e89c <__NVIC_EnableIRQ>
}
 800ea3a:	bf00      	nop
 800ea3c:	3708      	adds	r7, #8
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}

0800ea42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ea42:	b580      	push	{r7, lr}
 800ea44:	b082      	sub	sp, #8
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f7ff ffa2 	bl	800e994 <SysTick_Config>
 800ea50:	4603      	mov	r3, r0
}
 800ea52:	4618      	mov	r0, r3
 800ea54:	3708      	adds	r7, #8
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}
	...

0800ea5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b089      	sub	sp, #36	@ 0x24
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ea66:	2300      	movs	r3, #0
 800ea68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ea6e:	2300      	movs	r3, #0
 800ea70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ea72:	2300      	movs	r3, #0
 800ea74:	61fb      	str	r3, [r7, #28]
 800ea76:	e165      	b.n	800ed44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ea78:	2201      	movs	r2, #1
 800ea7a:	69fb      	ldr	r3, [r7, #28]
 800ea7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ea80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	697a      	ldr	r2, [r7, #20]
 800ea88:	4013      	ands	r3, r2
 800ea8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ea8c:	693a      	ldr	r2, [r7, #16]
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	f040 8154 	bne.w	800ed3e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	685b      	ldr	r3, [r3, #4]
 800ea9a:	f003 0303 	and.w	r3, r3, #3
 800ea9e:	2b01      	cmp	r3, #1
 800eaa0:	d005      	beq.n	800eaae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800eaaa:	2b02      	cmp	r3, #2
 800eaac:	d130      	bne.n	800eb10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	005b      	lsls	r3, r3, #1
 800eab8:	2203      	movs	r2, #3
 800eaba:	fa02 f303 	lsl.w	r3, r2, r3
 800eabe:	43db      	mvns	r3, r3
 800eac0:	69ba      	ldr	r2, [r7, #24]
 800eac2:	4013      	ands	r3, r2
 800eac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	68da      	ldr	r2, [r3, #12]
 800eaca:	69fb      	ldr	r3, [r7, #28]
 800eacc:	005b      	lsls	r3, r3, #1
 800eace:	fa02 f303 	lsl.w	r3, r2, r3
 800ead2:	69ba      	ldr	r2, [r7, #24]
 800ead4:	4313      	orrs	r3, r2
 800ead6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	69ba      	ldr	r2, [r7, #24]
 800eadc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	685b      	ldr	r3, [r3, #4]
 800eae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800eae4:	2201      	movs	r2, #1
 800eae6:	69fb      	ldr	r3, [r7, #28]
 800eae8:	fa02 f303 	lsl.w	r3, r2, r3
 800eaec:	43db      	mvns	r3, r3
 800eaee:	69ba      	ldr	r2, [r7, #24]
 800eaf0:	4013      	ands	r3, r2
 800eaf2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	685b      	ldr	r3, [r3, #4]
 800eaf8:	091b      	lsrs	r3, r3, #4
 800eafa:	f003 0201 	and.w	r2, r3, #1
 800eafe:	69fb      	ldr	r3, [r7, #28]
 800eb00:	fa02 f303 	lsl.w	r3, r2, r3
 800eb04:	69ba      	ldr	r2, [r7, #24]
 800eb06:	4313      	orrs	r3, r2
 800eb08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	69ba      	ldr	r2, [r7, #24]
 800eb0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	685b      	ldr	r3, [r3, #4]
 800eb14:	f003 0303 	and.w	r3, r3, #3
 800eb18:	2b03      	cmp	r3, #3
 800eb1a:	d017      	beq.n	800eb4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	68db      	ldr	r3, [r3, #12]
 800eb20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800eb22:	69fb      	ldr	r3, [r7, #28]
 800eb24:	005b      	lsls	r3, r3, #1
 800eb26:	2203      	movs	r2, #3
 800eb28:	fa02 f303 	lsl.w	r3, r2, r3
 800eb2c:	43db      	mvns	r3, r3
 800eb2e:	69ba      	ldr	r2, [r7, #24]
 800eb30:	4013      	ands	r3, r2
 800eb32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	689a      	ldr	r2, [r3, #8]
 800eb38:	69fb      	ldr	r3, [r7, #28]
 800eb3a:	005b      	lsls	r3, r3, #1
 800eb3c:	fa02 f303 	lsl.w	r3, r2, r3
 800eb40:	69ba      	ldr	r2, [r7, #24]
 800eb42:	4313      	orrs	r3, r2
 800eb44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	69ba      	ldr	r2, [r7, #24]
 800eb4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	f003 0303 	and.w	r3, r3, #3
 800eb54:	2b02      	cmp	r3, #2
 800eb56:	d123      	bne.n	800eba0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800eb58:	69fb      	ldr	r3, [r7, #28]
 800eb5a:	08da      	lsrs	r2, r3, #3
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	3208      	adds	r2, #8
 800eb60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800eb66:	69fb      	ldr	r3, [r7, #28]
 800eb68:	f003 0307 	and.w	r3, r3, #7
 800eb6c:	009b      	lsls	r3, r3, #2
 800eb6e:	220f      	movs	r2, #15
 800eb70:	fa02 f303 	lsl.w	r3, r2, r3
 800eb74:	43db      	mvns	r3, r3
 800eb76:	69ba      	ldr	r2, [r7, #24]
 800eb78:	4013      	ands	r3, r2
 800eb7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	691a      	ldr	r2, [r3, #16]
 800eb80:	69fb      	ldr	r3, [r7, #28]
 800eb82:	f003 0307 	and.w	r3, r3, #7
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	fa02 f303 	lsl.w	r3, r2, r3
 800eb8c:	69ba      	ldr	r2, [r7, #24]
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800eb92:	69fb      	ldr	r3, [r7, #28]
 800eb94:	08da      	lsrs	r2, r3, #3
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	3208      	adds	r2, #8
 800eb9a:	69b9      	ldr	r1, [r7, #24]
 800eb9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	005b      	lsls	r3, r3, #1
 800ebaa:	2203      	movs	r2, #3
 800ebac:	fa02 f303 	lsl.w	r3, r2, r3
 800ebb0:	43db      	mvns	r3, r3
 800ebb2:	69ba      	ldr	r2, [r7, #24]
 800ebb4:	4013      	ands	r3, r2
 800ebb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	f003 0203 	and.w	r2, r3, #3
 800ebc0:	69fb      	ldr	r3, [r7, #28]
 800ebc2:	005b      	lsls	r3, r3, #1
 800ebc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ebc8:	69ba      	ldr	r2, [r7, #24]
 800ebca:	4313      	orrs	r3, r2
 800ebcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	69ba      	ldr	r2, [r7, #24]
 800ebd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	685b      	ldr	r3, [r3, #4]
 800ebd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	f000 80ae 	beq.w	800ed3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	60fb      	str	r3, [r7, #12]
 800ebe6:	4b5d      	ldr	r3, [pc, #372]	@ (800ed5c <HAL_GPIO_Init+0x300>)
 800ebe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebea:	4a5c      	ldr	r2, [pc, #368]	@ (800ed5c <HAL_GPIO_Init+0x300>)
 800ebec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ebf0:	6453      	str	r3, [r2, #68]	@ 0x44
 800ebf2:	4b5a      	ldr	r3, [pc, #360]	@ (800ed5c <HAL_GPIO_Init+0x300>)
 800ebf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ebfa:	60fb      	str	r3, [r7, #12]
 800ebfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ebfe:	4a58      	ldr	r2, [pc, #352]	@ (800ed60 <HAL_GPIO_Init+0x304>)
 800ec00:	69fb      	ldr	r3, [r7, #28]
 800ec02:	089b      	lsrs	r3, r3, #2
 800ec04:	3302      	adds	r3, #2
 800ec06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ec0c:	69fb      	ldr	r3, [r7, #28]
 800ec0e:	f003 0303 	and.w	r3, r3, #3
 800ec12:	009b      	lsls	r3, r3, #2
 800ec14:	220f      	movs	r2, #15
 800ec16:	fa02 f303 	lsl.w	r3, r2, r3
 800ec1a:	43db      	mvns	r3, r3
 800ec1c:	69ba      	ldr	r2, [r7, #24]
 800ec1e:	4013      	ands	r3, r2
 800ec20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	4a4f      	ldr	r2, [pc, #316]	@ (800ed64 <HAL_GPIO_Init+0x308>)
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d025      	beq.n	800ec76 <HAL_GPIO_Init+0x21a>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	4a4e      	ldr	r2, [pc, #312]	@ (800ed68 <HAL_GPIO_Init+0x30c>)
 800ec2e:	4293      	cmp	r3, r2
 800ec30:	d01f      	beq.n	800ec72 <HAL_GPIO_Init+0x216>
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	4a4d      	ldr	r2, [pc, #308]	@ (800ed6c <HAL_GPIO_Init+0x310>)
 800ec36:	4293      	cmp	r3, r2
 800ec38:	d019      	beq.n	800ec6e <HAL_GPIO_Init+0x212>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	4a4c      	ldr	r2, [pc, #304]	@ (800ed70 <HAL_GPIO_Init+0x314>)
 800ec3e:	4293      	cmp	r3, r2
 800ec40:	d013      	beq.n	800ec6a <HAL_GPIO_Init+0x20e>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	4a4b      	ldr	r2, [pc, #300]	@ (800ed74 <HAL_GPIO_Init+0x318>)
 800ec46:	4293      	cmp	r3, r2
 800ec48:	d00d      	beq.n	800ec66 <HAL_GPIO_Init+0x20a>
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	4a4a      	ldr	r2, [pc, #296]	@ (800ed78 <HAL_GPIO_Init+0x31c>)
 800ec4e:	4293      	cmp	r3, r2
 800ec50:	d007      	beq.n	800ec62 <HAL_GPIO_Init+0x206>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	4a49      	ldr	r2, [pc, #292]	@ (800ed7c <HAL_GPIO_Init+0x320>)
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d101      	bne.n	800ec5e <HAL_GPIO_Init+0x202>
 800ec5a:	2306      	movs	r3, #6
 800ec5c:	e00c      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec5e:	2307      	movs	r3, #7
 800ec60:	e00a      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec62:	2305      	movs	r3, #5
 800ec64:	e008      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec66:	2304      	movs	r3, #4
 800ec68:	e006      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec6a:	2303      	movs	r3, #3
 800ec6c:	e004      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec6e:	2302      	movs	r3, #2
 800ec70:	e002      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec72:	2301      	movs	r3, #1
 800ec74:	e000      	b.n	800ec78 <HAL_GPIO_Init+0x21c>
 800ec76:	2300      	movs	r3, #0
 800ec78:	69fa      	ldr	r2, [r7, #28]
 800ec7a:	f002 0203 	and.w	r2, r2, #3
 800ec7e:	0092      	lsls	r2, r2, #2
 800ec80:	4093      	lsls	r3, r2
 800ec82:	69ba      	ldr	r2, [r7, #24]
 800ec84:	4313      	orrs	r3, r2
 800ec86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ec88:	4935      	ldr	r1, [pc, #212]	@ (800ed60 <HAL_GPIO_Init+0x304>)
 800ec8a:	69fb      	ldr	r3, [r7, #28]
 800ec8c:	089b      	lsrs	r3, r3, #2
 800ec8e:	3302      	adds	r3, #2
 800ec90:	69ba      	ldr	r2, [r7, #24]
 800ec92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ec96:	4b3a      	ldr	r3, [pc, #232]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ec9c:	693b      	ldr	r3, [r7, #16]
 800ec9e:	43db      	mvns	r3, r3
 800eca0:	69ba      	ldr	r2, [r7, #24]
 800eca2:	4013      	ands	r3, r2
 800eca4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	685b      	ldr	r3, [r3, #4]
 800ecaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d003      	beq.n	800ecba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800ecb2:	69ba      	ldr	r2, [r7, #24]
 800ecb4:	693b      	ldr	r3, [r7, #16]
 800ecb6:	4313      	orrs	r3, r2
 800ecb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ecba:	4a31      	ldr	r2, [pc, #196]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ecbc:	69bb      	ldr	r3, [r7, #24]
 800ecbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ecc0:	4b2f      	ldr	r3, [pc, #188]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ecc2:	68db      	ldr	r3, [r3, #12]
 800ecc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	43db      	mvns	r3, r3
 800ecca:	69ba      	ldr	r2, [r7, #24]
 800eccc:	4013      	ands	r3, r2
 800ecce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d003      	beq.n	800ece4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800ecdc:	69ba      	ldr	r2, [r7, #24]
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	4313      	orrs	r3, r2
 800ece2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ece4:	4a26      	ldr	r2, [pc, #152]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ece6:	69bb      	ldr	r3, [r7, #24]
 800ece8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ecea:	4b25      	ldr	r3, [pc, #148]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ecf0:	693b      	ldr	r3, [r7, #16]
 800ecf2:	43db      	mvns	r3, r3
 800ecf4:	69ba      	ldr	r2, [r7, #24]
 800ecf6:	4013      	ands	r3, r2
 800ecf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ecfa:	683b      	ldr	r3, [r7, #0]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d003      	beq.n	800ed0e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800ed06:	69ba      	ldr	r2, [r7, #24]
 800ed08:	693b      	ldr	r3, [r7, #16]
 800ed0a:	4313      	orrs	r3, r2
 800ed0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ed0e:	4a1c      	ldr	r2, [pc, #112]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ed10:	69bb      	ldr	r3, [r7, #24]
 800ed12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ed14:	4b1a      	ldr	r3, [pc, #104]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ed1a:	693b      	ldr	r3, [r7, #16]
 800ed1c:	43db      	mvns	r3, r3
 800ed1e:	69ba      	ldr	r2, [r7, #24]
 800ed20:	4013      	ands	r3, r2
 800ed22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ed24:	683b      	ldr	r3, [r7, #0]
 800ed26:	685b      	ldr	r3, [r3, #4]
 800ed28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d003      	beq.n	800ed38 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800ed30:	69ba      	ldr	r2, [r7, #24]
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	4313      	orrs	r3, r2
 800ed36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ed38:	4a11      	ldr	r2, [pc, #68]	@ (800ed80 <HAL_GPIO_Init+0x324>)
 800ed3a:	69bb      	ldr	r3, [r7, #24]
 800ed3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ed3e:	69fb      	ldr	r3, [r7, #28]
 800ed40:	3301      	adds	r3, #1
 800ed42:	61fb      	str	r3, [r7, #28]
 800ed44:	69fb      	ldr	r3, [r7, #28]
 800ed46:	2b0f      	cmp	r3, #15
 800ed48:	f67f ae96 	bls.w	800ea78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ed4c:	bf00      	nop
 800ed4e:	bf00      	nop
 800ed50:	3724      	adds	r7, #36	@ 0x24
 800ed52:	46bd      	mov	sp, r7
 800ed54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed58:	4770      	bx	lr
 800ed5a:	bf00      	nop
 800ed5c:	40023800 	.word	0x40023800
 800ed60:	40013800 	.word	0x40013800
 800ed64:	40020000 	.word	0x40020000
 800ed68:	40020400 	.word	0x40020400
 800ed6c:	40020800 	.word	0x40020800
 800ed70:	40020c00 	.word	0x40020c00
 800ed74:	40021000 	.word	0x40021000
 800ed78:	40021400 	.word	0x40021400
 800ed7c:	40021800 	.word	0x40021800
 800ed80:	40013c00 	.word	0x40013c00

0800ed84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ed84:	b480      	push	{r7}
 800ed86:	b083      	sub	sp, #12
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	460b      	mov	r3, r1
 800ed8e:	807b      	strh	r3, [r7, #2]
 800ed90:	4613      	mov	r3, r2
 800ed92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ed94:	787b      	ldrb	r3, [r7, #1]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d003      	beq.n	800eda2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ed9a:	887a      	ldrh	r2, [r7, #2]
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800eda0:	e003      	b.n	800edaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800eda2:	887b      	ldrh	r3, [r7, #2]
 800eda4:	041a      	lsls	r2, r3, #16
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	619a      	str	r2, [r3, #24]
}
 800edaa:	bf00      	nop
 800edac:	370c      	adds	r7, #12
 800edae:	46bd      	mov	sp, r7
 800edb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb4:	4770      	bx	lr
	...

0800edb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b082      	sub	sp, #8
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	4603      	mov	r3, r0
 800edc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800edc2:	4b08      	ldr	r3, [pc, #32]	@ (800ede4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800edc4:	695a      	ldr	r2, [r3, #20]
 800edc6:	88fb      	ldrh	r3, [r7, #6]
 800edc8:	4013      	ands	r3, r2
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d006      	beq.n	800eddc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800edce:	4a05      	ldr	r2, [pc, #20]	@ (800ede4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800edd0:	88fb      	ldrh	r3, [r7, #6]
 800edd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800edd4:	88fb      	ldrh	r3, [r7, #6]
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7f3 fa02 	bl	80021e0 <HAL_GPIO_EXTI_Callback>
  }
}
 800eddc:	bf00      	nop
 800edde:	3708      	adds	r7, #8
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}
 800ede4:	40013c00 	.word	0x40013c00

0800ede8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b082      	sub	sp, #8
 800edec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800edee:	2300      	movs	r3, #0
 800edf0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800edf2:	2300      	movs	r3, #0
 800edf4:	603b      	str	r3, [r7, #0]
 800edf6:	4b20      	ldr	r3, [pc, #128]	@ (800ee78 <HAL_PWREx_EnableOverDrive+0x90>)
 800edf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800edfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ee78 <HAL_PWREx_EnableOverDrive+0x90>)
 800edfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ee00:	6413      	str	r3, [r2, #64]	@ 0x40
 800ee02:	4b1d      	ldr	r3, [pc, #116]	@ (800ee78 <HAL_PWREx_EnableOverDrive+0x90>)
 800ee04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ee0a:	603b      	str	r3, [r7, #0]
 800ee0c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ee0e:	4b1b      	ldr	r3, [pc, #108]	@ (800ee7c <HAL_PWREx_EnableOverDrive+0x94>)
 800ee10:	2201      	movs	r2, #1
 800ee12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ee14:	f7ff fd04 	bl	800e820 <HAL_GetTick>
 800ee18:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ee1a:	e009      	b.n	800ee30 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ee1c:	f7ff fd00 	bl	800e820 <HAL_GetTick>
 800ee20:	4602      	mov	r2, r0
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	1ad3      	subs	r3, r2, r3
 800ee26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ee2a:	d901      	bls.n	800ee30 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800ee2c:	2303      	movs	r3, #3
 800ee2e:	e01f      	b.n	800ee70 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ee30:	4b13      	ldr	r3, [pc, #76]	@ (800ee80 <HAL_PWREx_EnableOverDrive+0x98>)
 800ee32:	685b      	ldr	r3, [r3, #4]
 800ee34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ee38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee3c:	d1ee      	bne.n	800ee1c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ee3e:	4b11      	ldr	r3, [pc, #68]	@ (800ee84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ee40:	2201      	movs	r2, #1
 800ee42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ee44:	f7ff fcec 	bl	800e820 <HAL_GetTick>
 800ee48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ee4a:	e009      	b.n	800ee60 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ee4c:	f7ff fce8 	bl	800e820 <HAL_GetTick>
 800ee50:	4602      	mov	r2, r0
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	1ad3      	subs	r3, r2, r3
 800ee56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ee5a:	d901      	bls.n	800ee60 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800ee5c:	2303      	movs	r3, #3
 800ee5e:	e007      	b.n	800ee70 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ee60:	4b07      	ldr	r3, [pc, #28]	@ (800ee80 <HAL_PWREx_EnableOverDrive+0x98>)
 800ee62:	685b      	ldr	r3, [r3, #4]
 800ee64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee6c:	d1ee      	bne.n	800ee4c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800ee6e:	2300      	movs	r3, #0
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3708      	adds	r7, #8
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}
 800ee78:	40023800 	.word	0x40023800
 800ee7c:	420e0040 	.word	0x420e0040
 800ee80:	40007000 	.word	0x40007000
 800ee84:	420e0044 	.word	0x420e0044

0800ee88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b084      	sub	sp, #16
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
 800ee90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d101      	bne.n	800ee9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ee98:	2301      	movs	r3, #1
 800ee9a:	e0cc      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ee9c:	4b68      	ldr	r3, [pc, #416]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f003 030f 	and.w	r3, r3, #15
 800eea4:	683a      	ldr	r2, [r7, #0]
 800eea6:	429a      	cmp	r2, r3
 800eea8:	d90c      	bls.n	800eec4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800eeaa:	4b65      	ldr	r3, [pc, #404]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800eeac:	683a      	ldr	r2, [r7, #0]
 800eeae:	b2d2      	uxtb	r2, r2
 800eeb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800eeb2:	4b63      	ldr	r3, [pc, #396]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	f003 030f 	and.w	r3, r3, #15
 800eeba:	683a      	ldr	r2, [r7, #0]
 800eebc:	429a      	cmp	r2, r3
 800eebe:	d001      	beq.n	800eec4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800eec0:	2301      	movs	r3, #1
 800eec2:	e0b8      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f003 0302 	and.w	r3, r3, #2
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d020      	beq.n	800ef12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f003 0304 	and.w	r3, r3, #4
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d005      	beq.n	800eee8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800eedc:	4b59      	ldr	r3, [pc, #356]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800eede:	689b      	ldr	r3, [r3, #8]
 800eee0:	4a58      	ldr	r2, [pc, #352]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800eee2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800eee6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	f003 0308 	and.w	r3, r3, #8
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d005      	beq.n	800ef00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800eef4:	4b53      	ldr	r3, [pc, #332]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800eef6:	689b      	ldr	r3, [r3, #8]
 800eef8:	4a52      	ldr	r2, [pc, #328]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800eefa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800eefe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef00:	4b50      	ldr	r3, [pc, #320]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef02:	689b      	ldr	r3, [r3, #8]
 800ef04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	689b      	ldr	r3, [r3, #8]
 800ef0c:	494d      	ldr	r1, [pc, #308]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef0e:	4313      	orrs	r3, r2
 800ef10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f003 0301 	and.w	r3, r3, #1
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d044      	beq.n	800efa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	685b      	ldr	r3, [r3, #4]
 800ef22:	2b01      	cmp	r3, #1
 800ef24:	d107      	bne.n	800ef36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ef26:	4b47      	ldr	r3, [pc, #284]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d119      	bne.n	800ef66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef32:	2301      	movs	r3, #1
 800ef34:	e07f      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	685b      	ldr	r3, [r3, #4]
 800ef3a:	2b02      	cmp	r3, #2
 800ef3c:	d003      	beq.n	800ef46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ef42:	2b03      	cmp	r3, #3
 800ef44:	d107      	bne.n	800ef56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ef46:	4b3f      	ldr	r3, [pc, #252]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d109      	bne.n	800ef66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef52:	2301      	movs	r3, #1
 800ef54:	e06f      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ef56:	4b3b      	ldr	r3, [pc, #236]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	f003 0302 	and.w	r3, r3, #2
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d101      	bne.n	800ef66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef62:	2301      	movs	r3, #1
 800ef64:	e067      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ef66:	4b37      	ldr	r3, [pc, #220]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef68:	689b      	ldr	r3, [r3, #8]
 800ef6a:	f023 0203 	bic.w	r2, r3, #3
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	685b      	ldr	r3, [r3, #4]
 800ef72:	4934      	ldr	r1, [pc, #208]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef74:	4313      	orrs	r3, r2
 800ef76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ef78:	f7ff fc52 	bl	800e820 <HAL_GetTick>
 800ef7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef7e:	e00a      	b.n	800ef96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ef80:	f7ff fc4e 	bl	800e820 <HAL_GetTick>
 800ef84:	4602      	mov	r2, r0
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	1ad3      	subs	r3, r2, r3
 800ef8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef8e:	4293      	cmp	r3, r2
 800ef90:	d901      	bls.n	800ef96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ef92:	2303      	movs	r3, #3
 800ef94:	e04f      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef96:	4b2b      	ldr	r3, [pc, #172]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800ef98:	689b      	ldr	r3, [r3, #8]
 800ef9a:	f003 020c 	and.w	r2, r3, #12
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	685b      	ldr	r3, [r3, #4]
 800efa2:	009b      	lsls	r3, r3, #2
 800efa4:	429a      	cmp	r2, r3
 800efa6:	d1eb      	bne.n	800ef80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800efa8:	4b25      	ldr	r3, [pc, #148]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	f003 030f 	and.w	r3, r3, #15
 800efb0:	683a      	ldr	r2, [r7, #0]
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d20c      	bcs.n	800efd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800efb6:	4b22      	ldr	r3, [pc, #136]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800efb8:	683a      	ldr	r2, [r7, #0]
 800efba:	b2d2      	uxtb	r2, r2
 800efbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800efbe:	4b20      	ldr	r3, [pc, #128]	@ (800f040 <HAL_RCC_ClockConfig+0x1b8>)
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	f003 030f 	and.w	r3, r3, #15
 800efc6:	683a      	ldr	r2, [r7, #0]
 800efc8:	429a      	cmp	r2, r3
 800efca:	d001      	beq.n	800efd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800efcc:	2301      	movs	r3, #1
 800efce:	e032      	b.n	800f036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f003 0304 	and.w	r3, r3, #4
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d008      	beq.n	800efee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800efdc:	4b19      	ldr	r3, [pc, #100]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800efde:	689b      	ldr	r3, [r3, #8]
 800efe0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	68db      	ldr	r3, [r3, #12]
 800efe8:	4916      	ldr	r1, [pc, #88]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800efea:	4313      	orrs	r3, r2
 800efec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	f003 0308 	and.w	r3, r3, #8
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d009      	beq.n	800f00e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800effa:	4b12      	ldr	r3, [pc, #72]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	691b      	ldr	r3, [r3, #16]
 800f006:	00db      	lsls	r3, r3, #3
 800f008:	490e      	ldr	r1, [pc, #56]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800f00a:	4313      	orrs	r3, r2
 800f00c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f00e:	f000 f855 	bl	800f0bc <HAL_RCC_GetSysClockFreq>
 800f012:	4602      	mov	r2, r0
 800f014:	4b0b      	ldr	r3, [pc, #44]	@ (800f044 <HAL_RCC_ClockConfig+0x1bc>)
 800f016:	689b      	ldr	r3, [r3, #8]
 800f018:	091b      	lsrs	r3, r3, #4
 800f01a:	f003 030f 	and.w	r3, r3, #15
 800f01e:	490a      	ldr	r1, [pc, #40]	@ (800f048 <HAL_RCC_ClockConfig+0x1c0>)
 800f020:	5ccb      	ldrb	r3, [r1, r3]
 800f022:	fa22 f303 	lsr.w	r3, r2, r3
 800f026:	4a09      	ldr	r2, [pc, #36]	@ (800f04c <HAL_RCC_ClockConfig+0x1c4>)
 800f028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800f02a:	4b09      	ldr	r3, [pc, #36]	@ (800f050 <HAL_RCC_ClockConfig+0x1c8>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	4618      	mov	r0, r3
 800f030:	f7ff fbb2 	bl	800e798 <HAL_InitTick>

  return HAL_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3710      	adds	r7, #16
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
 800f03e:	bf00      	nop
 800f040:	40023c00 	.word	0x40023c00
 800f044:	40023800 	.word	0x40023800
 800f048:	0801ceb0 	.word	0x0801ceb0
 800f04c:	20000000 	.word	0x20000000
 800f050:	20000220 	.word	0x20000220

0800f054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f054:	b480      	push	{r7}
 800f056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f058:	4b03      	ldr	r3, [pc, #12]	@ (800f068 <HAL_RCC_GetHCLKFreq+0x14>)
 800f05a:	681b      	ldr	r3, [r3, #0]
}
 800f05c:	4618      	mov	r0, r3
 800f05e:	46bd      	mov	sp, r7
 800f060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f064:	4770      	bx	lr
 800f066:	bf00      	nop
 800f068:	20000000 	.word	0x20000000

0800f06c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f070:	f7ff fff0 	bl	800f054 <HAL_RCC_GetHCLKFreq>
 800f074:	4602      	mov	r2, r0
 800f076:	4b05      	ldr	r3, [pc, #20]	@ (800f08c <HAL_RCC_GetPCLK1Freq+0x20>)
 800f078:	689b      	ldr	r3, [r3, #8]
 800f07a:	0a9b      	lsrs	r3, r3, #10
 800f07c:	f003 0307 	and.w	r3, r3, #7
 800f080:	4903      	ldr	r1, [pc, #12]	@ (800f090 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f082:	5ccb      	ldrb	r3, [r1, r3]
 800f084:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f088:	4618      	mov	r0, r3
 800f08a:	bd80      	pop	{r7, pc}
 800f08c:	40023800 	.word	0x40023800
 800f090:	0801cec0 	.word	0x0801cec0

0800f094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f094:	b580      	push	{r7, lr}
 800f096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f098:	f7ff ffdc 	bl	800f054 <HAL_RCC_GetHCLKFreq>
 800f09c:	4602      	mov	r2, r0
 800f09e:	4b05      	ldr	r3, [pc, #20]	@ (800f0b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800f0a0:	689b      	ldr	r3, [r3, #8]
 800f0a2:	0b5b      	lsrs	r3, r3, #13
 800f0a4:	f003 0307 	and.w	r3, r3, #7
 800f0a8:	4903      	ldr	r1, [pc, #12]	@ (800f0b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f0aa:	5ccb      	ldrb	r3, [r1, r3]
 800f0ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	bd80      	pop	{r7, pc}
 800f0b4:	40023800 	.word	0x40023800
 800f0b8:	0801cec0 	.word	0x0801cec0

0800f0bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f0bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0c0:	b0ae      	sub	sp, #184	@ 0xb8
 800f0c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800f0dc:	2300      	movs	r3, #0
 800f0de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f0e2:	4bcb      	ldr	r3, [pc, #812]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f0e4:	689b      	ldr	r3, [r3, #8]
 800f0e6:	f003 030c 	and.w	r3, r3, #12
 800f0ea:	2b0c      	cmp	r3, #12
 800f0ec:	f200 8206 	bhi.w	800f4fc <HAL_RCC_GetSysClockFreq+0x440>
 800f0f0:	a201      	add	r2, pc, #4	@ (adr r2, 800f0f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 800f0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f6:	bf00      	nop
 800f0f8:	0800f12d 	.word	0x0800f12d
 800f0fc:	0800f4fd 	.word	0x0800f4fd
 800f100:	0800f4fd 	.word	0x0800f4fd
 800f104:	0800f4fd 	.word	0x0800f4fd
 800f108:	0800f135 	.word	0x0800f135
 800f10c:	0800f4fd 	.word	0x0800f4fd
 800f110:	0800f4fd 	.word	0x0800f4fd
 800f114:	0800f4fd 	.word	0x0800f4fd
 800f118:	0800f13d 	.word	0x0800f13d
 800f11c:	0800f4fd 	.word	0x0800f4fd
 800f120:	0800f4fd 	.word	0x0800f4fd
 800f124:	0800f4fd 	.word	0x0800f4fd
 800f128:	0800f32d 	.word	0x0800f32d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f12c:	4bb9      	ldr	r3, [pc, #740]	@ (800f414 <HAL_RCC_GetSysClockFreq+0x358>)
 800f12e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800f132:	e1e7      	b.n	800f504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f134:	4bb8      	ldr	r3, [pc, #736]	@ (800f418 <HAL_RCC_GetSysClockFreq+0x35c>)
 800f136:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f13a:	e1e3      	b.n	800f504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f13c:	4bb4      	ldr	r3, [pc, #720]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f13e:	685b      	ldr	r3, [r3, #4]
 800f140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f148:	4bb1      	ldr	r3, [pc, #708]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f150:	2b00      	cmp	r3, #0
 800f152:	d071      	beq.n	800f238 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f154:	4bae      	ldr	r3, [pc, #696]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	099b      	lsrs	r3, r3, #6
 800f15a:	2200      	movs	r2, #0
 800f15c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f160:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800f164:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f16c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f170:	2300      	movs	r3, #0
 800f172:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f176:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800f17a:	4622      	mov	r2, r4
 800f17c:	462b      	mov	r3, r5
 800f17e:	f04f 0000 	mov.w	r0, #0
 800f182:	f04f 0100 	mov.w	r1, #0
 800f186:	0159      	lsls	r1, r3, #5
 800f188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f18c:	0150      	lsls	r0, r2, #5
 800f18e:	4602      	mov	r2, r0
 800f190:	460b      	mov	r3, r1
 800f192:	4621      	mov	r1, r4
 800f194:	1a51      	subs	r1, r2, r1
 800f196:	6439      	str	r1, [r7, #64]	@ 0x40
 800f198:	4629      	mov	r1, r5
 800f19a:	eb63 0301 	sbc.w	r3, r3, r1
 800f19e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1a0:	f04f 0200 	mov.w	r2, #0
 800f1a4:	f04f 0300 	mov.w	r3, #0
 800f1a8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800f1ac:	4649      	mov	r1, r9
 800f1ae:	018b      	lsls	r3, r1, #6
 800f1b0:	4641      	mov	r1, r8
 800f1b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f1b6:	4641      	mov	r1, r8
 800f1b8:	018a      	lsls	r2, r1, #6
 800f1ba:	4641      	mov	r1, r8
 800f1bc:	1a51      	subs	r1, r2, r1
 800f1be:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f1c0:	4649      	mov	r1, r9
 800f1c2:	eb63 0301 	sbc.w	r3, r3, r1
 800f1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1c8:	f04f 0200 	mov.w	r2, #0
 800f1cc:	f04f 0300 	mov.w	r3, #0
 800f1d0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800f1d4:	4649      	mov	r1, r9
 800f1d6:	00cb      	lsls	r3, r1, #3
 800f1d8:	4641      	mov	r1, r8
 800f1da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f1de:	4641      	mov	r1, r8
 800f1e0:	00ca      	lsls	r2, r1, #3
 800f1e2:	4610      	mov	r0, r2
 800f1e4:	4619      	mov	r1, r3
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	4622      	mov	r2, r4
 800f1ea:	189b      	adds	r3, r3, r2
 800f1ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800f1ee:	462b      	mov	r3, r5
 800f1f0:	460a      	mov	r2, r1
 800f1f2:	eb42 0303 	adc.w	r3, r2, r3
 800f1f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1f8:	f04f 0200 	mov.w	r2, #0
 800f1fc:	f04f 0300 	mov.w	r3, #0
 800f200:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f204:	4629      	mov	r1, r5
 800f206:	024b      	lsls	r3, r1, #9
 800f208:	4621      	mov	r1, r4
 800f20a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f20e:	4621      	mov	r1, r4
 800f210:	024a      	lsls	r2, r1, #9
 800f212:	4610      	mov	r0, r2
 800f214:	4619      	mov	r1, r3
 800f216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f21a:	2200      	movs	r2, #0
 800f21c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f220:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f224:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800f228:	f7f1 fcde 	bl	8000be8 <__aeabi_uldivmod>
 800f22c:	4602      	mov	r2, r0
 800f22e:	460b      	mov	r3, r1
 800f230:	4613      	mov	r3, r2
 800f232:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f236:	e067      	b.n	800f308 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f238:	4b75      	ldr	r3, [pc, #468]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f23a:	685b      	ldr	r3, [r3, #4]
 800f23c:	099b      	lsrs	r3, r3, #6
 800f23e:	2200      	movs	r2, #0
 800f240:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f244:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800f248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f24c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f250:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f252:	2300      	movs	r3, #0
 800f254:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f256:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800f25a:	4622      	mov	r2, r4
 800f25c:	462b      	mov	r3, r5
 800f25e:	f04f 0000 	mov.w	r0, #0
 800f262:	f04f 0100 	mov.w	r1, #0
 800f266:	0159      	lsls	r1, r3, #5
 800f268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f26c:	0150      	lsls	r0, r2, #5
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4621      	mov	r1, r4
 800f274:	1a51      	subs	r1, r2, r1
 800f276:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f278:	4629      	mov	r1, r5
 800f27a:	eb63 0301 	sbc.w	r3, r3, r1
 800f27e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f280:	f04f 0200 	mov.w	r2, #0
 800f284:	f04f 0300 	mov.w	r3, #0
 800f288:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800f28c:	4649      	mov	r1, r9
 800f28e:	018b      	lsls	r3, r1, #6
 800f290:	4641      	mov	r1, r8
 800f292:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f296:	4641      	mov	r1, r8
 800f298:	018a      	lsls	r2, r1, #6
 800f29a:	4641      	mov	r1, r8
 800f29c:	ebb2 0a01 	subs.w	sl, r2, r1
 800f2a0:	4649      	mov	r1, r9
 800f2a2:	eb63 0b01 	sbc.w	fp, r3, r1
 800f2a6:	f04f 0200 	mov.w	r2, #0
 800f2aa:	f04f 0300 	mov.w	r3, #0
 800f2ae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f2b2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800f2b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f2ba:	4692      	mov	sl, r2
 800f2bc:	469b      	mov	fp, r3
 800f2be:	4623      	mov	r3, r4
 800f2c0:	eb1a 0303 	adds.w	r3, sl, r3
 800f2c4:	623b      	str	r3, [r7, #32]
 800f2c6:	462b      	mov	r3, r5
 800f2c8:	eb4b 0303 	adc.w	r3, fp, r3
 800f2cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2ce:	f04f 0200 	mov.w	r2, #0
 800f2d2:	f04f 0300 	mov.w	r3, #0
 800f2d6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800f2da:	4629      	mov	r1, r5
 800f2dc:	028b      	lsls	r3, r1, #10
 800f2de:	4621      	mov	r1, r4
 800f2e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f2e4:	4621      	mov	r1, r4
 800f2e6:	028a      	lsls	r2, r1, #10
 800f2e8:	4610      	mov	r0, r2
 800f2ea:	4619      	mov	r1, r3
 800f2ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	673b      	str	r3, [r7, #112]	@ 0x70
 800f2f4:	677a      	str	r2, [r7, #116]	@ 0x74
 800f2f6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800f2fa:	f7f1 fc75 	bl	8000be8 <__aeabi_uldivmod>
 800f2fe:	4602      	mov	r2, r0
 800f300:	460b      	mov	r3, r1
 800f302:	4613      	mov	r3, r2
 800f304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f308:	4b41      	ldr	r3, [pc, #260]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f30a:	685b      	ldr	r3, [r3, #4]
 800f30c:	0c1b      	lsrs	r3, r3, #16
 800f30e:	f003 0303 	and.w	r3, r3, #3
 800f312:	3301      	adds	r3, #1
 800f314:	005b      	lsls	r3, r3, #1
 800f316:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800f31a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f31e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f322:	fbb2 f3f3 	udiv	r3, r2, r3
 800f326:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f32a:	e0eb      	b.n	800f504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f32c:	4b38      	ldr	r3, [pc, #224]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f338:	4b35      	ldr	r3, [pc, #212]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f33a:	685b      	ldr	r3, [r3, #4]
 800f33c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f340:	2b00      	cmp	r3, #0
 800f342:	d06b      	beq.n	800f41c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f344:	4b32      	ldr	r3, [pc, #200]	@ (800f410 <HAL_RCC_GetSysClockFreq+0x354>)
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	099b      	lsrs	r3, r3, #6
 800f34a:	2200      	movs	r2, #0
 800f34c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f34e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f350:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f356:	663b      	str	r3, [r7, #96]	@ 0x60
 800f358:	2300      	movs	r3, #0
 800f35a:	667b      	str	r3, [r7, #100]	@ 0x64
 800f35c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800f360:	4622      	mov	r2, r4
 800f362:	462b      	mov	r3, r5
 800f364:	f04f 0000 	mov.w	r0, #0
 800f368:	f04f 0100 	mov.w	r1, #0
 800f36c:	0159      	lsls	r1, r3, #5
 800f36e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f372:	0150      	lsls	r0, r2, #5
 800f374:	4602      	mov	r2, r0
 800f376:	460b      	mov	r3, r1
 800f378:	4621      	mov	r1, r4
 800f37a:	1a51      	subs	r1, r2, r1
 800f37c:	61b9      	str	r1, [r7, #24]
 800f37e:	4629      	mov	r1, r5
 800f380:	eb63 0301 	sbc.w	r3, r3, r1
 800f384:	61fb      	str	r3, [r7, #28]
 800f386:	f04f 0200 	mov.w	r2, #0
 800f38a:	f04f 0300 	mov.w	r3, #0
 800f38e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800f392:	4659      	mov	r1, fp
 800f394:	018b      	lsls	r3, r1, #6
 800f396:	4651      	mov	r1, sl
 800f398:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f39c:	4651      	mov	r1, sl
 800f39e:	018a      	lsls	r2, r1, #6
 800f3a0:	4651      	mov	r1, sl
 800f3a2:	ebb2 0801 	subs.w	r8, r2, r1
 800f3a6:	4659      	mov	r1, fp
 800f3a8:	eb63 0901 	sbc.w	r9, r3, r1
 800f3ac:	f04f 0200 	mov.w	r2, #0
 800f3b0:	f04f 0300 	mov.w	r3, #0
 800f3b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f3b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f3bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f3c0:	4690      	mov	r8, r2
 800f3c2:	4699      	mov	r9, r3
 800f3c4:	4623      	mov	r3, r4
 800f3c6:	eb18 0303 	adds.w	r3, r8, r3
 800f3ca:	613b      	str	r3, [r7, #16]
 800f3cc:	462b      	mov	r3, r5
 800f3ce:	eb49 0303 	adc.w	r3, r9, r3
 800f3d2:	617b      	str	r3, [r7, #20]
 800f3d4:	f04f 0200 	mov.w	r2, #0
 800f3d8:	f04f 0300 	mov.w	r3, #0
 800f3dc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800f3e0:	4629      	mov	r1, r5
 800f3e2:	024b      	lsls	r3, r1, #9
 800f3e4:	4621      	mov	r1, r4
 800f3e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f3ea:	4621      	mov	r1, r4
 800f3ec:	024a      	lsls	r2, r1, #9
 800f3ee:	4610      	mov	r0, r2
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f3fa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f3fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f400:	f7f1 fbf2 	bl	8000be8 <__aeabi_uldivmod>
 800f404:	4602      	mov	r2, r0
 800f406:	460b      	mov	r3, r1
 800f408:	4613      	mov	r3, r2
 800f40a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f40e:	e065      	b.n	800f4dc <HAL_RCC_GetSysClockFreq+0x420>
 800f410:	40023800 	.word	0x40023800
 800f414:	00f42400 	.word	0x00f42400
 800f418:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f41c:	4b3d      	ldr	r3, [pc, #244]	@ (800f514 <HAL_RCC_GetSysClockFreq+0x458>)
 800f41e:	685b      	ldr	r3, [r3, #4]
 800f420:	099b      	lsrs	r3, r3, #6
 800f422:	2200      	movs	r2, #0
 800f424:	4618      	mov	r0, r3
 800f426:	4611      	mov	r1, r2
 800f428:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800f42c:	653b      	str	r3, [r7, #80]	@ 0x50
 800f42e:	2300      	movs	r3, #0
 800f430:	657b      	str	r3, [r7, #84]	@ 0x54
 800f432:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800f436:	4642      	mov	r2, r8
 800f438:	464b      	mov	r3, r9
 800f43a:	f04f 0000 	mov.w	r0, #0
 800f43e:	f04f 0100 	mov.w	r1, #0
 800f442:	0159      	lsls	r1, r3, #5
 800f444:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f448:	0150      	lsls	r0, r2, #5
 800f44a:	4602      	mov	r2, r0
 800f44c:	460b      	mov	r3, r1
 800f44e:	4641      	mov	r1, r8
 800f450:	1a51      	subs	r1, r2, r1
 800f452:	60b9      	str	r1, [r7, #8]
 800f454:	4649      	mov	r1, r9
 800f456:	eb63 0301 	sbc.w	r3, r3, r1
 800f45a:	60fb      	str	r3, [r7, #12]
 800f45c:	f04f 0200 	mov.w	r2, #0
 800f460:	f04f 0300 	mov.w	r3, #0
 800f464:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800f468:	4659      	mov	r1, fp
 800f46a:	018b      	lsls	r3, r1, #6
 800f46c:	4651      	mov	r1, sl
 800f46e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f472:	4651      	mov	r1, sl
 800f474:	018a      	lsls	r2, r1, #6
 800f476:	4651      	mov	r1, sl
 800f478:	1a54      	subs	r4, r2, r1
 800f47a:	4659      	mov	r1, fp
 800f47c:	eb63 0501 	sbc.w	r5, r3, r1
 800f480:	f04f 0200 	mov.w	r2, #0
 800f484:	f04f 0300 	mov.w	r3, #0
 800f488:	00eb      	lsls	r3, r5, #3
 800f48a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f48e:	00e2      	lsls	r2, r4, #3
 800f490:	4614      	mov	r4, r2
 800f492:	461d      	mov	r5, r3
 800f494:	4643      	mov	r3, r8
 800f496:	18e3      	adds	r3, r4, r3
 800f498:	603b      	str	r3, [r7, #0]
 800f49a:	464b      	mov	r3, r9
 800f49c:	eb45 0303 	adc.w	r3, r5, r3
 800f4a0:	607b      	str	r3, [r7, #4]
 800f4a2:	f04f 0200 	mov.w	r2, #0
 800f4a6:	f04f 0300 	mov.w	r3, #0
 800f4aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f4ae:	4629      	mov	r1, r5
 800f4b0:	028b      	lsls	r3, r1, #10
 800f4b2:	4621      	mov	r1, r4
 800f4b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f4b8:	4621      	mov	r1, r4
 800f4ba:	028a      	lsls	r2, r1, #10
 800f4bc:	4610      	mov	r0, r2
 800f4be:	4619      	mov	r1, r3
 800f4c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f4c8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f4ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f4ce:	f7f1 fb8b 	bl	8000be8 <__aeabi_uldivmod>
 800f4d2:	4602      	mov	r2, r0
 800f4d4:	460b      	mov	r3, r1
 800f4d6:	4613      	mov	r3, r2
 800f4d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800f4dc:	4b0d      	ldr	r3, [pc, #52]	@ (800f514 <HAL_RCC_GetSysClockFreq+0x458>)
 800f4de:	685b      	ldr	r3, [r3, #4]
 800f4e0:	0f1b      	lsrs	r3, r3, #28
 800f4e2:	f003 0307 	and.w	r3, r3, #7
 800f4e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800f4ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f4ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f4fa:	e003      	b.n	800f504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f4fc:	4b06      	ldr	r3, [pc, #24]	@ (800f518 <HAL_RCC_GetSysClockFreq+0x45c>)
 800f4fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f502:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f504:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800f508:	4618      	mov	r0, r3
 800f50a:	37b8      	adds	r7, #184	@ 0xb8
 800f50c:	46bd      	mov	sp, r7
 800f50e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f512:	bf00      	nop
 800f514:	40023800 	.word	0x40023800
 800f518:	00f42400 	.word	0x00f42400

0800f51c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b086      	sub	sp, #24
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d101      	bne.n	800f52e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800f52a:	2301      	movs	r3, #1
 800f52c:	e28d      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	f003 0301 	and.w	r3, r3, #1
 800f536:	2b00      	cmp	r3, #0
 800f538:	f000 8083 	beq.w	800f642 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f53c:	4b94      	ldr	r3, [pc, #592]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f53e:	689b      	ldr	r3, [r3, #8]
 800f540:	f003 030c 	and.w	r3, r3, #12
 800f544:	2b04      	cmp	r3, #4
 800f546:	d019      	beq.n	800f57c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f548:	4b91      	ldr	r3, [pc, #580]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f54a:	689b      	ldr	r3, [r3, #8]
 800f54c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f550:	2b08      	cmp	r3, #8
 800f552:	d106      	bne.n	800f562 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f554:	4b8e      	ldr	r3, [pc, #568]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f55c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f560:	d00c      	beq.n	800f57c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f562:	4b8b      	ldr	r3, [pc, #556]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f564:	689b      	ldr	r3, [r3, #8]
 800f566:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f56a:	2b0c      	cmp	r3, #12
 800f56c:	d112      	bne.n	800f594 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f56e:	4b88      	ldr	r3, [pc, #544]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f570:	685b      	ldr	r3, [r3, #4]
 800f572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f57a:	d10b      	bne.n	800f594 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f57c:	4b84      	ldr	r3, [pc, #528]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f584:	2b00      	cmp	r3, #0
 800f586:	d05b      	beq.n	800f640 <HAL_RCC_OscConfig+0x124>
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d157      	bne.n	800f640 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800f590:	2301      	movs	r3, #1
 800f592:	e25a      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	685b      	ldr	r3, [r3, #4]
 800f598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f59c:	d106      	bne.n	800f5ac <HAL_RCC_OscConfig+0x90>
 800f59e:	4b7c      	ldr	r3, [pc, #496]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	4a7b      	ldr	r2, [pc, #492]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f5a8:	6013      	str	r3, [r2, #0]
 800f5aa:	e01d      	b.n	800f5e8 <HAL_RCC_OscConfig+0xcc>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	685b      	ldr	r3, [r3, #4]
 800f5b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f5b4:	d10c      	bne.n	800f5d0 <HAL_RCC_OscConfig+0xb4>
 800f5b6:	4b76      	ldr	r3, [pc, #472]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4a75      	ldr	r2, [pc, #468]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f5c0:	6013      	str	r3, [r2, #0]
 800f5c2:	4b73      	ldr	r3, [pc, #460]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	4a72      	ldr	r2, [pc, #456]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f5cc:	6013      	str	r3, [r2, #0]
 800f5ce:	e00b      	b.n	800f5e8 <HAL_RCC_OscConfig+0xcc>
 800f5d0:	4b6f      	ldr	r3, [pc, #444]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	4a6e      	ldr	r2, [pc, #440]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f5da:	6013      	str	r3, [r2, #0]
 800f5dc:	4b6c      	ldr	r3, [pc, #432]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	4a6b      	ldr	r2, [pc, #428]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f5e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f5e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	685b      	ldr	r3, [r3, #4]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d013      	beq.n	800f618 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f5f0:	f7ff f916 	bl	800e820 <HAL_GetTick>
 800f5f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f5f6:	e008      	b.n	800f60a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f5f8:	f7ff f912 	bl	800e820 <HAL_GetTick>
 800f5fc:	4602      	mov	r2, r0
 800f5fe:	693b      	ldr	r3, [r7, #16]
 800f600:	1ad3      	subs	r3, r2, r3
 800f602:	2b64      	cmp	r3, #100	@ 0x64
 800f604:	d901      	bls.n	800f60a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800f606:	2303      	movs	r3, #3
 800f608:	e21f      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f60a:	4b61      	ldr	r3, [pc, #388]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f612:	2b00      	cmp	r3, #0
 800f614:	d0f0      	beq.n	800f5f8 <HAL_RCC_OscConfig+0xdc>
 800f616:	e014      	b.n	800f642 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f618:	f7ff f902 	bl	800e820 <HAL_GetTick>
 800f61c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f61e:	e008      	b.n	800f632 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f620:	f7ff f8fe 	bl	800e820 <HAL_GetTick>
 800f624:	4602      	mov	r2, r0
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	1ad3      	subs	r3, r2, r3
 800f62a:	2b64      	cmp	r3, #100	@ 0x64
 800f62c:	d901      	bls.n	800f632 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800f62e:	2303      	movs	r3, #3
 800f630:	e20b      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f632:	4b57      	ldr	r3, [pc, #348]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d1f0      	bne.n	800f620 <HAL_RCC_OscConfig+0x104>
 800f63e:	e000      	b.n	800f642 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f003 0302 	and.w	r3, r3, #2
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d06f      	beq.n	800f72e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f64e:	4b50      	ldr	r3, [pc, #320]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f650:	689b      	ldr	r3, [r3, #8]
 800f652:	f003 030c 	and.w	r3, r3, #12
 800f656:	2b00      	cmp	r3, #0
 800f658:	d017      	beq.n	800f68a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f65a:	4b4d      	ldr	r3, [pc, #308]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f65c:	689b      	ldr	r3, [r3, #8]
 800f65e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f662:	2b08      	cmp	r3, #8
 800f664:	d105      	bne.n	800f672 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f666:	4b4a      	ldr	r3, [pc, #296]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f668:	685b      	ldr	r3, [r3, #4]
 800f66a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d00b      	beq.n	800f68a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f672:	4b47      	ldr	r3, [pc, #284]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f674:	689b      	ldr	r3, [r3, #8]
 800f676:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f67a:	2b0c      	cmp	r3, #12
 800f67c:	d11c      	bne.n	800f6b8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f67e:	4b44      	ldr	r3, [pc, #272]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f680:	685b      	ldr	r3, [r3, #4]
 800f682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f686:	2b00      	cmp	r3, #0
 800f688:	d116      	bne.n	800f6b8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f68a:	4b41      	ldr	r3, [pc, #260]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f003 0302 	and.w	r3, r3, #2
 800f692:	2b00      	cmp	r3, #0
 800f694:	d005      	beq.n	800f6a2 <HAL_RCC_OscConfig+0x186>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	68db      	ldr	r3, [r3, #12]
 800f69a:	2b01      	cmp	r3, #1
 800f69c:	d001      	beq.n	800f6a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800f69e:	2301      	movs	r3, #1
 800f6a0:	e1d3      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f6a2:	4b3b      	ldr	r3, [pc, #236]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	691b      	ldr	r3, [r3, #16]
 800f6ae:	00db      	lsls	r3, r3, #3
 800f6b0:	4937      	ldr	r1, [pc, #220]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f6b6:	e03a      	b.n	800f72e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	68db      	ldr	r3, [r3, #12]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d020      	beq.n	800f702 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f6c0:	4b34      	ldr	r3, [pc, #208]	@ (800f794 <HAL_RCC_OscConfig+0x278>)
 800f6c2:	2201      	movs	r2, #1
 800f6c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f6c6:	f7ff f8ab 	bl	800e820 <HAL_GetTick>
 800f6ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f6cc:	e008      	b.n	800f6e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f6ce:	f7ff f8a7 	bl	800e820 <HAL_GetTick>
 800f6d2:	4602      	mov	r2, r0
 800f6d4:	693b      	ldr	r3, [r7, #16]
 800f6d6:	1ad3      	subs	r3, r2, r3
 800f6d8:	2b02      	cmp	r3, #2
 800f6da:	d901      	bls.n	800f6e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800f6dc:	2303      	movs	r3, #3
 800f6de:	e1b4      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f6e0:	4b2b      	ldr	r3, [pc, #172]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	f003 0302 	and.w	r3, r3, #2
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d0f0      	beq.n	800f6ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f6ec:	4b28      	ldr	r3, [pc, #160]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	691b      	ldr	r3, [r3, #16]
 800f6f8:	00db      	lsls	r3, r3, #3
 800f6fa:	4925      	ldr	r1, [pc, #148]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f6fc:	4313      	orrs	r3, r2
 800f6fe:	600b      	str	r3, [r1, #0]
 800f700:	e015      	b.n	800f72e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f702:	4b24      	ldr	r3, [pc, #144]	@ (800f794 <HAL_RCC_OscConfig+0x278>)
 800f704:	2200      	movs	r2, #0
 800f706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f708:	f7ff f88a 	bl	800e820 <HAL_GetTick>
 800f70c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f70e:	e008      	b.n	800f722 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f710:	f7ff f886 	bl	800e820 <HAL_GetTick>
 800f714:	4602      	mov	r2, r0
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	1ad3      	subs	r3, r2, r3
 800f71a:	2b02      	cmp	r3, #2
 800f71c:	d901      	bls.n	800f722 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800f71e:	2303      	movs	r3, #3
 800f720:	e193      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f722:	4b1b      	ldr	r3, [pc, #108]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f003 0302 	and.w	r3, r3, #2
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d1f0      	bne.n	800f710 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f003 0308 	and.w	r3, r3, #8
 800f736:	2b00      	cmp	r3, #0
 800f738:	d036      	beq.n	800f7a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	695b      	ldr	r3, [r3, #20]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d016      	beq.n	800f770 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f742:	4b15      	ldr	r3, [pc, #84]	@ (800f798 <HAL_RCC_OscConfig+0x27c>)
 800f744:	2201      	movs	r2, #1
 800f746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f748:	f7ff f86a 	bl	800e820 <HAL_GetTick>
 800f74c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f74e:	e008      	b.n	800f762 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f750:	f7ff f866 	bl	800e820 <HAL_GetTick>
 800f754:	4602      	mov	r2, r0
 800f756:	693b      	ldr	r3, [r7, #16]
 800f758:	1ad3      	subs	r3, r2, r3
 800f75a:	2b02      	cmp	r3, #2
 800f75c:	d901      	bls.n	800f762 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800f75e:	2303      	movs	r3, #3
 800f760:	e173      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f762:	4b0b      	ldr	r3, [pc, #44]	@ (800f790 <HAL_RCC_OscConfig+0x274>)
 800f764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f766:	f003 0302 	and.w	r3, r3, #2
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d0f0      	beq.n	800f750 <HAL_RCC_OscConfig+0x234>
 800f76e:	e01b      	b.n	800f7a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f770:	4b09      	ldr	r3, [pc, #36]	@ (800f798 <HAL_RCC_OscConfig+0x27c>)
 800f772:	2200      	movs	r2, #0
 800f774:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f776:	f7ff f853 	bl	800e820 <HAL_GetTick>
 800f77a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f77c:	e00e      	b.n	800f79c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f77e:	f7ff f84f 	bl	800e820 <HAL_GetTick>
 800f782:	4602      	mov	r2, r0
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	1ad3      	subs	r3, r2, r3
 800f788:	2b02      	cmp	r3, #2
 800f78a:	d907      	bls.n	800f79c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800f78c:	2303      	movs	r3, #3
 800f78e:	e15c      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
 800f790:	40023800 	.word	0x40023800
 800f794:	42470000 	.word	0x42470000
 800f798:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f79c:	4b8a      	ldr	r3, [pc, #552]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f79e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f7a0:	f003 0302 	and.w	r3, r3, #2
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d1ea      	bne.n	800f77e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	f003 0304 	and.w	r3, r3, #4
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	f000 8097 	beq.w	800f8e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f7ba:	4b83      	ldr	r3, [pc, #524]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f7bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d10f      	bne.n	800f7e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	60bb      	str	r3, [r7, #8]
 800f7ca:	4b7f      	ldr	r3, [pc, #508]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f7cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ce:	4a7e      	ldr	r2, [pc, #504]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f7d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f7d4:	6413      	str	r3, [r2, #64]	@ 0x40
 800f7d6:	4b7c      	ldr	r3, [pc, #496]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f7d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f7de:	60bb      	str	r3, [r7, #8]
 800f7e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800f7e2:	2301      	movs	r3, #1
 800f7e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f7e6:	4b79      	ldr	r3, [pc, #484]	@ (800f9cc <HAL_RCC_OscConfig+0x4b0>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d118      	bne.n	800f824 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f7f2:	4b76      	ldr	r3, [pc, #472]	@ (800f9cc <HAL_RCC_OscConfig+0x4b0>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	4a75      	ldr	r2, [pc, #468]	@ (800f9cc <HAL_RCC_OscConfig+0x4b0>)
 800f7f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f7fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800f7fe:	f7ff f80f 	bl	800e820 <HAL_GetTick>
 800f802:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f804:	e008      	b.n	800f818 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f806:	f7ff f80b 	bl	800e820 <HAL_GetTick>
 800f80a:	4602      	mov	r2, r0
 800f80c:	693b      	ldr	r3, [r7, #16]
 800f80e:	1ad3      	subs	r3, r2, r3
 800f810:	2b02      	cmp	r3, #2
 800f812:	d901      	bls.n	800f818 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800f814:	2303      	movs	r3, #3
 800f816:	e118      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f818:	4b6c      	ldr	r3, [pc, #432]	@ (800f9cc <HAL_RCC_OscConfig+0x4b0>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f820:	2b00      	cmp	r3, #0
 800f822:	d0f0      	beq.n	800f806 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	689b      	ldr	r3, [r3, #8]
 800f828:	2b01      	cmp	r3, #1
 800f82a:	d106      	bne.n	800f83a <HAL_RCC_OscConfig+0x31e>
 800f82c:	4b66      	ldr	r3, [pc, #408]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f82e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f830:	4a65      	ldr	r2, [pc, #404]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f832:	f043 0301 	orr.w	r3, r3, #1
 800f836:	6713      	str	r3, [r2, #112]	@ 0x70
 800f838:	e01c      	b.n	800f874 <HAL_RCC_OscConfig+0x358>
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	689b      	ldr	r3, [r3, #8]
 800f83e:	2b05      	cmp	r3, #5
 800f840:	d10c      	bne.n	800f85c <HAL_RCC_OscConfig+0x340>
 800f842:	4b61      	ldr	r3, [pc, #388]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f846:	4a60      	ldr	r2, [pc, #384]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f848:	f043 0304 	orr.w	r3, r3, #4
 800f84c:	6713      	str	r3, [r2, #112]	@ 0x70
 800f84e:	4b5e      	ldr	r3, [pc, #376]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f852:	4a5d      	ldr	r2, [pc, #372]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f854:	f043 0301 	orr.w	r3, r3, #1
 800f858:	6713      	str	r3, [r2, #112]	@ 0x70
 800f85a:	e00b      	b.n	800f874 <HAL_RCC_OscConfig+0x358>
 800f85c:	4b5a      	ldr	r3, [pc, #360]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f85e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f860:	4a59      	ldr	r2, [pc, #356]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f862:	f023 0301 	bic.w	r3, r3, #1
 800f866:	6713      	str	r3, [r2, #112]	@ 0x70
 800f868:	4b57      	ldr	r3, [pc, #348]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f86a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f86c:	4a56      	ldr	r2, [pc, #344]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f86e:	f023 0304 	bic.w	r3, r3, #4
 800f872:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	689b      	ldr	r3, [r3, #8]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d015      	beq.n	800f8a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f87c:	f7fe ffd0 	bl	800e820 <HAL_GetTick>
 800f880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f882:	e00a      	b.n	800f89a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f884:	f7fe ffcc 	bl	800e820 <HAL_GetTick>
 800f888:	4602      	mov	r2, r0
 800f88a:	693b      	ldr	r3, [r7, #16]
 800f88c:	1ad3      	subs	r3, r2, r3
 800f88e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f892:	4293      	cmp	r3, r2
 800f894:	d901      	bls.n	800f89a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800f896:	2303      	movs	r3, #3
 800f898:	e0d7      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f89a:	4b4b      	ldr	r3, [pc, #300]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f89c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f89e:	f003 0302 	and.w	r3, r3, #2
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d0ee      	beq.n	800f884 <HAL_RCC_OscConfig+0x368>
 800f8a6:	e014      	b.n	800f8d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f8a8:	f7fe ffba 	bl	800e820 <HAL_GetTick>
 800f8ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f8ae:	e00a      	b.n	800f8c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f8b0:	f7fe ffb6 	bl	800e820 <HAL_GetTick>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	1ad3      	subs	r3, r2, r3
 800f8ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f8be:	4293      	cmp	r3, r2
 800f8c0:	d901      	bls.n	800f8c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800f8c2:	2303      	movs	r3, #3
 800f8c4:	e0c1      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f8c6:	4b40      	ldr	r3, [pc, #256]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8ca:	f003 0302 	and.w	r3, r3, #2
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d1ee      	bne.n	800f8b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f8d2:	7dfb      	ldrb	r3, [r7, #23]
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	d105      	bne.n	800f8e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f8d8:	4b3b      	ldr	r3, [pc, #236]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f8da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8dc:	4a3a      	ldr	r2, [pc, #232]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f8de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f8e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	699b      	ldr	r3, [r3, #24]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	f000 80ad 	beq.w	800fa48 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f8ee:	4b36      	ldr	r3, [pc, #216]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	f003 030c 	and.w	r3, r3, #12
 800f8f6:	2b08      	cmp	r3, #8
 800f8f8:	d060      	beq.n	800f9bc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	699b      	ldr	r3, [r3, #24]
 800f8fe:	2b02      	cmp	r3, #2
 800f900:	d145      	bne.n	800f98e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f902:	4b33      	ldr	r3, [pc, #204]	@ (800f9d0 <HAL_RCC_OscConfig+0x4b4>)
 800f904:	2200      	movs	r2, #0
 800f906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f908:	f7fe ff8a 	bl	800e820 <HAL_GetTick>
 800f90c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f90e:	e008      	b.n	800f922 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f910:	f7fe ff86 	bl	800e820 <HAL_GetTick>
 800f914:	4602      	mov	r2, r0
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	1ad3      	subs	r3, r2, r3
 800f91a:	2b02      	cmp	r3, #2
 800f91c:	d901      	bls.n	800f922 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800f91e:	2303      	movs	r3, #3
 800f920:	e093      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f922:	4b29      	ldr	r3, [pc, #164]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d1f0      	bne.n	800f910 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	69da      	ldr	r2, [r3, #28]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	6a1b      	ldr	r3, [r3, #32]
 800f936:	431a      	orrs	r2, r3
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f93c:	019b      	lsls	r3, r3, #6
 800f93e:	431a      	orrs	r2, r3
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f944:	085b      	lsrs	r3, r3, #1
 800f946:	3b01      	subs	r3, #1
 800f948:	041b      	lsls	r3, r3, #16
 800f94a:	431a      	orrs	r2, r3
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f950:	061b      	lsls	r3, r3, #24
 800f952:	431a      	orrs	r2, r3
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f958:	071b      	lsls	r3, r3, #28
 800f95a:	491b      	ldr	r1, [pc, #108]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f95c:	4313      	orrs	r3, r2
 800f95e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f960:	4b1b      	ldr	r3, [pc, #108]	@ (800f9d0 <HAL_RCC_OscConfig+0x4b4>)
 800f962:	2201      	movs	r2, #1
 800f964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f966:	f7fe ff5b 	bl	800e820 <HAL_GetTick>
 800f96a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f96c:	e008      	b.n	800f980 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f96e:	f7fe ff57 	bl	800e820 <HAL_GetTick>
 800f972:	4602      	mov	r2, r0
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	1ad3      	subs	r3, r2, r3
 800f978:	2b02      	cmp	r3, #2
 800f97a:	d901      	bls.n	800f980 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800f97c:	2303      	movs	r3, #3
 800f97e:	e064      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f980:	4b11      	ldr	r3, [pc, #68]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d0f0      	beq.n	800f96e <HAL_RCC_OscConfig+0x452>
 800f98c:	e05c      	b.n	800fa48 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f98e:	4b10      	ldr	r3, [pc, #64]	@ (800f9d0 <HAL_RCC_OscConfig+0x4b4>)
 800f990:	2200      	movs	r2, #0
 800f992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f994:	f7fe ff44 	bl	800e820 <HAL_GetTick>
 800f998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f99a:	e008      	b.n	800f9ae <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f99c:	f7fe ff40 	bl	800e820 <HAL_GetTick>
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	1ad3      	subs	r3, r2, r3
 800f9a6:	2b02      	cmp	r3, #2
 800f9a8:	d901      	bls.n	800f9ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800f9aa:	2303      	movs	r3, #3
 800f9ac:	e04d      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f9ae:	4b06      	ldr	r3, [pc, #24]	@ (800f9c8 <HAL_RCC_OscConfig+0x4ac>)
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d1f0      	bne.n	800f99c <HAL_RCC_OscConfig+0x480>
 800f9ba:	e045      	b.n	800fa48 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	699b      	ldr	r3, [r3, #24]
 800f9c0:	2b01      	cmp	r3, #1
 800f9c2:	d107      	bne.n	800f9d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800f9c4:	2301      	movs	r3, #1
 800f9c6:	e040      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
 800f9c8:	40023800 	.word	0x40023800
 800f9cc:	40007000 	.word	0x40007000
 800f9d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800f9d4:	4b1f      	ldr	r3, [pc, #124]	@ (800fa54 <HAL_RCC_OscConfig+0x538>)
 800f9d6:	685b      	ldr	r3, [r3, #4]
 800f9d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	699b      	ldr	r3, [r3, #24]
 800f9de:	2b01      	cmp	r3, #1
 800f9e0:	d030      	beq.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f9ec:	429a      	cmp	r2, r3
 800f9ee:	d129      	bne.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f9fa:	429a      	cmp	r2, r3
 800f9fc:	d122      	bne.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f9fe:	68fa      	ldr	r2, [r7, #12]
 800fa00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800fa04:	4013      	ands	r3, r2
 800fa06:	687a      	ldr	r2, [r7, #4]
 800fa08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800fa0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d119      	bne.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa1a:	085b      	lsrs	r3, r3, #1
 800fa1c:	3b01      	subs	r3, #1
 800fa1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800fa20:	429a      	cmp	r2, r3
 800fa22:	d10f      	bne.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d107      	bne.n	800fa44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa3e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800fa40:	429a      	cmp	r2, r3
 800fa42:	d001      	beq.n	800fa48 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800fa44:	2301      	movs	r3, #1
 800fa46:	e000      	b.n	800fa4a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800fa48:	2300      	movs	r3, #0
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3718      	adds	r7, #24
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	40023800 	.word	0x40023800

0800fa58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b082      	sub	sp, #8
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d101      	bne.n	800fa6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800fa66:	2301      	movs	r3, #1
 800fa68:	e07b      	b.n	800fb62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d108      	bne.n	800fa84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	685b      	ldr	r3, [r3, #4]
 800fa76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fa7a:	d009      	beq.n	800fa90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2200      	movs	r2, #0
 800fa80:	61da      	str	r2, [r3, #28]
 800fa82:	e005      	b.n	800fa90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2200      	movs	r2, #0
 800fa88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	2200      	movs	r2, #0
 800fa94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fa9c:	b2db      	uxtb	r3, r3
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d106      	bne.n	800fab0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2200      	movs	r2, #0
 800faa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800faaa:	6878      	ldr	r0, [r7, #4]
 800faac:	f7f2 fc32 	bl	8002314 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2202      	movs	r2, #2
 800fab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	681a      	ldr	r2, [r3, #0]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fac6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	685b      	ldr	r3, [r3, #4]
 800facc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	689b      	ldr	r3, [r3, #8]
 800fad4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800fad8:	431a      	orrs	r2, r3
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	68db      	ldr	r3, [r3, #12]
 800fade:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fae2:	431a      	orrs	r2, r3
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	691b      	ldr	r3, [r3, #16]
 800fae8:	f003 0302 	and.w	r3, r3, #2
 800faec:	431a      	orrs	r2, r3
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	695b      	ldr	r3, [r3, #20]
 800faf2:	f003 0301 	and.w	r3, r3, #1
 800faf6:	431a      	orrs	r2, r3
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	699b      	ldr	r3, [r3, #24]
 800fafc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fb00:	431a      	orrs	r2, r3
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	69db      	ldr	r3, [r3, #28]
 800fb06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fb0a:	431a      	orrs	r2, r3
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	6a1b      	ldr	r3, [r3, #32]
 800fb10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb14:	ea42 0103 	orr.w	r1, r2, r3
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb1c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	430a      	orrs	r2, r1
 800fb26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	699b      	ldr	r3, [r3, #24]
 800fb2c:	0c1b      	lsrs	r3, r3, #16
 800fb2e:	f003 0104 	and.w	r1, r3, #4
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb36:	f003 0210 	and.w	r2, r3, #16
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	430a      	orrs	r2, r1
 800fb40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	69da      	ldr	r2, [r3, #28]
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800fb50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	2200      	movs	r2, #0
 800fb56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	2201      	movs	r2, #1
 800fb5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800fb60:	2300      	movs	r3, #0
}
 800fb62:	4618      	mov	r0, r3
 800fb64:	3708      	adds	r7, #8
 800fb66:	46bd      	mov	sp, r7
 800fb68:	bd80      	pop	{r7, pc}

0800fb6a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fb6a:	b580      	push	{r7, lr}
 800fb6c:	b088      	sub	sp, #32
 800fb6e:	af00      	add	r7, sp, #0
 800fb70:	60f8      	str	r0, [r7, #12]
 800fb72:	60b9      	str	r1, [r7, #8]
 800fb74:	603b      	str	r3, [r7, #0]
 800fb76:	4613      	mov	r3, r2
 800fb78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fb84:	2b01      	cmp	r3, #1
 800fb86:	d101      	bne.n	800fb8c <HAL_SPI_Transmit+0x22>
 800fb88:	2302      	movs	r3, #2
 800fb8a:	e12d      	b.n	800fde8 <HAL_SPI_Transmit+0x27e>
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	2201      	movs	r2, #1
 800fb90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fb94:	f7fe fe44 	bl	800e820 <HAL_GetTick>
 800fb98:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800fb9a:	88fb      	ldrh	r3, [r7, #6]
 800fb9c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fba4:	b2db      	uxtb	r3, r3
 800fba6:	2b01      	cmp	r3, #1
 800fba8:	d002      	beq.n	800fbb0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800fbaa:	2302      	movs	r3, #2
 800fbac:	77fb      	strb	r3, [r7, #31]
    goto error;
 800fbae:	e116      	b.n	800fdde <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800fbb0:	68bb      	ldr	r3, [r7, #8]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d002      	beq.n	800fbbc <HAL_SPI_Transmit+0x52>
 800fbb6:	88fb      	ldrh	r3, [r7, #6]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d102      	bne.n	800fbc2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	77fb      	strb	r3, [r7, #31]
    goto error;
 800fbc0:	e10d      	b.n	800fdde <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	2203      	movs	r2, #3
 800fbc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	2200      	movs	r2, #0
 800fbce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	68ba      	ldr	r2, [r7, #8]
 800fbd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	88fa      	ldrh	r2, [r7, #6]
 800fbda:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	88fa      	ldrh	r2, [r7, #6]
 800fbe0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	2200      	movs	r2, #0
 800fbec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	689b      	ldr	r3, [r3, #8]
 800fc04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc08:	d10f      	bne.n	800fc2a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	681a      	ldr	r2, [r3, #0]
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fc18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	681a      	ldr	r2, [r3, #0]
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fc28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc34:	2b40      	cmp	r3, #64	@ 0x40
 800fc36:	d007      	beq.n	800fc48 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	681a      	ldr	r2, [r3, #0]
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fc46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	68db      	ldr	r3, [r3, #12]
 800fc4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fc50:	d14f      	bne.n	800fcf2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	685b      	ldr	r3, [r3, #4]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d002      	beq.n	800fc60 <HAL_SPI_Transmit+0xf6>
 800fc5a:	8afb      	ldrh	r3, [r7, #22]
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d142      	bne.n	800fce6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc64:	881a      	ldrh	r2, [r3, #0]
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc70:	1c9a      	adds	r2, r3, #2
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc7a:	b29b      	uxth	r3, r3
 800fc7c:	3b01      	subs	r3, #1
 800fc7e:	b29a      	uxth	r2, r3
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800fc84:	e02f      	b.n	800fce6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	689b      	ldr	r3, [r3, #8]
 800fc8c:	f003 0302 	and.w	r3, r3, #2
 800fc90:	2b02      	cmp	r3, #2
 800fc92:	d112      	bne.n	800fcba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc98:	881a      	ldrh	r2, [r3, #0]
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fca4:	1c9a      	adds	r2, r3, #2
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fcae:	b29b      	uxth	r3, r3
 800fcb0:	3b01      	subs	r3, #1
 800fcb2:	b29a      	uxth	r2, r3
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800fcb8:	e015      	b.n	800fce6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcba:	f7fe fdb1 	bl	800e820 <HAL_GetTick>
 800fcbe:	4602      	mov	r2, r0
 800fcc0:	69bb      	ldr	r3, [r7, #24]
 800fcc2:	1ad3      	subs	r3, r2, r3
 800fcc4:	683a      	ldr	r2, [r7, #0]
 800fcc6:	429a      	cmp	r2, r3
 800fcc8:	d803      	bhi.n	800fcd2 <HAL_SPI_Transmit+0x168>
 800fcca:	683b      	ldr	r3, [r7, #0]
 800fccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcd0:	d102      	bne.n	800fcd8 <HAL_SPI_Transmit+0x16e>
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d106      	bne.n	800fce6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800fcd8:	2303      	movs	r3, #3
 800fcda:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	2201      	movs	r2, #1
 800fce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fce4:	e07b      	b.n	800fdde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fcea:	b29b      	uxth	r3, r3
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d1ca      	bne.n	800fc86 <HAL_SPI_Transmit+0x11c>
 800fcf0:	e050      	b.n	800fd94 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	685b      	ldr	r3, [r3, #4]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d002      	beq.n	800fd00 <HAL_SPI_Transmit+0x196>
 800fcfa:	8afb      	ldrh	r3, [r7, #22]
 800fcfc:	2b01      	cmp	r3, #1
 800fcfe:	d144      	bne.n	800fd8a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	330c      	adds	r3, #12
 800fd0a:	7812      	ldrb	r2, [r2, #0]
 800fd0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd12:	1c5a      	adds	r2, r3, #1
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	3b01      	subs	r3, #1
 800fd20:	b29a      	uxth	r2, r3
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800fd26:	e030      	b.n	800fd8a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	689b      	ldr	r3, [r3, #8]
 800fd2e:	f003 0302 	and.w	r3, r3, #2
 800fd32:	2b02      	cmp	r3, #2
 800fd34:	d113      	bne.n	800fd5e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	330c      	adds	r3, #12
 800fd40:	7812      	ldrb	r2, [r2, #0]
 800fd42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd48:	1c5a      	adds	r2, r3, #1
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	3b01      	subs	r3, #1
 800fd56:	b29a      	uxth	r2, r3
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800fd5c:	e015      	b.n	800fd8a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fd5e:	f7fe fd5f 	bl	800e820 <HAL_GetTick>
 800fd62:	4602      	mov	r2, r0
 800fd64:	69bb      	ldr	r3, [r7, #24]
 800fd66:	1ad3      	subs	r3, r2, r3
 800fd68:	683a      	ldr	r2, [r7, #0]
 800fd6a:	429a      	cmp	r2, r3
 800fd6c:	d803      	bhi.n	800fd76 <HAL_SPI_Transmit+0x20c>
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd74:	d102      	bne.n	800fd7c <HAL_SPI_Transmit+0x212>
 800fd76:	683b      	ldr	r3, [r7, #0]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d106      	bne.n	800fd8a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800fd7c:	2303      	movs	r3, #3
 800fd7e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	2201      	movs	r2, #1
 800fd84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fd88:	e029      	b.n	800fdde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd8e:	b29b      	uxth	r3, r3
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d1c9      	bne.n	800fd28 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fd94:	69ba      	ldr	r2, [r7, #24]
 800fd96:	6839      	ldr	r1, [r7, #0]
 800fd98:	68f8      	ldr	r0, [r7, #12]
 800fd9a:	f000 fbdf 	bl	801055c <SPI_EndRxTxTransaction>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d002      	beq.n	800fdaa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	2220      	movs	r2, #32
 800fda8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	689b      	ldr	r3, [r3, #8]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d10a      	bne.n	800fdc8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	613b      	str	r3, [r7, #16]
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	68db      	ldr	r3, [r3, #12]
 800fdbc:	613b      	str	r3, [r7, #16]
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	689b      	ldr	r3, [r3, #8]
 800fdc4:	613b      	str	r3, [r7, #16]
 800fdc6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d002      	beq.n	800fdd6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	77fb      	strb	r3, [r7, #31]
 800fdd4:	e003      	b.n	800fdde <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	2201      	movs	r2, #1
 800fdda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	2200      	movs	r2, #0
 800fde2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800fde6:	7ffb      	ldrb	r3, [r7, #31]
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3720      	adds	r7, #32
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}

0800fdf0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b088      	sub	sp, #32
 800fdf4:	af02      	add	r7, sp, #8
 800fdf6:	60f8      	str	r0, [r7, #12]
 800fdf8:	60b9      	str	r1, [r7, #8]
 800fdfa:	603b      	str	r3, [r7, #0]
 800fdfc:	4613      	mov	r3, r2
 800fdfe:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fe00:	2300      	movs	r3, #0
 800fe02:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fe0a:	b2db      	uxtb	r3, r3
 800fe0c:	2b01      	cmp	r3, #1
 800fe0e:	d002      	beq.n	800fe16 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800fe10:	2302      	movs	r3, #2
 800fe12:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fe14:	e0fb      	b.n	801000e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	685b      	ldr	r3, [r3, #4]
 800fe1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fe1e:	d112      	bne.n	800fe46 <HAL_SPI_Receive+0x56>
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	689b      	ldr	r3, [r3, #8]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d10e      	bne.n	800fe46 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	2204      	movs	r2, #4
 800fe2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800fe30:	88fa      	ldrh	r2, [r7, #6]
 800fe32:	683b      	ldr	r3, [r7, #0]
 800fe34:	9300      	str	r3, [sp, #0]
 800fe36:	4613      	mov	r3, r2
 800fe38:	68ba      	ldr	r2, [r7, #8]
 800fe3a:	68b9      	ldr	r1, [r7, #8]
 800fe3c:	68f8      	ldr	r0, [r7, #12]
 800fe3e:	f000 f8ef 	bl	8010020 <HAL_SPI_TransmitReceive>
 800fe42:	4603      	mov	r3, r0
 800fe44:	e0e8      	b.n	8010018 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fe4c:	2b01      	cmp	r3, #1
 800fe4e:	d101      	bne.n	800fe54 <HAL_SPI_Receive+0x64>
 800fe50:	2302      	movs	r3, #2
 800fe52:	e0e1      	b.n	8010018 <HAL_SPI_Receive+0x228>
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	2201      	movs	r2, #1
 800fe58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fe5c:	f7fe fce0 	bl	800e820 <HAL_GetTick>
 800fe60:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d002      	beq.n	800fe6e <HAL_SPI_Receive+0x7e>
 800fe68:	88fb      	ldrh	r3, [r7, #6]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d102      	bne.n	800fe74 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fe72:	e0cc      	b.n	801000e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2204      	movs	r2, #4
 800fe78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	68ba      	ldr	r2, [r7, #8]
 800fe86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	88fa      	ldrh	r2, [r7, #6]
 800fe8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	88fa      	ldrh	r2, [r7, #6]
 800fe92:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	2200      	movs	r2, #0
 800fe98:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	2200      	movs	r2, #0
 800fe9e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	2200      	movs	r2, #0
 800fea4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	2200      	movs	r2, #0
 800feaa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	2200      	movs	r2, #0
 800feb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	689b      	ldr	r3, [r3, #8]
 800feb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800feba:	d10f      	bne.n	800fedc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	681a      	ldr	r2, [r3, #0]
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800feca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	681a      	ldr	r2, [r3, #0]
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800feda:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fee6:	2b40      	cmp	r3, #64	@ 0x40
 800fee8:	d007      	beq.n	800fefa <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	681a      	ldr	r2, [r3, #0]
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fef8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	68db      	ldr	r3, [r3, #12]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d16a      	bne.n	800ffd8 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ff02:	e032      	b.n	800ff6a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	689b      	ldr	r3, [r3, #8]
 800ff0a:	f003 0301 	and.w	r3, r3, #1
 800ff0e:	2b01      	cmp	r3, #1
 800ff10:	d115      	bne.n	800ff3e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	f103 020c 	add.w	r2, r3, #12
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff1e:	7812      	ldrb	r2, [r2, #0]
 800ff20:	b2d2      	uxtb	r2, r2
 800ff22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff28:	1c5a      	adds	r2, r3, #1
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ff32:	b29b      	uxth	r3, r3
 800ff34:	3b01      	subs	r3, #1
 800ff36:	b29a      	uxth	r2, r3
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ff3c:	e015      	b.n	800ff6a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ff3e:	f7fe fc6f 	bl	800e820 <HAL_GetTick>
 800ff42:	4602      	mov	r2, r0
 800ff44:	693b      	ldr	r3, [r7, #16]
 800ff46:	1ad3      	subs	r3, r2, r3
 800ff48:	683a      	ldr	r2, [r7, #0]
 800ff4a:	429a      	cmp	r2, r3
 800ff4c:	d803      	bhi.n	800ff56 <HAL_SPI_Receive+0x166>
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff54:	d102      	bne.n	800ff5c <HAL_SPI_Receive+0x16c>
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d106      	bne.n	800ff6a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800ff5c:	2303      	movs	r3, #3
 800ff5e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2201      	movs	r2, #1
 800ff64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800ff68:	e051      	b.n	801000e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ff6e:	b29b      	uxth	r3, r3
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d1c7      	bne.n	800ff04 <HAL_SPI_Receive+0x114>
 800ff74:	e035      	b.n	800ffe2 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	689b      	ldr	r3, [r3, #8]
 800ff7c:	f003 0301 	and.w	r3, r3, #1
 800ff80:	2b01      	cmp	r3, #1
 800ff82:	d113      	bne.n	800ffac <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	68da      	ldr	r2, [r3, #12]
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff8e:	b292      	uxth	r2, r2
 800ff90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff96:	1c9a      	adds	r2, r3, #2
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ffa0:	b29b      	uxth	r3, r3
 800ffa2:	3b01      	subs	r3, #1
 800ffa4:	b29a      	uxth	r2, r3
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ffaa:	e015      	b.n	800ffd8 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ffac:	f7fe fc38 	bl	800e820 <HAL_GetTick>
 800ffb0:	4602      	mov	r2, r0
 800ffb2:	693b      	ldr	r3, [r7, #16]
 800ffb4:	1ad3      	subs	r3, r2, r3
 800ffb6:	683a      	ldr	r2, [r7, #0]
 800ffb8:	429a      	cmp	r2, r3
 800ffba:	d803      	bhi.n	800ffc4 <HAL_SPI_Receive+0x1d4>
 800ffbc:	683b      	ldr	r3, [r7, #0]
 800ffbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffc2:	d102      	bne.n	800ffca <HAL_SPI_Receive+0x1da>
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d106      	bne.n	800ffd8 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800ffca:	2303      	movs	r3, #3
 800ffcc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	2201      	movs	r2, #1
 800ffd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800ffd6:	e01a      	b.n	801000e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ffdc:	b29b      	uxth	r3, r3
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d1c9      	bne.n	800ff76 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ffe2:	693a      	ldr	r2, [r7, #16]
 800ffe4:	6839      	ldr	r1, [r7, #0]
 800ffe6:	68f8      	ldr	r0, [r7, #12]
 800ffe8:	f000 fa52 	bl	8010490 <SPI_EndRxTransaction>
 800ffec:	4603      	mov	r3, r0
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d002      	beq.n	800fff8 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	2220      	movs	r2, #32
 800fff6:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d002      	beq.n	8010006 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8010000:	2301      	movs	r3, #1
 8010002:	75fb      	strb	r3, [r7, #23]
 8010004:	e003      	b.n	801000e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	2201      	movs	r2, #1
 801000a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	2200      	movs	r2, #0
 8010012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8010016:	7dfb      	ldrb	r3, [r7, #23]
}
 8010018:	4618      	mov	r0, r3
 801001a:	3718      	adds	r7, #24
 801001c:	46bd      	mov	sp, r7
 801001e:	bd80      	pop	{r7, pc}

08010020 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b08c      	sub	sp, #48	@ 0x30
 8010024:	af00      	add	r7, sp, #0
 8010026:	60f8      	str	r0, [r7, #12]
 8010028:	60b9      	str	r1, [r7, #8]
 801002a:	607a      	str	r2, [r7, #4]
 801002c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801002e:	2301      	movs	r3, #1
 8010030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8010032:	2300      	movs	r3, #0
 8010034:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801003e:	2b01      	cmp	r3, #1
 8010040:	d101      	bne.n	8010046 <HAL_SPI_TransmitReceive+0x26>
 8010042:	2302      	movs	r3, #2
 8010044:	e198      	b.n	8010378 <HAL_SPI_TransmitReceive+0x358>
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	2201      	movs	r2, #1
 801004a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801004e:	f7fe fbe7 	bl	800e820 <HAL_GetTick>
 8010052:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801005a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	685b      	ldr	r3, [r3, #4]
 8010062:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8010064:	887b      	ldrh	r3, [r7, #2]
 8010066:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8010068:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801006c:	2b01      	cmp	r3, #1
 801006e:	d00f      	beq.n	8010090 <HAL_SPI_TransmitReceive+0x70>
 8010070:	69fb      	ldr	r3, [r7, #28]
 8010072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010076:	d107      	bne.n	8010088 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	689b      	ldr	r3, [r3, #8]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d103      	bne.n	8010088 <HAL_SPI_TransmitReceive+0x68>
 8010080:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010084:	2b04      	cmp	r3, #4
 8010086:	d003      	beq.n	8010090 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8010088:	2302      	movs	r3, #2
 801008a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 801008e:	e16d      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d005      	beq.n	80100a2 <HAL_SPI_TransmitReceive+0x82>
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d002      	beq.n	80100a2 <HAL_SPI_TransmitReceive+0x82>
 801009c:	887b      	ldrh	r3, [r7, #2]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d103      	bne.n	80100aa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80100a2:	2301      	movs	r3, #1
 80100a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80100a8:	e160      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80100b0:	b2db      	uxtb	r3, r3
 80100b2:	2b04      	cmp	r3, #4
 80100b4:	d003      	beq.n	80100be <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2205      	movs	r2, #5
 80100ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	2200      	movs	r2, #0
 80100c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	687a      	ldr	r2, [r7, #4]
 80100c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	887a      	ldrh	r2, [r7, #2]
 80100ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	887a      	ldrh	r2, [r7, #2]
 80100d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	68ba      	ldr	r2, [r7, #8]
 80100da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	887a      	ldrh	r2, [r7, #2]
 80100e0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	887a      	ldrh	r2, [r7, #2]
 80100e6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	2200      	movs	r2, #0
 80100ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2200      	movs	r2, #0
 80100f2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100fe:	2b40      	cmp	r3, #64	@ 0x40
 8010100:	d007      	beq.n	8010112 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	681a      	ldr	r2, [r3, #0]
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010110:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	68db      	ldr	r3, [r3, #12]
 8010116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801011a:	d17c      	bne.n	8010216 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	685b      	ldr	r3, [r3, #4]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d002      	beq.n	801012a <HAL_SPI_TransmitReceive+0x10a>
 8010124:	8b7b      	ldrh	r3, [r7, #26]
 8010126:	2b01      	cmp	r3, #1
 8010128:	d16a      	bne.n	8010200 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801012e:	881a      	ldrh	r2, [r3, #0]
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801013a:	1c9a      	adds	r2, r3, #2
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010144:	b29b      	uxth	r3, r3
 8010146:	3b01      	subs	r3, #1
 8010148:	b29a      	uxth	r2, r3
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801014e:	e057      	b.n	8010200 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	689b      	ldr	r3, [r3, #8]
 8010156:	f003 0302 	and.w	r3, r3, #2
 801015a:	2b02      	cmp	r3, #2
 801015c:	d11b      	bne.n	8010196 <HAL_SPI_TransmitReceive+0x176>
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010162:	b29b      	uxth	r3, r3
 8010164:	2b00      	cmp	r3, #0
 8010166:	d016      	beq.n	8010196 <HAL_SPI_TransmitReceive+0x176>
 8010168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801016a:	2b01      	cmp	r3, #1
 801016c:	d113      	bne.n	8010196 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010172:	881a      	ldrh	r2, [r3, #0]
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801017e:	1c9a      	adds	r2, r3, #2
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010188:	b29b      	uxth	r3, r3
 801018a:	3b01      	subs	r3, #1
 801018c:	b29a      	uxth	r2, r3
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8010192:	2300      	movs	r3, #0
 8010194:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	689b      	ldr	r3, [r3, #8]
 801019c:	f003 0301 	and.w	r3, r3, #1
 80101a0:	2b01      	cmp	r3, #1
 80101a2:	d119      	bne.n	80101d8 <HAL_SPI_TransmitReceive+0x1b8>
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80101a8:	b29b      	uxth	r3, r3
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d014      	beq.n	80101d8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	68da      	ldr	r2, [r3, #12]
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101b8:	b292      	uxth	r2, r2
 80101ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101c0:	1c9a      	adds	r2, r3, #2
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80101ca:	b29b      	uxth	r3, r3
 80101cc:	3b01      	subs	r3, #1
 80101ce:	b29a      	uxth	r2, r3
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80101d4:	2301      	movs	r3, #1
 80101d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80101d8:	f7fe fb22 	bl	800e820 <HAL_GetTick>
 80101dc:	4602      	mov	r2, r0
 80101de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101e0:	1ad3      	subs	r3, r2, r3
 80101e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80101e4:	429a      	cmp	r2, r3
 80101e6:	d80b      	bhi.n	8010200 <HAL_SPI_TransmitReceive+0x1e0>
 80101e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ee:	d007      	beq.n	8010200 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80101f0:	2303      	movs	r3, #3
 80101f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	2201      	movs	r2, #1
 80101fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80101fe:	e0b5      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010204:	b29b      	uxth	r3, r3
 8010206:	2b00      	cmp	r3, #0
 8010208:	d1a2      	bne.n	8010150 <HAL_SPI_TransmitReceive+0x130>
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801020e:	b29b      	uxth	r3, r3
 8010210:	2b00      	cmp	r3, #0
 8010212:	d19d      	bne.n	8010150 <HAL_SPI_TransmitReceive+0x130>
 8010214:	e080      	b.n	8010318 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	685b      	ldr	r3, [r3, #4]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d002      	beq.n	8010224 <HAL_SPI_TransmitReceive+0x204>
 801021e:	8b7b      	ldrh	r3, [r7, #26]
 8010220:	2b01      	cmp	r3, #1
 8010222:	d16f      	bne.n	8010304 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	330c      	adds	r3, #12
 801022e:	7812      	ldrb	r2, [r2, #0]
 8010230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010236:	1c5a      	adds	r2, r3, #1
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010240:	b29b      	uxth	r3, r3
 8010242:	3b01      	subs	r3, #1
 8010244:	b29a      	uxth	r2, r3
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801024a:	e05b      	b.n	8010304 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	689b      	ldr	r3, [r3, #8]
 8010252:	f003 0302 	and.w	r3, r3, #2
 8010256:	2b02      	cmp	r3, #2
 8010258:	d11c      	bne.n	8010294 <HAL_SPI_TransmitReceive+0x274>
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 801025e:	b29b      	uxth	r3, r3
 8010260:	2b00      	cmp	r3, #0
 8010262:	d017      	beq.n	8010294 <HAL_SPI_TransmitReceive+0x274>
 8010264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010266:	2b01      	cmp	r3, #1
 8010268:	d114      	bne.n	8010294 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	330c      	adds	r3, #12
 8010274:	7812      	ldrb	r2, [r2, #0]
 8010276:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801027c:	1c5a      	adds	r2, r3, #1
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010286:	b29b      	uxth	r3, r3
 8010288:	3b01      	subs	r3, #1
 801028a:	b29a      	uxth	r2, r3
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8010290:	2300      	movs	r3, #0
 8010292:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	689b      	ldr	r3, [r3, #8]
 801029a:	f003 0301 	and.w	r3, r3, #1
 801029e:	2b01      	cmp	r3, #1
 80102a0:	d119      	bne.n	80102d6 <HAL_SPI_TransmitReceive+0x2b6>
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d014      	beq.n	80102d6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	68da      	ldr	r2, [r3, #12]
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102b6:	b2d2      	uxtb	r2, r2
 80102b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102be:	1c5a      	adds	r2, r3, #1
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80102c8:	b29b      	uxth	r3, r3
 80102ca:	3b01      	subs	r3, #1
 80102cc:	b29a      	uxth	r2, r3
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80102d2:	2301      	movs	r3, #1
 80102d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80102d6:	f7fe faa3 	bl	800e820 <HAL_GetTick>
 80102da:	4602      	mov	r2, r0
 80102dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102de:	1ad3      	subs	r3, r2, r3
 80102e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d803      	bhi.n	80102ee <HAL_SPI_TransmitReceive+0x2ce>
 80102e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ec:	d102      	bne.n	80102f4 <HAL_SPI_TransmitReceive+0x2d4>
 80102ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d107      	bne.n	8010304 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80102f4:	2303      	movs	r3, #3
 80102f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	2201      	movs	r2, #1
 80102fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8010302:	e033      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010308:	b29b      	uxth	r3, r3
 801030a:	2b00      	cmp	r3, #0
 801030c:	d19e      	bne.n	801024c <HAL_SPI_TransmitReceive+0x22c>
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8010312:	b29b      	uxth	r3, r3
 8010314:	2b00      	cmp	r3, #0
 8010316:	d199      	bne.n	801024c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801031a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801031c:	68f8      	ldr	r0, [r7, #12]
 801031e:	f000 f91d 	bl	801055c <SPI_EndRxTxTransaction>
 8010322:	4603      	mov	r3, r0
 8010324:	2b00      	cmp	r3, #0
 8010326:	d006      	beq.n	8010336 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8010328:	2301      	movs	r3, #1
 801032a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	2220      	movs	r2, #32
 8010332:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8010334:	e01a      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	689b      	ldr	r3, [r3, #8]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d10a      	bne.n	8010354 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801033e:	2300      	movs	r3, #0
 8010340:	617b      	str	r3, [r7, #20]
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	617b      	str	r3, [r7, #20]
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	689b      	ldr	r3, [r3, #8]
 8010350:	617b      	str	r3, [r7, #20]
 8010352:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010358:	2b00      	cmp	r3, #0
 801035a:	d003      	beq.n	8010364 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 801035c:	2301      	movs	r3, #1
 801035e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010362:	e003      	b.n	801036c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	2201      	movs	r2, #1
 8010368:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	2200      	movs	r2, #0
 8010370:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8010374:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8010378:	4618      	mov	r0, r3
 801037a:	3730      	adds	r7, #48	@ 0x30
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b088      	sub	sp, #32
 8010384:	af00      	add	r7, sp, #0
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	60b9      	str	r1, [r7, #8]
 801038a:	603b      	str	r3, [r7, #0]
 801038c:	4613      	mov	r3, r2
 801038e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8010390:	f7fe fa46 	bl	800e820 <HAL_GetTick>
 8010394:	4602      	mov	r2, r0
 8010396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010398:	1a9b      	subs	r3, r3, r2
 801039a:	683a      	ldr	r2, [r7, #0]
 801039c:	4413      	add	r3, r2
 801039e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80103a0:	f7fe fa3e 	bl	800e820 <HAL_GetTick>
 80103a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80103a6:	4b39      	ldr	r3, [pc, #228]	@ (801048c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	015b      	lsls	r3, r3, #5
 80103ac:	0d1b      	lsrs	r3, r3, #20
 80103ae:	69fa      	ldr	r2, [r7, #28]
 80103b0:	fb02 f303 	mul.w	r3, r2, r3
 80103b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80103b6:	e054      	b.n	8010462 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103be:	d050      	beq.n	8010462 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80103c0:	f7fe fa2e 	bl	800e820 <HAL_GetTick>
 80103c4:	4602      	mov	r2, r0
 80103c6:	69bb      	ldr	r3, [r7, #24]
 80103c8:	1ad3      	subs	r3, r2, r3
 80103ca:	69fa      	ldr	r2, [r7, #28]
 80103cc:	429a      	cmp	r2, r3
 80103ce:	d902      	bls.n	80103d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80103d0:	69fb      	ldr	r3, [r7, #28]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d13d      	bne.n	8010452 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	685a      	ldr	r2, [r3, #4]
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80103e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	685b      	ldr	r3, [r3, #4]
 80103ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80103ee:	d111      	bne.n	8010414 <SPI_WaitFlagStateUntilTimeout+0x94>
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	689b      	ldr	r3, [r3, #8]
 80103f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103f8:	d004      	beq.n	8010404 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	689b      	ldr	r3, [r3, #8]
 80103fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010402:	d107      	bne.n	8010414 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	681a      	ldr	r2, [r3, #0]
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010412:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801041c:	d10f      	bne.n	801043e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	681a      	ldr	r2, [r3, #0]
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801042c:	601a      	str	r2, [r3, #0]
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	681a      	ldr	r2, [r3, #0]
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801043c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	2201      	movs	r2, #1
 8010442:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	2200      	movs	r2, #0
 801044a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 801044e:	2303      	movs	r3, #3
 8010450:	e017      	b.n	8010482 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	2b00      	cmp	r3, #0
 8010456:	d101      	bne.n	801045c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8010458:	2300      	movs	r3, #0
 801045a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	3b01      	subs	r3, #1
 8010460:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	689a      	ldr	r2, [r3, #8]
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	4013      	ands	r3, r2
 801046c:	68ba      	ldr	r2, [r7, #8]
 801046e:	429a      	cmp	r2, r3
 8010470:	bf0c      	ite	eq
 8010472:	2301      	moveq	r3, #1
 8010474:	2300      	movne	r3, #0
 8010476:	b2db      	uxtb	r3, r3
 8010478:	461a      	mov	r2, r3
 801047a:	79fb      	ldrb	r3, [r7, #7]
 801047c:	429a      	cmp	r2, r3
 801047e:	d19b      	bne.n	80103b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8010480:	2300      	movs	r3, #0
}
 8010482:	4618      	mov	r0, r3
 8010484:	3720      	adds	r7, #32
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	20000000 	.word	0x20000000

08010490 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b086      	sub	sp, #24
 8010494:	af02      	add	r7, sp, #8
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	685b      	ldr	r3, [r3, #4]
 80104a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80104a4:	d111      	bne.n	80104ca <SPI_EndRxTransaction+0x3a>
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	689b      	ldr	r3, [r3, #8]
 80104aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80104ae:	d004      	beq.n	80104ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	689b      	ldr	r3, [r3, #8]
 80104b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80104b8:	d107      	bne.n	80104ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	681a      	ldr	r2, [r3, #0]
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80104c8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80104d2:	d12a      	bne.n	801052a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	689b      	ldr	r3, [r3, #8]
 80104d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80104dc:	d012      	beq.n	8010504 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	9300      	str	r3, [sp, #0]
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	2200      	movs	r2, #0
 80104e6:	2180      	movs	r1, #128	@ 0x80
 80104e8:	68f8      	ldr	r0, [r7, #12]
 80104ea:	f7ff ff49 	bl	8010380 <SPI_WaitFlagStateUntilTimeout>
 80104ee:	4603      	mov	r3, r0
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d02d      	beq.n	8010550 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104f8:	f043 0220 	orr.w	r2, r3, #32
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010500:	2303      	movs	r3, #3
 8010502:	e026      	b.n	8010552 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	9300      	str	r3, [sp, #0]
 8010508:	68bb      	ldr	r3, [r7, #8]
 801050a:	2200      	movs	r2, #0
 801050c:	2101      	movs	r1, #1
 801050e:	68f8      	ldr	r0, [r7, #12]
 8010510:	f7ff ff36 	bl	8010380 <SPI_WaitFlagStateUntilTimeout>
 8010514:	4603      	mov	r3, r0
 8010516:	2b00      	cmp	r3, #0
 8010518:	d01a      	beq.n	8010550 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801051e:	f043 0220 	orr.w	r2, r3, #32
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010526:	2303      	movs	r3, #3
 8010528:	e013      	b.n	8010552 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	9300      	str	r3, [sp, #0]
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	2200      	movs	r2, #0
 8010532:	2101      	movs	r1, #1
 8010534:	68f8      	ldr	r0, [r7, #12]
 8010536:	f7ff ff23 	bl	8010380 <SPI_WaitFlagStateUntilTimeout>
 801053a:	4603      	mov	r3, r0
 801053c:	2b00      	cmp	r3, #0
 801053e:	d007      	beq.n	8010550 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010544:	f043 0220 	orr.w	r2, r3, #32
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 801054c:	2303      	movs	r3, #3
 801054e:	e000      	b.n	8010552 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8010550:	2300      	movs	r3, #0
}
 8010552:	4618      	mov	r0, r3
 8010554:	3710      	adds	r7, #16
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
	...

0801055c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b088      	sub	sp, #32
 8010560:	af02      	add	r7, sp, #8
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	60b9      	str	r1, [r7, #8]
 8010566:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	9300      	str	r3, [sp, #0]
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	2201      	movs	r2, #1
 8010570:	2102      	movs	r1, #2
 8010572:	68f8      	ldr	r0, [r7, #12]
 8010574:	f7ff ff04 	bl	8010380 <SPI_WaitFlagStateUntilTimeout>
 8010578:	4603      	mov	r3, r0
 801057a:	2b00      	cmp	r3, #0
 801057c:	d007      	beq.n	801058e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010582:	f043 0220 	orr.w	r2, r3, #32
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 801058a:	2303      	movs	r3, #3
 801058c:	e032      	b.n	80105f4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 801058e:	4b1b      	ldr	r3, [pc, #108]	@ (80105fc <SPI_EndRxTxTransaction+0xa0>)
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	4a1b      	ldr	r2, [pc, #108]	@ (8010600 <SPI_EndRxTxTransaction+0xa4>)
 8010594:	fba2 2303 	umull	r2, r3, r2, r3
 8010598:	0d5b      	lsrs	r3, r3, #21
 801059a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801059e:	fb02 f303 	mul.w	r3, r2, r3
 80105a2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	685b      	ldr	r3, [r3, #4]
 80105a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80105ac:	d112      	bne.n	80105d4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	9300      	str	r3, [sp, #0]
 80105b2:	68bb      	ldr	r3, [r7, #8]
 80105b4:	2200      	movs	r2, #0
 80105b6:	2180      	movs	r1, #128	@ 0x80
 80105b8:	68f8      	ldr	r0, [r7, #12]
 80105ba:	f7ff fee1 	bl	8010380 <SPI_WaitFlagStateUntilTimeout>
 80105be:	4603      	mov	r3, r0
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d016      	beq.n	80105f2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105c8:	f043 0220 	orr.w	r2, r3, #32
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80105d0:	2303      	movs	r3, #3
 80105d2:	e00f      	b.n	80105f4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80105d4:	697b      	ldr	r3, [r7, #20]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d00a      	beq.n	80105f0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	3b01      	subs	r3, #1
 80105de:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	689b      	ldr	r3, [r3, #8]
 80105e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105ea:	2b80      	cmp	r3, #128	@ 0x80
 80105ec:	d0f2      	beq.n	80105d4 <SPI_EndRxTxTransaction+0x78>
 80105ee:	e000      	b.n	80105f2 <SPI_EndRxTxTransaction+0x96>
        break;
 80105f0:	bf00      	nop
  }

  return HAL_OK;
 80105f2:	2300      	movs	r3, #0
}
 80105f4:	4618      	mov	r0, r3
 80105f6:	3718      	adds	r7, #24
 80105f8:	46bd      	mov	sp, r7
 80105fa:	bd80      	pop	{r7, pc}
 80105fc:	20000000 	.word	0x20000000
 8010600:	165e9f81 	.word	0x165e9f81

08010604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b082      	sub	sp, #8
 8010608:	af00      	add	r7, sp, #0
 801060a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d101      	bne.n	8010616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010612:	2301      	movs	r3, #1
 8010614:	e041      	b.n	801069a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801061c:	b2db      	uxtb	r3, r3
 801061e:	2b00      	cmp	r3, #0
 8010620:	d106      	bne.n	8010630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	2200      	movs	r2, #0
 8010626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801062a:	6878      	ldr	r0, [r7, #4]
 801062c:	f7f2 f888 	bl	8002740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2202      	movs	r2, #2
 8010634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681a      	ldr	r2, [r3, #0]
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	3304      	adds	r3, #4
 8010640:	4619      	mov	r1, r3
 8010642:	4610      	mov	r0, r2
 8010644:	f000 fab6 	bl	8010bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2201      	movs	r2, #1
 801064c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2201      	movs	r2, #1
 8010654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2201      	movs	r2, #1
 801065c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	2201      	movs	r2, #1
 8010664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2201      	movs	r2, #1
 801066c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	2201      	movs	r2, #1
 8010674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	2201      	movs	r2, #1
 801067c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	2201      	movs	r2, #1
 8010684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2201      	movs	r2, #1
 801068c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	2201      	movs	r2, #1
 8010694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010698:	2300      	movs	r3, #0
}
 801069a:	4618      	mov	r0, r3
 801069c:	3708      	adds	r7, #8
 801069e:	46bd      	mov	sp, r7
 80106a0:	bd80      	pop	{r7, pc}
	...

080106a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80106a4:	b480      	push	{r7}
 80106a6:	b085      	sub	sp, #20
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	2b01      	cmp	r3, #1
 80106b6:	d001      	beq.n	80106bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80106b8:	2301      	movs	r3, #1
 80106ba:	e04e      	b.n	801075a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	2202      	movs	r2, #2
 80106c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	68da      	ldr	r2, [r3, #12]
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	f042 0201 	orr.w	r2, r2, #1
 80106d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	4a23      	ldr	r2, [pc, #140]	@ (8010768 <HAL_TIM_Base_Start_IT+0xc4>)
 80106da:	4293      	cmp	r3, r2
 80106dc:	d022      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80106e6:	d01d      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4a1f      	ldr	r2, [pc, #124]	@ (801076c <HAL_TIM_Base_Start_IT+0xc8>)
 80106ee:	4293      	cmp	r3, r2
 80106f0:	d018      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	4a1e      	ldr	r2, [pc, #120]	@ (8010770 <HAL_TIM_Base_Start_IT+0xcc>)
 80106f8:	4293      	cmp	r3, r2
 80106fa:	d013      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	4a1c      	ldr	r2, [pc, #112]	@ (8010774 <HAL_TIM_Base_Start_IT+0xd0>)
 8010702:	4293      	cmp	r3, r2
 8010704:	d00e      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	4a1b      	ldr	r2, [pc, #108]	@ (8010778 <HAL_TIM_Base_Start_IT+0xd4>)
 801070c:	4293      	cmp	r3, r2
 801070e:	d009      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	4a19      	ldr	r2, [pc, #100]	@ (801077c <HAL_TIM_Base_Start_IT+0xd8>)
 8010716:	4293      	cmp	r3, r2
 8010718:	d004      	beq.n	8010724 <HAL_TIM_Base_Start_IT+0x80>
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	4a18      	ldr	r2, [pc, #96]	@ (8010780 <HAL_TIM_Base_Start_IT+0xdc>)
 8010720:	4293      	cmp	r3, r2
 8010722:	d111      	bne.n	8010748 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	689b      	ldr	r3, [r3, #8]
 801072a:	f003 0307 	and.w	r3, r3, #7
 801072e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	2b06      	cmp	r3, #6
 8010734:	d010      	beq.n	8010758 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	681a      	ldr	r2, [r3, #0]
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	f042 0201 	orr.w	r2, r2, #1
 8010744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010746:	e007      	b.n	8010758 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	681a      	ldr	r2, [r3, #0]
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	f042 0201 	orr.w	r2, r2, #1
 8010756:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010758:	2300      	movs	r3, #0
}
 801075a:	4618      	mov	r0, r3
 801075c:	3714      	adds	r7, #20
 801075e:	46bd      	mov	sp, r7
 8010760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010764:	4770      	bx	lr
 8010766:	bf00      	nop
 8010768:	40010000 	.word	0x40010000
 801076c:	40000400 	.word	0x40000400
 8010770:	40000800 	.word	0x40000800
 8010774:	40000c00 	.word	0x40000c00
 8010778:	40010400 	.word	0x40010400
 801077c:	40014000 	.word	0x40014000
 8010780:	40001800 	.word	0x40001800

08010784 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8010784:	b480      	push	{r7}
 8010786:	b083      	sub	sp, #12
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	68da      	ldr	r2, [r3, #12]
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	f022 0201 	bic.w	r2, r2, #1
 801079a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	6a1a      	ldr	r2, [r3, #32]
 80107a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80107a6:	4013      	ands	r3, r2
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d10f      	bne.n	80107cc <HAL_TIM_Base_Stop_IT+0x48>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	6a1a      	ldr	r2, [r3, #32]
 80107b2:	f240 4344 	movw	r3, #1092	@ 0x444
 80107b6:	4013      	ands	r3, r2
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d107      	bne.n	80107cc <HAL_TIM_Base_Stop_IT+0x48>
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	681a      	ldr	r2, [r3, #0]
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	f022 0201 	bic.w	r2, r2, #1
 80107ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	2201      	movs	r2, #1
 80107d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80107d4:	2300      	movs	r3, #0
}
 80107d6:	4618      	mov	r0, r3
 80107d8:	370c      	adds	r7, #12
 80107da:	46bd      	mov	sp, r7
 80107dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e0:	4770      	bx	lr

080107e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80107e2:	b580      	push	{r7, lr}
 80107e4:	b084      	sub	sp, #16
 80107e6:	af00      	add	r7, sp, #0
 80107e8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	68db      	ldr	r3, [r3, #12]
 80107f0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	691b      	ldr	r3, [r3, #16]
 80107f8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80107fa:	68bb      	ldr	r3, [r7, #8]
 80107fc:	f003 0302 	and.w	r3, r3, #2
 8010800:	2b00      	cmp	r3, #0
 8010802:	d020      	beq.n	8010846 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	f003 0302 	and.w	r3, r3, #2
 801080a:	2b00      	cmp	r3, #0
 801080c:	d01b      	beq.n	8010846 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	f06f 0202 	mvn.w	r2, #2
 8010816:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2201      	movs	r2, #1
 801081c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	699b      	ldr	r3, [r3, #24]
 8010824:	f003 0303 	and.w	r3, r3, #3
 8010828:	2b00      	cmp	r3, #0
 801082a:	d003      	beq.n	8010834 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801082c:	6878      	ldr	r0, [r7, #4]
 801082e:	f000 f9a3 	bl	8010b78 <HAL_TIM_IC_CaptureCallback>
 8010832:	e005      	b.n	8010840 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f000 f995 	bl	8010b64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801083a:	6878      	ldr	r0, [r7, #4]
 801083c:	f000 f9a6 	bl	8010b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	2200      	movs	r2, #0
 8010844:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	f003 0304 	and.w	r3, r3, #4
 801084c:	2b00      	cmp	r3, #0
 801084e:	d020      	beq.n	8010892 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	f003 0304 	and.w	r3, r3, #4
 8010856:	2b00      	cmp	r3, #0
 8010858:	d01b      	beq.n	8010892 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	f06f 0204 	mvn.w	r2, #4
 8010862:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2202      	movs	r2, #2
 8010868:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	699b      	ldr	r3, [r3, #24]
 8010870:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010874:	2b00      	cmp	r3, #0
 8010876:	d003      	beq.n	8010880 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010878:	6878      	ldr	r0, [r7, #4]
 801087a:	f000 f97d 	bl	8010b78 <HAL_TIM_IC_CaptureCallback>
 801087e:	e005      	b.n	801088c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	f000 f96f 	bl	8010b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f000 f980 	bl	8010b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2200      	movs	r2, #0
 8010890:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010892:	68bb      	ldr	r3, [r7, #8]
 8010894:	f003 0308 	and.w	r3, r3, #8
 8010898:	2b00      	cmp	r3, #0
 801089a:	d020      	beq.n	80108de <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	f003 0308 	and.w	r3, r3, #8
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d01b      	beq.n	80108de <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	f06f 0208 	mvn.w	r2, #8
 80108ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2204      	movs	r2, #4
 80108b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	69db      	ldr	r3, [r3, #28]
 80108bc:	f003 0303 	and.w	r3, r3, #3
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d003      	beq.n	80108cc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80108c4:	6878      	ldr	r0, [r7, #4]
 80108c6:	f000 f957 	bl	8010b78 <HAL_TIM_IC_CaptureCallback>
 80108ca:	e005      	b.n	80108d8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 f949 	bl	8010b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f000 f95a 	bl	8010b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2200      	movs	r2, #0
 80108dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	f003 0310 	and.w	r3, r3, #16
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d020      	beq.n	801092a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	f003 0310 	and.w	r3, r3, #16
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d01b      	beq.n	801092a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	f06f 0210 	mvn.w	r2, #16
 80108fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	2208      	movs	r2, #8
 8010900:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	69db      	ldr	r3, [r3, #28]
 8010908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801090c:	2b00      	cmp	r3, #0
 801090e:	d003      	beq.n	8010918 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010910:	6878      	ldr	r0, [r7, #4]
 8010912:	f000 f931 	bl	8010b78 <HAL_TIM_IC_CaptureCallback>
 8010916:	e005      	b.n	8010924 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 f923 	bl	8010b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801091e:	6878      	ldr	r0, [r7, #4]
 8010920:	f000 f934 	bl	8010b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2200      	movs	r2, #0
 8010928:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801092a:	68bb      	ldr	r3, [r7, #8]
 801092c:	f003 0301 	and.w	r3, r3, #1
 8010930:	2b00      	cmp	r3, #0
 8010932:	d00c      	beq.n	801094e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	f003 0301 	and.w	r3, r3, #1
 801093a:	2b00      	cmp	r3, #0
 801093c:	d007      	beq.n	801094e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	f06f 0201 	mvn.w	r2, #1
 8010946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010948:	6878      	ldr	r0, [r7, #4]
 801094a:	f000 f901 	bl	8010b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010954:	2b00      	cmp	r3, #0
 8010956:	d00c      	beq.n	8010972 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801095e:	2b00      	cmp	r3, #0
 8010960:	d007      	beq.n	8010972 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 801096a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801096c:	6878      	ldr	r0, [r7, #4]
 801096e:	f000 faed 	bl	8010f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010972:	68bb      	ldr	r3, [r7, #8]
 8010974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010978:	2b00      	cmp	r3, #0
 801097a:	d00c      	beq.n	8010996 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010982:	2b00      	cmp	r3, #0
 8010984:	d007      	beq.n	8010996 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801098e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	f000 f905 	bl	8010ba0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	f003 0320 	and.w	r3, r3, #32
 801099c:	2b00      	cmp	r3, #0
 801099e:	d00c      	beq.n	80109ba <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	f003 0320 	and.w	r3, r3, #32
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d007      	beq.n	80109ba <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	f06f 0220 	mvn.w	r2, #32
 80109b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80109b4:	6878      	ldr	r0, [r7, #4]
 80109b6:	f000 fabf 	bl	8010f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80109ba:	bf00      	nop
 80109bc:	3710      	adds	r7, #16
 80109be:	46bd      	mov	sp, r7
 80109c0:	bd80      	pop	{r7, pc}

080109c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80109c2:	b580      	push	{r7, lr}
 80109c4:	b084      	sub	sp, #16
 80109c6:	af00      	add	r7, sp, #0
 80109c8:	6078      	str	r0, [r7, #4]
 80109ca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80109cc:	2300      	movs	r3, #0
 80109ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80109d6:	2b01      	cmp	r3, #1
 80109d8:	d101      	bne.n	80109de <HAL_TIM_ConfigClockSource+0x1c>
 80109da:	2302      	movs	r3, #2
 80109dc:	e0b4      	b.n	8010b48 <HAL_TIM_ConfigClockSource+0x186>
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2201      	movs	r2, #1
 80109e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2202      	movs	r2, #2
 80109ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	689b      	ldr	r3, [r3, #8]
 80109f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80109f6:	68bb      	ldr	r3, [r7, #8]
 80109f8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80109fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80109fe:	68bb      	ldr	r3, [r7, #8]
 8010a00:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010a04:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	68ba      	ldr	r2, [r7, #8]
 8010a0c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a16:	d03e      	beq.n	8010a96 <HAL_TIM_ConfigClockSource+0xd4>
 8010a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a1c:	f200 8087 	bhi.w	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a24:	f000 8086 	beq.w	8010b34 <HAL_TIM_ConfigClockSource+0x172>
 8010a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a2c:	d87f      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a2e:	2b70      	cmp	r3, #112	@ 0x70
 8010a30:	d01a      	beq.n	8010a68 <HAL_TIM_ConfigClockSource+0xa6>
 8010a32:	2b70      	cmp	r3, #112	@ 0x70
 8010a34:	d87b      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a36:	2b60      	cmp	r3, #96	@ 0x60
 8010a38:	d050      	beq.n	8010adc <HAL_TIM_ConfigClockSource+0x11a>
 8010a3a:	2b60      	cmp	r3, #96	@ 0x60
 8010a3c:	d877      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a3e:	2b50      	cmp	r3, #80	@ 0x50
 8010a40:	d03c      	beq.n	8010abc <HAL_TIM_ConfigClockSource+0xfa>
 8010a42:	2b50      	cmp	r3, #80	@ 0x50
 8010a44:	d873      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a46:	2b40      	cmp	r3, #64	@ 0x40
 8010a48:	d058      	beq.n	8010afc <HAL_TIM_ConfigClockSource+0x13a>
 8010a4a:	2b40      	cmp	r3, #64	@ 0x40
 8010a4c:	d86f      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a4e:	2b30      	cmp	r3, #48	@ 0x30
 8010a50:	d064      	beq.n	8010b1c <HAL_TIM_ConfigClockSource+0x15a>
 8010a52:	2b30      	cmp	r3, #48	@ 0x30
 8010a54:	d86b      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a56:	2b20      	cmp	r3, #32
 8010a58:	d060      	beq.n	8010b1c <HAL_TIM_ConfigClockSource+0x15a>
 8010a5a:	2b20      	cmp	r3, #32
 8010a5c:	d867      	bhi.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d05c      	beq.n	8010b1c <HAL_TIM_ConfigClockSource+0x15a>
 8010a62:	2b10      	cmp	r3, #16
 8010a64:	d05a      	beq.n	8010b1c <HAL_TIM_ConfigClockSource+0x15a>
 8010a66:	e062      	b.n	8010b2e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010a78:	f000 f9c2 	bl	8010e00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	689b      	ldr	r3, [r3, #8]
 8010a82:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010a8a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	68ba      	ldr	r2, [r7, #8]
 8010a92:	609a      	str	r2, [r3, #8]
      break;
 8010a94:	e04f      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010aa6:	f000 f9ab 	bl	8010e00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	689a      	ldr	r2, [r3, #8]
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010ab8:	609a      	str	r2, [r3, #8]
      break;
 8010aba:	e03c      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010ac4:	683b      	ldr	r3, [r7, #0]
 8010ac6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010ac8:	461a      	mov	r2, r3
 8010aca:	f000 f91f 	bl	8010d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	2150      	movs	r1, #80	@ 0x50
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	f000 f978 	bl	8010dca <TIM_ITRx_SetConfig>
      break;
 8010ada:	e02c      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010ae8:	461a      	mov	r2, r3
 8010aea:	f000 f93e 	bl	8010d6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	2160      	movs	r1, #96	@ 0x60
 8010af4:	4618      	mov	r0, r3
 8010af6:	f000 f968 	bl	8010dca <TIM_ITRx_SetConfig>
      break;
 8010afa:	e01c      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010b08:	461a      	mov	r2, r3
 8010b0a:	f000 f8ff 	bl	8010d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	2140      	movs	r1, #64	@ 0x40
 8010b14:	4618      	mov	r0, r3
 8010b16:	f000 f958 	bl	8010dca <TIM_ITRx_SetConfig>
      break;
 8010b1a:	e00c      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	681a      	ldr	r2, [r3, #0]
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	4619      	mov	r1, r3
 8010b26:	4610      	mov	r0, r2
 8010b28:	f000 f94f 	bl	8010dca <TIM_ITRx_SetConfig>
      break;
 8010b2c:	e003      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010b2e:	2301      	movs	r3, #1
 8010b30:	73fb      	strb	r3, [r7, #15]
      break;
 8010b32:	e000      	b.n	8010b36 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8010b34:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2201      	movs	r2, #1
 8010b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	2200      	movs	r2, #0
 8010b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}

08010b50 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b083      	sub	sp, #12
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010b58:	bf00      	nop
 8010b5a:	370c      	adds	r7, #12
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010b64:	b480      	push	{r7}
 8010b66:	b083      	sub	sp, #12
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010b6c:	bf00      	nop
 8010b6e:	370c      	adds	r7, #12
 8010b70:	46bd      	mov	sp, r7
 8010b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b76:	4770      	bx	lr

08010b78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010b78:	b480      	push	{r7}
 8010b7a:	b083      	sub	sp, #12
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010b80:	bf00      	nop
 8010b82:	370c      	adds	r7, #12
 8010b84:	46bd      	mov	sp, r7
 8010b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b8a:	4770      	bx	lr

08010b8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010b8c:	b480      	push	{r7}
 8010b8e:	b083      	sub	sp, #12
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010b94:	bf00      	nop
 8010b96:	370c      	adds	r7, #12
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9e:	4770      	bx	lr

08010ba0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010ba0:	b480      	push	{r7}
 8010ba2:	b083      	sub	sp, #12
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010ba8:	bf00      	nop
 8010baa:	370c      	adds	r7, #12
 8010bac:	46bd      	mov	sp, r7
 8010bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb2:	4770      	bx	lr

08010bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010bb4:	b480      	push	{r7}
 8010bb6:	b085      	sub	sp, #20
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	6078      	str	r0, [r7, #4]
 8010bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	4a46      	ldr	r2, [pc, #280]	@ (8010ce0 <TIM_Base_SetConfig+0x12c>)
 8010bc8:	4293      	cmp	r3, r2
 8010bca:	d013      	beq.n	8010bf4 <TIM_Base_SetConfig+0x40>
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010bd2:	d00f      	beq.n	8010bf4 <TIM_Base_SetConfig+0x40>
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	4a43      	ldr	r2, [pc, #268]	@ (8010ce4 <TIM_Base_SetConfig+0x130>)
 8010bd8:	4293      	cmp	r3, r2
 8010bda:	d00b      	beq.n	8010bf4 <TIM_Base_SetConfig+0x40>
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	4a42      	ldr	r2, [pc, #264]	@ (8010ce8 <TIM_Base_SetConfig+0x134>)
 8010be0:	4293      	cmp	r3, r2
 8010be2:	d007      	beq.n	8010bf4 <TIM_Base_SetConfig+0x40>
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	4a41      	ldr	r2, [pc, #260]	@ (8010cec <TIM_Base_SetConfig+0x138>)
 8010be8:	4293      	cmp	r3, r2
 8010bea:	d003      	beq.n	8010bf4 <TIM_Base_SetConfig+0x40>
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	4a40      	ldr	r2, [pc, #256]	@ (8010cf0 <TIM_Base_SetConfig+0x13c>)
 8010bf0:	4293      	cmp	r3, r2
 8010bf2:	d108      	bne.n	8010c06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	685b      	ldr	r3, [r3, #4]
 8010c00:	68fa      	ldr	r2, [r7, #12]
 8010c02:	4313      	orrs	r3, r2
 8010c04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	4a35      	ldr	r2, [pc, #212]	@ (8010ce0 <TIM_Base_SetConfig+0x12c>)
 8010c0a:	4293      	cmp	r3, r2
 8010c0c:	d02b      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010c14:	d027      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	4a32      	ldr	r2, [pc, #200]	@ (8010ce4 <TIM_Base_SetConfig+0x130>)
 8010c1a:	4293      	cmp	r3, r2
 8010c1c:	d023      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	4a31      	ldr	r2, [pc, #196]	@ (8010ce8 <TIM_Base_SetConfig+0x134>)
 8010c22:	4293      	cmp	r3, r2
 8010c24:	d01f      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	4a30      	ldr	r2, [pc, #192]	@ (8010cec <TIM_Base_SetConfig+0x138>)
 8010c2a:	4293      	cmp	r3, r2
 8010c2c:	d01b      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	4a2f      	ldr	r2, [pc, #188]	@ (8010cf0 <TIM_Base_SetConfig+0x13c>)
 8010c32:	4293      	cmp	r3, r2
 8010c34:	d017      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	4a2e      	ldr	r2, [pc, #184]	@ (8010cf4 <TIM_Base_SetConfig+0x140>)
 8010c3a:	4293      	cmp	r3, r2
 8010c3c:	d013      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	4a2d      	ldr	r2, [pc, #180]	@ (8010cf8 <TIM_Base_SetConfig+0x144>)
 8010c42:	4293      	cmp	r3, r2
 8010c44:	d00f      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	4a2c      	ldr	r2, [pc, #176]	@ (8010cfc <TIM_Base_SetConfig+0x148>)
 8010c4a:	4293      	cmp	r3, r2
 8010c4c:	d00b      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	4a2b      	ldr	r2, [pc, #172]	@ (8010d00 <TIM_Base_SetConfig+0x14c>)
 8010c52:	4293      	cmp	r3, r2
 8010c54:	d007      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	4a2a      	ldr	r2, [pc, #168]	@ (8010d04 <TIM_Base_SetConfig+0x150>)
 8010c5a:	4293      	cmp	r3, r2
 8010c5c:	d003      	beq.n	8010c66 <TIM_Base_SetConfig+0xb2>
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	4a29      	ldr	r2, [pc, #164]	@ (8010d08 <TIM_Base_SetConfig+0x154>)
 8010c62:	4293      	cmp	r3, r2
 8010c64:	d108      	bne.n	8010c78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010c6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	68fa      	ldr	r2, [r7, #12]
 8010c74:	4313      	orrs	r3, r2
 8010c76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	695b      	ldr	r3, [r3, #20]
 8010c82:	4313      	orrs	r3, r2
 8010c84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	68fa      	ldr	r2, [r7, #12]
 8010c8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	689a      	ldr	r2, [r3, #8]
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	681a      	ldr	r2, [r3, #0]
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	4a10      	ldr	r2, [pc, #64]	@ (8010ce0 <TIM_Base_SetConfig+0x12c>)
 8010ca0:	4293      	cmp	r3, r2
 8010ca2:	d003      	beq.n	8010cac <TIM_Base_SetConfig+0xf8>
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	4a12      	ldr	r2, [pc, #72]	@ (8010cf0 <TIM_Base_SetConfig+0x13c>)
 8010ca8:	4293      	cmp	r3, r2
 8010caa:	d103      	bne.n	8010cb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	691a      	ldr	r2, [r3, #16]
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	2201      	movs	r2, #1
 8010cb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	691b      	ldr	r3, [r3, #16]
 8010cbe:	f003 0301 	and.w	r3, r3, #1
 8010cc2:	2b01      	cmp	r3, #1
 8010cc4:	d105      	bne.n	8010cd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	691b      	ldr	r3, [r3, #16]
 8010cca:	f023 0201 	bic.w	r2, r3, #1
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	611a      	str	r2, [r3, #16]
  }
}
 8010cd2:	bf00      	nop
 8010cd4:	3714      	adds	r7, #20
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cdc:	4770      	bx	lr
 8010cde:	bf00      	nop
 8010ce0:	40010000 	.word	0x40010000
 8010ce4:	40000400 	.word	0x40000400
 8010ce8:	40000800 	.word	0x40000800
 8010cec:	40000c00 	.word	0x40000c00
 8010cf0:	40010400 	.word	0x40010400
 8010cf4:	40014000 	.word	0x40014000
 8010cf8:	40014400 	.word	0x40014400
 8010cfc:	40014800 	.word	0x40014800
 8010d00:	40001800 	.word	0x40001800
 8010d04:	40001c00 	.word	0x40001c00
 8010d08:	40002000 	.word	0x40002000

08010d0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010d0c:	b480      	push	{r7}
 8010d0e:	b087      	sub	sp, #28
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	60f8      	str	r0, [r7, #12]
 8010d14:	60b9      	str	r1, [r7, #8]
 8010d16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	6a1b      	ldr	r3, [r3, #32]
 8010d1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	6a1b      	ldr	r3, [r3, #32]
 8010d22:	f023 0201 	bic.w	r2, r3, #1
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	699b      	ldr	r3, [r3, #24]
 8010d2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010d30:	693b      	ldr	r3, [r7, #16]
 8010d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	011b      	lsls	r3, r3, #4
 8010d3c:	693a      	ldr	r2, [r7, #16]
 8010d3e:	4313      	orrs	r3, r2
 8010d40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010d42:	697b      	ldr	r3, [r7, #20]
 8010d44:	f023 030a 	bic.w	r3, r3, #10
 8010d48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010d4a:	697a      	ldr	r2, [r7, #20]
 8010d4c:	68bb      	ldr	r3, [r7, #8]
 8010d4e:	4313      	orrs	r3, r2
 8010d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	693a      	ldr	r2, [r7, #16]
 8010d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	697a      	ldr	r2, [r7, #20]
 8010d5c:	621a      	str	r2, [r3, #32]
}
 8010d5e:	bf00      	nop
 8010d60:	371c      	adds	r7, #28
 8010d62:	46bd      	mov	sp, r7
 8010d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d68:	4770      	bx	lr

08010d6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010d6a:	b480      	push	{r7}
 8010d6c:	b087      	sub	sp, #28
 8010d6e:	af00      	add	r7, sp, #0
 8010d70:	60f8      	str	r0, [r7, #12]
 8010d72:	60b9      	str	r1, [r7, #8]
 8010d74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	6a1b      	ldr	r3, [r3, #32]
 8010d7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	6a1b      	ldr	r3, [r3, #32]
 8010d80:	f023 0210 	bic.w	r2, r3, #16
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	699b      	ldr	r3, [r3, #24]
 8010d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010d8e:	693b      	ldr	r3, [r7, #16]
 8010d90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	031b      	lsls	r3, r3, #12
 8010d9a:	693a      	ldr	r2, [r7, #16]
 8010d9c:	4313      	orrs	r3, r2
 8010d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010da0:	697b      	ldr	r3, [r7, #20]
 8010da2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010da6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010da8:	68bb      	ldr	r3, [r7, #8]
 8010daa:	011b      	lsls	r3, r3, #4
 8010dac:	697a      	ldr	r2, [r7, #20]
 8010dae:	4313      	orrs	r3, r2
 8010db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	693a      	ldr	r2, [r7, #16]
 8010db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	697a      	ldr	r2, [r7, #20]
 8010dbc:	621a      	str	r2, [r3, #32]
}
 8010dbe:	bf00      	nop
 8010dc0:	371c      	adds	r7, #28
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc8:	4770      	bx	lr

08010dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010dca:	b480      	push	{r7}
 8010dcc:	b085      	sub	sp, #20
 8010dce:	af00      	add	r7, sp, #0
 8010dd0:	6078      	str	r0, [r7, #4]
 8010dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	689b      	ldr	r3, [r3, #8]
 8010dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010de2:	683a      	ldr	r2, [r7, #0]
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	4313      	orrs	r3, r2
 8010de8:	f043 0307 	orr.w	r3, r3, #7
 8010dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	68fa      	ldr	r2, [r7, #12]
 8010df2:	609a      	str	r2, [r3, #8]
}
 8010df4:	bf00      	nop
 8010df6:	3714      	adds	r7, #20
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfe:	4770      	bx	lr

08010e00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010e00:	b480      	push	{r7}
 8010e02:	b087      	sub	sp, #28
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	60f8      	str	r0, [r7, #12]
 8010e08:	60b9      	str	r1, [r7, #8]
 8010e0a:	607a      	str	r2, [r7, #4]
 8010e0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	689b      	ldr	r3, [r3, #8]
 8010e12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010e14:	697b      	ldr	r3, [r7, #20]
 8010e16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010e1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010e1c:	683b      	ldr	r3, [r7, #0]
 8010e1e:	021a      	lsls	r2, r3, #8
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	431a      	orrs	r2, r3
 8010e24:	68bb      	ldr	r3, [r7, #8]
 8010e26:	4313      	orrs	r3, r2
 8010e28:	697a      	ldr	r2, [r7, #20]
 8010e2a:	4313      	orrs	r3, r2
 8010e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	697a      	ldr	r2, [r7, #20]
 8010e32:	609a      	str	r2, [r3, #8]
}
 8010e34:	bf00      	nop
 8010e36:	371c      	adds	r7, #28
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e3e:	4770      	bx	lr

08010e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010e40:	b480      	push	{r7}
 8010e42:	b085      	sub	sp, #20
 8010e44:	af00      	add	r7, sp, #0
 8010e46:	6078      	str	r0, [r7, #4]
 8010e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010e50:	2b01      	cmp	r3, #1
 8010e52:	d101      	bne.n	8010e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010e54:	2302      	movs	r3, #2
 8010e56:	e05a      	b.n	8010f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	2201      	movs	r2, #1
 8010e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	2202      	movs	r2, #2
 8010e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	685b      	ldr	r3, [r3, #4]
 8010e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	689b      	ldr	r3, [r3, #8]
 8010e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	68fa      	ldr	r2, [r7, #12]
 8010e86:	4313      	orrs	r3, r2
 8010e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	68fa      	ldr	r2, [r7, #12]
 8010e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	4a21      	ldr	r2, [pc, #132]	@ (8010f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010e98:	4293      	cmp	r3, r2
 8010e9a:	d022      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ea4:	d01d      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8010f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010eac:	4293      	cmp	r3, r2
 8010eae:	d018      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8010f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010eb6:	4293      	cmp	r3, r2
 8010eb8:	d013      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8010f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010ec0:	4293      	cmp	r3, r2
 8010ec2:	d00e      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	4a18      	ldr	r2, [pc, #96]	@ (8010f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010eca:	4293      	cmp	r3, r2
 8010ecc:	d009      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	4a17      	ldr	r2, [pc, #92]	@ (8010f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010ed4:	4293      	cmp	r3, r2
 8010ed6:	d004      	beq.n	8010ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	4a15      	ldr	r2, [pc, #84]	@ (8010f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010ede:	4293      	cmp	r3, r2
 8010ee0:	d10c      	bne.n	8010efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010ee2:	68bb      	ldr	r3, [r7, #8]
 8010ee4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010eea:	683b      	ldr	r3, [r7, #0]
 8010eec:	685b      	ldr	r3, [r3, #4]
 8010eee:	68ba      	ldr	r2, [r7, #8]
 8010ef0:	4313      	orrs	r3, r2
 8010ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	68ba      	ldr	r2, [r7, #8]
 8010efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	2201      	movs	r2, #1
 8010f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	2200      	movs	r2, #0
 8010f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010f0c:	2300      	movs	r3, #0
}
 8010f0e:	4618      	mov	r0, r3
 8010f10:	3714      	adds	r7, #20
 8010f12:	46bd      	mov	sp, r7
 8010f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f18:	4770      	bx	lr
 8010f1a:	bf00      	nop
 8010f1c:	40010000 	.word	0x40010000
 8010f20:	40000400 	.word	0x40000400
 8010f24:	40000800 	.word	0x40000800
 8010f28:	40000c00 	.word	0x40000c00
 8010f2c:	40010400 	.word	0x40010400
 8010f30:	40014000 	.word	0x40014000
 8010f34:	40001800 	.word	0x40001800

08010f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010f38:	b480      	push	{r7}
 8010f3a:	b083      	sub	sp, #12
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010f40:	bf00      	nop
 8010f42:	370c      	adds	r7, #12
 8010f44:	46bd      	mov	sp, r7
 8010f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4a:	4770      	bx	lr

08010f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010f4c:	b480      	push	{r7}
 8010f4e:	b083      	sub	sp, #12
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010f54:	bf00      	nop
 8010f56:	370c      	adds	r7, #12
 8010f58:	46bd      	mov	sp, r7
 8010f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5e:	4770      	bx	lr

08010f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b082      	sub	sp, #8
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d101      	bne.n	8010f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010f6e:	2301      	movs	r3, #1
 8010f70:	e042      	b.n	8010ff8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010f78:	b2db      	uxtb	r3, r3
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d106      	bne.n	8010f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	2200      	movs	r2, #0
 8010f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010f86:	6878      	ldr	r0, [r7, #4]
 8010f88:	f7f1 fcb6 	bl	80028f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	2224      	movs	r2, #36	@ 0x24
 8010f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	68da      	ldr	r2, [r3, #12]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010fa4:	6878      	ldr	r0, [r7, #4]
 8010fa6:	f000 f973 	bl	8011290 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	691a      	ldr	r2, [r3, #16]
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	695a      	ldr	r2, [r3, #20]
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	68da      	ldr	r2, [r3, #12]
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	2200      	movs	r2, #0
 8010fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	2220      	movs	r2, #32
 8010fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2220      	movs	r2, #32
 8010fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8010ff6:	2300      	movs	r3, #0
}
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	3708      	adds	r7, #8
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}

08011000 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b08a      	sub	sp, #40	@ 0x28
 8011004:	af02      	add	r7, sp, #8
 8011006:	60f8      	str	r0, [r7, #12]
 8011008:	60b9      	str	r1, [r7, #8]
 801100a:	603b      	str	r3, [r7, #0]
 801100c:	4613      	mov	r3, r2
 801100e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8011010:	2300      	movs	r3, #0
 8011012:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801101a:	b2db      	uxtb	r3, r3
 801101c:	2b20      	cmp	r3, #32
 801101e:	d175      	bne.n	801110c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d002      	beq.n	801102c <HAL_UART_Transmit+0x2c>
 8011026:	88fb      	ldrh	r3, [r7, #6]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d101      	bne.n	8011030 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 801102c:	2301      	movs	r3, #1
 801102e:	e06e      	b.n	801110e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	2200      	movs	r2, #0
 8011034:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	2221      	movs	r2, #33	@ 0x21
 801103a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801103e:	f7fd fbef 	bl	800e820 <HAL_GetTick>
 8011042:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	88fa      	ldrh	r2, [r7, #6]
 8011048:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	88fa      	ldrh	r2, [r7, #6]
 801104e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	689b      	ldr	r3, [r3, #8]
 8011054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011058:	d108      	bne.n	801106c <HAL_UART_Transmit+0x6c>
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	691b      	ldr	r3, [r3, #16]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d104      	bne.n	801106c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8011062:	2300      	movs	r3, #0
 8011064:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8011066:	68bb      	ldr	r3, [r7, #8]
 8011068:	61bb      	str	r3, [r7, #24]
 801106a:	e003      	b.n	8011074 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801106c:	68bb      	ldr	r3, [r7, #8]
 801106e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011070:	2300      	movs	r3, #0
 8011072:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8011074:	e02e      	b.n	80110d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	9300      	str	r3, [sp, #0]
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	2200      	movs	r2, #0
 801107e:	2180      	movs	r1, #128	@ 0x80
 8011080:	68f8      	ldr	r0, [r7, #12]
 8011082:	f000 f848 	bl	8011116 <UART_WaitOnFlagUntilTimeout>
 8011086:	4603      	mov	r3, r0
 8011088:	2b00      	cmp	r3, #0
 801108a:	d005      	beq.n	8011098 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	2220      	movs	r2, #32
 8011090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8011094:	2303      	movs	r3, #3
 8011096:	e03a      	b.n	801110e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8011098:	69fb      	ldr	r3, [r7, #28]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d10b      	bne.n	80110b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 801109e:	69bb      	ldr	r3, [r7, #24]
 80110a0:	881b      	ldrh	r3, [r3, #0]
 80110a2:	461a      	mov	r2, r3
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80110ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80110ae:	69bb      	ldr	r3, [r7, #24]
 80110b0:	3302      	adds	r3, #2
 80110b2:	61bb      	str	r3, [r7, #24]
 80110b4:	e007      	b.n	80110c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80110b6:	69fb      	ldr	r3, [r7, #28]
 80110b8:	781a      	ldrb	r2, [r3, #0]
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80110c0:	69fb      	ldr	r3, [r7, #28]
 80110c2:	3301      	adds	r3, #1
 80110c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80110ca:	b29b      	uxth	r3, r3
 80110cc:	3b01      	subs	r3, #1
 80110ce:	b29a      	uxth	r2, r3
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80110d8:	b29b      	uxth	r3, r3
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d1cb      	bne.n	8011076 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80110de:	683b      	ldr	r3, [r7, #0]
 80110e0:	9300      	str	r3, [sp, #0]
 80110e2:	697b      	ldr	r3, [r7, #20]
 80110e4:	2200      	movs	r2, #0
 80110e6:	2140      	movs	r1, #64	@ 0x40
 80110e8:	68f8      	ldr	r0, [r7, #12]
 80110ea:	f000 f814 	bl	8011116 <UART_WaitOnFlagUntilTimeout>
 80110ee:	4603      	mov	r3, r0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d005      	beq.n	8011100 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2220      	movs	r2, #32
 80110f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80110fc:	2303      	movs	r3, #3
 80110fe:	e006      	b.n	801110e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	2220      	movs	r2, #32
 8011104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8011108:	2300      	movs	r3, #0
 801110a:	e000      	b.n	801110e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 801110c:	2302      	movs	r3, #2
  }
}
 801110e:	4618      	mov	r0, r3
 8011110:	3720      	adds	r7, #32
 8011112:	46bd      	mov	sp, r7
 8011114:	bd80      	pop	{r7, pc}

08011116 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8011116:	b580      	push	{r7, lr}
 8011118:	b086      	sub	sp, #24
 801111a:	af00      	add	r7, sp, #0
 801111c:	60f8      	str	r0, [r7, #12]
 801111e:	60b9      	str	r1, [r7, #8]
 8011120:	603b      	str	r3, [r7, #0]
 8011122:	4613      	mov	r3, r2
 8011124:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011126:	e03b      	b.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011128:	6a3b      	ldr	r3, [r7, #32]
 801112a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801112e:	d037      	beq.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011130:	f7fd fb76 	bl	800e820 <HAL_GetTick>
 8011134:	4602      	mov	r2, r0
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	1ad3      	subs	r3, r2, r3
 801113a:	6a3a      	ldr	r2, [r7, #32]
 801113c:	429a      	cmp	r2, r3
 801113e:	d302      	bcc.n	8011146 <UART_WaitOnFlagUntilTimeout+0x30>
 8011140:	6a3b      	ldr	r3, [r7, #32]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d101      	bne.n	801114a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011146:	2303      	movs	r3, #3
 8011148:	e03a      	b.n	80111c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	68db      	ldr	r3, [r3, #12]
 8011150:	f003 0304 	and.w	r3, r3, #4
 8011154:	2b00      	cmp	r3, #0
 8011156:	d023      	beq.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8011158:	68bb      	ldr	r3, [r7, #8]
 801115a:	2b80      	cmp	r3, #128	@ 0x80
 801115c:	d020      	beq.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	2b40      	cmp	r3, #64	@ 0x40
 8011162:	d01d      	beq.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	f003 0308 	and.w	r3, r3, #8
 801116e:	2b08      	cmp	r3, #8
 8011170:	d116      	bne.n	80111a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8011172:	2300      	movs	r3, #0
 8011174:	617b      	str	r3, [r7, #20]
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	617b      	str	r3, [r7, #20]
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	685b      	ldr	r3, [r3, #4]
 8011184:	617b      	str	r3, [r7, #20]
 8011186:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011188:	68f8      	ldr	r0, [r7, #12]
 801118a:	f000 f81d 	bl	80111c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	2208      	movs	r2, #8
 8011192:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	2200      	movs	r2, #0
 8011198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 801119c:	2301      	movs	r3, #1
 801119e:	e00f      	b.n	80111c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	681a      	ldr	r2, [r3, #0]
 80111a6:	68bb      	ldr	r3, [r7, #8]
 80111a8:	4013      	ands	r3, r2
 80111aa:	68ba      	ldr	r2, [r7, #8]
 80111ac:	429a      	cmp	r2, r3
 80111ae:	bf0c      	ite	eq
 80111b0:	2301      	moveq	r3, #1
 80111b2:	2300      	movne	r3, #0
 80111b4:	b2db      	uxtb	r3, r3
 80111b6:	461a      	mov	r2, r3
 80111b8:	79fb      	ldrb	r3, [r7, #7]
 80111ba:	429a      	cmp	r2, r3
 80111bc:	d0b4      	beq.n	8011128 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80111be:	2300      	movs	r3, #0
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	3718      	adds	r7, #24
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bd80      	pop	{r7, pc}

080111c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80111c8:	b480      	push	{r7}
 80111ca:	b095      	sub	sp, #84	@ 0x54
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	330c      	adds	r3, #12
 80111d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111da:	e853 3f00 	ldrex	r3, [r3]
 80111de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80111e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80111e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	330c      	adds	r3, #12
 80111ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80111f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80111f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80111f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111f8:	e841 2300 	strex	r3, r2, [r1]
 80111fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80111fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011200:	2b00      	cmp	r3, #0
 8011202:	d1e5      	bne.n	80111d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	3314      	adds	r3, #20
 801120a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801120c:	6a3b      	ldr	r3, [r7, #32]
 801120e:	e853 3f00 	ldrex	r3, [r3]
 8011212:	61fb      	str	r3, [r7, #28]
   return(result);
 8011214:	69fb      	ldr	r3, [r7, #28]
 8011216:	f023 0301 	bic.w	r3, r3, #1
 801121a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	3314      	adds	r3, #20
 8011222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801122a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801122c:	e841 2300 	strex	r3, r2, [r1]
 8011230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011234:	2b00      	cmp	r3, #0
 8011236:	d1e5      	bne.n	8011204 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801123c:	2b01      	cmp	r3, #1
 801123e:	d119      	bne.n	8011274 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	330c      	adds	r3, #12
 8011246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	e853 3f00 	ldrex	r3, [r3]
 801124e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011250:	68bb      	ldr	r3, [r7, #8]
 8011252:	f023 0310 	bic.w	r3, r3, #16
 8011256:	647b      	str	r3, [r7, #68]	@ 0x44
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	330c      	adds	r3, #12
 801125e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011260:	61ba      	str	r2, [r7, #24]
 8011262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011264:	6979      	ldr	r1, [r7, #20]
 8011266:	69ba      	ldr	r2, [r7, #24]
 8011268:	e841 2300 	strex	r3, r2, [r1]
 801126c:	613b      	str	r3, [r7, #16]
   return(result);
 801126e:	693b      	ldr	r3, [r7, #16]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d1e5      	bne.n	8011240 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	2220      	movs	r2, #32
 8011278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	2200      	movs	r2, #0
 8011280:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8011282:	bf00      	nop
 8011284:	3754      	adds	r7, #84	@ 0x54
 8011286:	46bd      	mov	sp, r7
 8011288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128c:	4770      	bx	lr
	...

08011290 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011294:	b0c0      	sub	sp, #256	@ 0x100
 8011296:	af00      	add	r7, sp, #0
 8011298:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801129c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	691b      	ldr	r3, [r3, #16]
 80112a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80112a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112ac:	68d9      	ldr	r1, [r3, #12]
 80112ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112b2:	681a      	ldr	r2, [r3, #0]
 80112b4:	ea40 0301 	orr.w	r3, r0, r1
 80112b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80112ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112be:	689a      	ldr	r2, [r3, #8]
 80112c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112c4:	691b      	ldr	r3, [r3, #16]
 80112c6:	431a      	orrs	r2, r3
 80112c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112cc:	695b      	ldr	r3, [r3, #20]
 80112ce:	431a      	orrs	r2, r3
 80112d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112d4:	69db      	ldr	r3, [r3, #28]
 80112d6:	4313      	orrs	r3, r2
 80112d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80112dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	68db      	ldr	r3, [r3, #12]
 80112e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80112e8:	f021 010c 	bic.w	r1, r1, #12
 80112ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112f0:	681a      	ldr	r2, [r3, #0]
 80112f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80112f6:	430b      	orrs	r3, r1
 80112f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80112fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	695b      	ldr	r3, [r3, #20]
 8011302:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8011306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801130a:	6999      	ldr	r1, [r3, #24]
 801130c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011310:	681a      	ldr	r2, [r3, #0]
 8011312:	ea40 0301 	orr.w	r3, r0, r1
 8011316:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801131c:	681a      	ldr	r2, [r3, #0]
 801131e:	4b8f      	ldr	r3, [pc, #572]	@ (801155c <UART_SetConfig+0x2cc>)
 8011320:	429a      	cmp	r2, r3
 8011322:	d005      	beq.n	8011330 <UART_SetConfig+0xa0>
 8011324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011328:	681a      	ldr	r2, [r3, #0]
 801132a:	4b8d      	ldr	r3, [pc, #564]	@ (8011560 <UART_SetConfig+0x2d0>)
 801132c:	429a      	cmp	r2, r3
 801132e:	d104      	bne.n	801133a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011330:	f7fd feb0 	bl	800f094 <HAL_RCC_GetPCLK2Freq>
 8011334:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8011338:	e003      	b.n	8011342 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801133a:	f7fd fe97 	bl	800f06c <HAL_RCC_GetPCLK1Freq>
 801133e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011346:	69db      	ldr	r3, [r3, #28]
 8011348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801134c:	f040 810c 	bne.w	8011568 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011354:	2200      	movs	r2, #0
 8011356:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801135a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801135e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8011362:	4622      	mov	r2, r4
 8011364:	462b      	mov	r3, r5
 8011366:	1891      	adds	r1, r2, r2
 8011368:	65b9      	str	r1, [r7, #88]	@ 0x58
 801136a:	415b      	adcs	r3, r3
 801136c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801136e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8011372:	4621      	mov	r1, r4
 8011374:	eb12 0801 	adds.w	r8, r2, r1
 8011378:	4629      	mov	r1, r5
 801137a:	eb43 0901 	adc.w	r9, r3, r1
 801137e:	f04f 0200 	mov.w	r2, #0
 8011382:	f04f 0300 	mov.w	r3, #0
 8011386:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801138a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801138e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8011392:	4690      	mov	r8, r2
 8011394:	4699      	mov	r9, r3
 8011396:	4623      	mov	r3, r4
 8011398:	eb18 0303 	adds.w	r3, r8, r3
 801139c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80113a0:	462b      	mov	r3, r5
 80113a2:	eb49 0303 	adc.w	r3, r9, r3
 80113a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80113aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80113ae:	685b      	ldr	r3, [r3, #4]
 80113b0:	2200      	movs	r2, #0
 80113b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80113b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80113ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80113be:	460b      	mov	r3, r1
 80113c0:	18db      	adds	r3, r3, r3
 80113c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80113c4:	4613      	mov	r3, r2
 80113c6:	eb42 0303 	adc.w	r3, r2, r3
 80113ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80113cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80113d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80113d4:	f7ef fc08 	bl	8000be8 <__aeabi_uldivmod>
 80113d8:	4602      	mov	r2, r0
 80113da:	460b      	mov	r3, r1
 80113dc:	4b61      	ldr	r3, [pc, #388]	@ (8011564 <UART_SetConfig+0x2d4>)
 80113de:	fba3 2302 	umull	r2, r3, r3, r2
 80113e2:	095b      	lsrs	r3, r3, #5
 80113e4:	011c      	lsls	r4, r3, #4
 80113e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80113ea:	2200      	movs	r2, #0
 80113ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80113f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80113f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80113f8:	4642      	mov	r2, r8
 80113fa:	464b      	mov	r3, r9
 80113fc:	1891      	adds	r1, r2, r2
 80113fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011400:	415b      	adcs	r3, r3
 8011402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011404:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8011408:	4641      	mov	r1, r8
 801140a:	eb12 0a01 	adds.w	sl, r2, r1
 801140e:	4649      	mov	r1, r9
 8011410:	eb43 0b01 	adc.w	fp, r3, r1
 8011414:	f04f 0200 	mov.w	r2, #0
 8011418:	f04f 0300 	mov.w	r3, #0
 801141c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011420:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8011424:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011428:	4692      	mov	sl, r2
 801142a:	469b      	mov	fp, r3
 801142c:	4643      	mov	r3, r8
 801142e:	eb1a 0303 	adds.w	r3, sl, r3
 8011432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011436:	464b      	mov	r3, r9
 8011438:	eb4b 0303 	adc.w	r3, fp, r3
 801143c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8011440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011444:	685b      	ldr	r3, [r3, #4]
 8011446:	2200      	movs	r2, #0
 8011448:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801144c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011450:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8011454:	460b      	mov	r3, r1
 8011456:	18db      	adds	r3, r3, r3
 8011458:	643b      	str	r3, [r7, #64]	@ 0x40
 801145a:	4613      	mov	r3, r2
 801145c:	eb42 0303 	adc.w	r3, r2, r3
 8011460:	647b      	str	r3, [r7, #68]	@ 0x44
 8011462:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8011466:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801146a:	f7ef fbbd 	bl	8000be8 <__aeabi_uldivmod>
 801146e:	4602      	mov	r2, r0
 8011470:	460b      	mov	r3, r1
 8011472:	4611      	mov	r1, r2
 8011474:	4b3b      	ldr	r3, [pc, #236]	@ (8011564 <UART_SetConfig+0x2d4>)
 8011476:	fba3 2301 	umull	r2, r3, r3, r1
 801147a:	095b      	lsrs	r3, r3, #5
 801147c:	2264      	movs	r2, #100	@ 0x64
 801147e:	fb02 f303 	mul.w	r3, r2, r3
 8011482:	1acb      	subs	r3, r1, r3
 8011484:	00db      	lsls	r3, r3, #3
 8011486:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801148a:	4b36      	ldr	r3, [pc, #216]	@ (8011564 <UART_SetConfig+0x2d4>)
 801148c:	fba3 2302 	umull	r2, r3, r3, r2
 8011490:	095b      	lsrs	r3, r3, #5
 8011492:	005b      	lsls	r3, r3, #1
 8011494:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8011498:	441c      	add	r4, r3
 801149a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801149e:	2200      	movs	r2, #0
 80114a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80114a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80114a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80114ac:	4642      	mov	r2, r8
 80114ae:	464b      	mov	r3, r9
 80114b0:	1891      	adds	r1, r2, r2
 80114b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80114b4:	415b      	adcs	r3, r3
 80114b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80114b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80114bc:	4641      	mov	r1, r8
 80114be:	1851      	adds	r1, r2, r1
 80114c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80114c2:	4649      	mov	r1, r9
 80114c4:	414b      	adcs	r3, r1
 80114c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80114c8:	f04f 0200 	mov.w	r2, #0
 80114cc:	f04f 0300 	mov.w	r3, #0
 80114d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80114d4:	4659      	mov	r1, fp
 80114d6:	00cb      	lsls	r3, r1, #3
 80114d8:	4651      	mov	r1, sl
 80114da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80114de:	4651      	mov	r1, sl
 80114e0:	00ca      	lsls	r2, r1, #3
 80114e2:	4610      	mov	r0, r2
 80114e4:	4619      	mov	r1, r3
 80114e6:	4603      	mov	r3, r0
 80114e8:	4642      	mov	r2, r8
 80114ea:	189b      	adds	r3, r3, r2
 80114ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80114f0:	464b      	mov	r3, r9
 80114f2:	460a      	mov	r2, r1
 80114f4:	eb42 0303 	adc.w	r3, r2, r3
 80114f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80114fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011500:	685b      	ldr	r3, [r3, #4]
 8011502:	2200      	movs	r2, #0
 8011504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011508:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801150c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8011510:	460b      	mov	r3, r1
 8011512:	18db      	adds	r3, r3, r3
 8011514:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011516:	4613      	mov	r3, r2
 8011518:	eb42 0303 	adc.w	r3, r2, r3
 801151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801151e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8011522:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8011526:	f7ef fb5f 	bl	8000be8 <__aeabi_uldivmod>
 801152a:	4602      	mov	r2, r0
 801152c:	460b      	mov	r3, r1
 801152e:	4b0d      	ldr	r3, [pc, #52]	@ (8011564 <UART_SetConfig+0x2d4>)
 8011530:	fba3 1302 	umull	r1, r3, r3, r2
 8011534:	095b      	lsrs	r3, r3, #5
 8011536:	2164      	movs	r1, #100	@ 0x64
 8011538:	fb01 f303 	mul.w	r3, r1, r3
 801153c:	1ad3      	subs	r3, r2, r3
 801153e:	00db      	lsls	r3, r3, #3
 8011540:	3332      	adds	r3, #50	@ 0x32
 8011542:	4a08      	ldr	r2, [pc, #32]	@ (8011564 <UART_SetConfig+0x2d4>)
 8011544:	fba2 2303 	umull	r2, r3, r2, r3
 8011548:	095b      	lsrs	r3, r3, #5
 801154a:	f003 0207 	and.w	r2, r3, #7
 801154e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	4422      	add	r2, r4
 8011556:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011558:	e106      	b.n	8011768 <UART_SetConfig+0x4d8>
 801155a:	bf00      	nop
 801155c:	40011000 	.word	0x40011000
 8011560:	40011400 	.word	0x40011400
 8011564:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011568:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801156c:	2200      	movs	r2, #0
 801156e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011572:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8011576:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801157a:	4642      	mov	r2, r8
 801157c:	464b      	mov	r3, r9
 801157e:	1891      	adds	r1, r2, r2
 8011580:	6239      	str	r1, [r7, #32]
 8011582:	415b      	adcs	r3, r3
 8011584:	627b      	str	r3, [r7, #36]	@ 0x24
 8011586:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801158a:	4641      	mov	r1, r8
 801158c:	1854      	adds	r4, r2, r1
 801158e:	4649      	mov	r1, r9
 8011590:	eb43 0501 	adc.w	r5, r3, r1
 8011594:	f04f 0200 	mov.w	r2, #0
 8011598:	f04f 0300 	mov.w	r3, #0
 801159c:	00eb      	lsls	r3, r5, #3
 801159e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80115a2:	00e2      	lsls	r2, r4, #3
 80115a4:	4614      	mov	r4, r2
 80115a6:	461d      	mov	r5, r3
 80115a8:	4643      	mov	r3, r8
 80115aa:	18e3      	adds	r3, r4, r3
 80115ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80115b0:	464b      	mov	r3, r9
 80115b2:	eb45 0303 	adc.w	r3, r5, r3
 80115b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80115ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80115be:	685b      	ldr	r3, [r3, #4]
 80115c0:	2200      	movs	r2, #0
 80115c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80115c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80115ca:	f04f 0200 	mov.w	r2, #0
 80115ce:	f04f 0300 	mov.w	r3, #0
 80115d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80115d6:	4629      	mov	r1, r5
 80115d8:	008b      	lsls	r3, r1, #2
 80115da:	4621      	mov	r1, r4
 80115dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80115e0:	4621      	mov	r1, r4
 80115e2:	008a      	lsls	r2, r1, #2
 80115e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80115e8:	f7ef fafe 	bl	8000be8 <__aeabi_uldivmod>
 80115ec:	4602      	mov	r2, r0
 80115ee:	460b      	mov	r3, r1
 80115f0:	4b60      	ldr	r3, [pc, #384]	@ (8011774 <UART_SetConfig+0x4e4>)
 80115f2:	fba3 2302 	umull	r2, r3, r3, r2
 80115f6:	095b      	lsrs	r3, r3, #5
 80115f8:	011c      	lsls	r4, r3, #4
 80115fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80115fe:	2200      	movs	r2, #0
 8011600:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011604:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8011608:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801160c:	4642      	mov	r2, r8
 801160e:	464b      	mov	r3, r9
 8011610:	1891      	adds	r1, r2, r2
 8011612:	61b9      	str	r1, [r7, #24]
 8011614:	415b      	adcs	r3, r3
 8011616:	61fb      	str	r3, [r7, #28]
 8011618:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801161c:	4641      	mov	r1, r8
 801161e:	1851      	adds	r1, r2, r1
 8011620:	6139      	str	r1, [r7, #16]
 8011622:	4649      	mov	r1, r9
 8011624:	414b      	adcs	r3, r1
 8011626:	617b      	str	r3, [r7, #20]
 8011628:	f04f 0200 	mov.w	r2, #0
 801162c:	f04f 0300 	mov.w	r3, #0
 8011630:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011634:	4659      	mov	r1, fp
 8011636:	00cb      	lsls	r3, r1, #3
 8011638:	4651      	mov	r1, sl
 801163a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801163e:	4651      	mov	r1, sl
 8011640:	00ca      	lsls	r2, r1, #3
 8011642:	4610      	mov	r0, r2
 8011644:	4619      	mov	r1, r3
 8011646:	4603      	mov	r3, r0
 8011648:	4642      	mov	r2, r8
 801164a:	189b      	adds	r3, r3, r2
 801164c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011650:	464b      	mov	r3, r9
 8011652:	460a      	mov	r2, r1
 8011654:	eb42 0303 	adc.w	r3, r2, r3
 8011658:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801165c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011660:	685b      	ldr	r3, [r3, #4]
 8011662:	2200      	movs	r2, #0
 8011664:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011666:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011668:	f04f 0200 	mov.w	r2, #0
 801166c:	f04f 0300 	mov.w	r3, #0
 8011670:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8011674:	4649      	mov	r1, r9
 8011676:	008b      	lsls	r3, r1, #2
 8011678:	4641      	mov	r1, r8
 801167a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801167e:	4641      	mov	r1, r8
 8011680:	008a      	lsls	r2, r1, #2
 8011682:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8011686:	f7ef faaf 	bl	8000be8 <__aeabi_uldivmod>
 801168a:	4602      	mov	r2, r0
 801168c:	460b      	mov	r3, r1
 801168e:	4611      	mov	r1, r2
 8011690:	4b38      	ldr	r3, [pc, #224]	@ (8011774 <UART_SetConfig+0x4e4>)
 8011692:	fba3 2301 	umull	r2, r3, r3, r1
 8011696:	095b      	lsrs	r3, r3, #5
 8011698:	2264      	movs	r2, #100	@ 0x64
 801169a:	fb02 f303 	mul.w	r3, r2, r3
 801169e:	1acb      	subs	r3, r1, r3
 80116a0:	011b      	lsls	r3, r3, #4
 80116a2:	3332      	adds	r3, #50	@ 0x32
 80116a4:	4a33      	ldr	r2, [pc, #204]	@ (8011774 <UART_SetConfig+0x4e4>)
 80116a6:	fba2 2303 	umull	r2, r3, r2, r3
 80116aa:	095b      	lsrs	r3, r3, #5
 80116ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80116b0:	441c      	add	r4, r3
 80116b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80116b6:	2200      	movs	r2, #0
 80116b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80116ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80116bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80116c0:	4642      	mov	r2, r8
 80116c2:	464b      	mov	r3, r9
 80116c4:	1891      	adds	r1, r2, r2
 80116c6:	60b9      	str	r1, [r7, #8]
 80116c8:	415b      	adcs	r3, r3
 80116ca:	60fb      	str	r3, [r7, #12]
 80116cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80116d0:	4641      	mov	r1, r8
 80116d2:	1851      	adds	r1, r2, r1
 80116d4:	6039      	str	r1, [r7, #0]
 80116d6:	4649      	mov	r1, r9
 80116d8:	414b      	adcs	r3, r1
 80116da:	607b      	str	r3, [r7, #4]
 80116dc:	f04f 0200 	mov.w	r2, #0
 80116e0:	f04f 0300 	mov.w	r3, #0
 80116e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80116e8:	4659      	mov	r1, fp
 80116ea:	00cb      	lsls	r3, r1, #3
 80116ec:	4651      	mov	r1, sl
 80116ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80116f2:	4651      	mov	r1, sl
 80116f4:	00ca      	lsls	r2, r1, #3
 80116f6:	4610      	mov	r0, r2
 80116f8:	4619      	mov	r1, r3
 80116fa:	4603      	mov	r3, r0
 80116fc:	4642      	mov	r2, r8
 80116fe:	189b      	adds	r3, r3, r2
 8011700:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011702:	464b      	mov	r3, r9
 8011704:	460a      	mov	r2, r1
 8011706:	eb42 0303 	adc.w	r3, r2, r3
 801170a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801170c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011710:	685b      	ldr	r3, [r3, #4]
 8011712:	2200      	movs	r2, #0
 8011714:	663b      	str	r3, [r7, #96]	@ 0x60
 8011716:	667a      	str	r2, [r7, #100]	@ 0x64
 8011718:	f04f 0200 	mov.w	r2, #0
 801171c:	f04f 0300 	mov.w	r3, #0
 8011720:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8011724:	4649      	mov	r1, r9
 8011726:	008b      	lsls	r3, r1, #2
 8011728:	4641      	mov	r1, r8
 801172a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801172e:	4641      	mov	r1, r8
 8011730:	008a      	lsls	r2, r1, #2
 8011732:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8011736:	f7ef fa57 	bl	8000be8 <__aeabi_uldivmod>
 801173a:	4602      	mov	r2, r0
 801173c:	460b      	mov	r3, r1
 801173e:	4b0d      	ldr	r3, [pc, #52]	@ (8011774 <UART_SetConfig+0x4e4>)
 8011740:	fba3 1302 	umull	r1, r3, r3, r2
 8011744:	095b      	lsrs	r3, r3, #5
 8011746:	2164      	movs	r1, #100	@ 0x64
 8011748:	fb01 f303 	mul.w	r3, r1, r3
 801174c:	1ad3      	subs	r3, r2, r3
 801174e:	011b      	lsls	r3, r3, #4
 8011750:	3332      	adds	r3, #50	@ 0x32
 8011752:	4a08      	ldr	r2, [pc, #32]	@ (8011774 <UART_SetConfig+0x4e4>)
 8011754:	fba2 2303 	umull	r2, r3, r2, r3
 8011758:	095b      	lsrs	r3, r3, #5
 801175a:	f003 020f 	and.w	r2, r3, #15
 801175e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	4422      	add	r2, r4
 8011766:	609a      	str	r2, [r3, #8]
}
 8011768:	bf00      	nop
 801176a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801176e:	46bd      	mov	sp, r7
 8011770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011774:	51eb851f 	.word	0x51eb851f

08011778 <__assert_func>:
 8011778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801177a:	4614      	mov	r4, r2
 801177c:	461a      	mov	r2, r3
 801177e:	4b09      	ldr	r3, [pc, #36]	@ (80117a4 <__assert_func+0x2c>)
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	4605      	mov	r5, r0
 8011784:	68d8      	ldr	r0, [r3, #12]
 8011786:	b954      	cbnz	r4, 801179e <__assert_func+0x26>
 8011788:	4b07      	ldr	r3, [pc, #28]	@ (80117a8 <__assert_func+0x30>)
 801178a:	461c      	mov	r4, r3
 801178c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011790:	9100      	str	r1, [sp, #0]
 8011792:	462b      	mov	r3, r5
 8011794:	4905      	ldr	r1, [pc, #20]	@ (80117ac <__assert_func+0x34>)
 8011796:	f000 f80d 	bl	80117b4 <fiprintf>
 801179a:	f002 fd1d 	bl	80141d8 <abort>
 801179e:	4b04      	ldr	r3, [pc, #16]	@ (80117b0 <__assert_func+0x38>)
 80117a0:	e7f4      	b.n	801178c <__assert_func+0x14>
 80117a2:	bf00      	nop
 80117a4:	200003a0 	.word	0x200003a0
 80117a8:	0801d21c 	.word	0x0801d21c
 80117ac:	0801d1ee 	.word	0x0801d1ee
 80117b0:	0801d1e1 	.word	0x0801d1e1

080117b4 <fiprintf>:
 80117b4:	b40e      	push	{r1, r2, r3}
 80117b6:	b503      	push	{r0, r1, lr}
 80117b8:	4601      	mov	r1, r0
 80117ba:	ab03      	add	r3, sp, #12
 80117bc:	4805      	ldr	r0, [pc, #20]	@ (80117d4 <fiprintf+0x20>)
 80117be:	f853 2b04 	ldr.w	r2, [r3], #4
 80117c2:	6800      	ldr	r0, [r0, #0]
 80117c4:	9301      	str	r3, [sp, #4]
 80117c6:	f001 faa5 	bl	8012d14 <_vfiprintf_r>
 80117ca:	b002      	add	sp, #8
 80117cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80117d0:	b003      	add	sp, #12
 80117d2:	4770      	bx	lr
 80117d4:	200003a0 	.word	0x200003a0

080117d8 <_vfprintf_r>:
 80117d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117dc:	b0d3      	sub	sp, #332	@ 0x14c
 80117de:	468b      	mov	fp, r1
 80117e0:	4690      	mov	r8, r2
 80117e2:	461c      	mov	r4, r3
 80117e4:	461e      	mov	r6, r3
 80117e6:	9003      	str	r0, [sp, #12]
 80117e8:	f002 fc30 	bl	801404c <_localeconv_r>
 80117ec:	6803      	ldr	r3, [r0, #0]
 80117ee:	9316      	str	r3, [sp, #88]	@ 0x58
 80117f0:	4618      	mov	r0, r3
 80117f2:	f7ee fd5d 	bl	80002b0 <strlen>
 80117f6:	9b03      	ldr	r3, [sp, #12]
 80117f8:	900d      	str	r0, [sp, #52]	@ 0x34
 80117fa:	b123      	cbz	r3, 8011806 <_vfprintf_r+0x2e>
 80117fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117fe:	b913      	cbnz	r3, 8011806 <_vfprintf_r+0x2e>
 8011800:	9803      	ldr	r0, [sp, #12]
 8011802:	f002 f889 	bl	8013918 <__sinit>
 8011806:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 801180a:	07da      	lsls	r2, r3, #31
 801180c:	d407      	bmi.n	801181e <_vfprintf_r+0x46>
 801180e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8011812:	059b      	lsls	r3, r3, #22
 8011814:	d403      	bmi.n	801181e <_vfprintf_r+0x46>
 8011816:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 801181a:	f002 fc8d 	bl	8014138 <__retarget_lock_acquire_recursive>
 801181e:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8011822:	049f      	lsls	r7, r3, #18
 8011824:	d409      	bmi.n	801183a <_vfprintf_r+0x62>
 8011826:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801182a:	f8ab 300c 	strh.w	r3, [fp, #12]
 801182e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8011832:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011836:	f8cb 3064 	str.w	r3, [fp, #100]	@ 0x64
 801183a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801183e:	071d      	lsls	r5, r3, #28
 8011840:	d502      	bpl.n	8011848 <_vfprintf_r+0x70>
 8011842:	f8db 3010 	ldr.w	r3, [fp, #16]
 8011846:	b9c3      	cbnz	r3, 801187a <_vfprintf_r+0xa2>
 8011848:	9803      	ldr	r0, [sp, #12]
 801184a:	4659      	mov	r1, fp
 801184c:	f002 faf2 	bl	8013e34 <__swsetup_r>
 8011850:	b198      	cbz	r0, 801187a <_vfprintf_r+0xa2>
 8011852:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8011856:	07d8      	lsls	r0, r3, #31
 8011858:	d506      	bpl.n	8011868 <_vfprintf_r+0x90>
 801185a:	f04f 33ff 	mov.w	r3, #4294967295
 801185e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011860:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8011862:	b053      	add	sp, #332	@ 0x14c
 8011864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011868:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801186c:	0599      	lsls	r1, r3, #22
 801186e:	d4f4      	bmi.n	801185a <_vfprintf_r+0x82>
 8011870:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8011874:	f002 fc61 	bl	801413a <__retarget_lock_release_recursive>
 8011878:	e7ef      	b.n	801185a <_vfprintf_r+0x82>
 801187a:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 801187e:	f003 021a 	and.w	r2, r3, #26
 8011882:	2a0a      	cmp	r2, #10
 8011884:	d116      	bne.n	80118b4 <_vfprintf_r+0xdc>
 8011886:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 801188a:	2a00      	cmp	r2, #0
 801188c:	db12      	blt.n	80118b4 <_vfprintf_r+0xdc>
 801188e:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 8011892:	07d2      	lsls	r2, r2, #31
 8011894:	d405      	bmi.n	80118a2 <_vfprintf_r+0xca>
 8011896:	059b      	lsls	r3, r3, #22
 8011898:	d403      	bmi.n	80118a2 <_vfprintf_r+0xca>
 801189a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 801189e:	f002 fc4c 	bl	801413a <__retarget_lock_release_recursive>
 80118a2:	9803      	ldr	r0, [sp, #12]
 80118a4:	4623      	mov	r3, r4
 80118a6:	4642      	mov	r2, r8
 80118a8:	4659      	mov	r1, fp
 80118aa:	b053      	add	sp, #332	@ 0x14c
 80118ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b0:	f001 b9be 	b.w	8012c30 <__sbprintf>
 80118b4:	ed9f 7b92 	vldr	d7, [pc, #584]	@ 8011b00 <_vfprintf_r+0x328>
 80118b8:	2300      	movs	r3, #0
 80118ba:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 80118be:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80118c2:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 80118c6:	ac29      	add	r4, sp, #164	@ 0xa4
 80118c8:	9426      	str	r4, [sp, #152]	@ 0x98
 80118ca:	9304      	str	r3, [sp, #16]
 80118cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80118ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80118d0:	9317      	str	r3, [sp, #92]	@ 0x5c
 80118d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80118d4:	4643      	mov	r3, r8
 80118d6:	461d      	mov	r5, r3
 80118d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118dc:	b10a      	cbz	r2, 80118e2 <_vfprintf_r+0x10a>
 80118de:	2a25      	cmp	r2, #37	@ 0x25
 80118e0:	d1f9      	bne.n	80118d6 <_vfprintf_r+0xfe>
 80118e2:	ebb5 0708 	subs.w	r7, r5, r8
 80118e6:	d00d      	beq.n	8011904 <_vfprintf_r+0x12c>
 80118e8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80118ea:	443b      	add	r3, r7
 80118ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80118ee:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80118f0:	3301      	adds	r3, #1
 80118f2:	2b07      	cmp	r3, #7
 80118f4:	e9c4 8700 	strd	r8, r7, [r4]
 80118f8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80118fa:	dc75      	bgt.n	80119e8 <_vfprintf_r+0x210>
 80118fc:	3408      	adds	r4, #8
 80118fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011900:	443b      	add	r3, r7
 8011902:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011904:	782b      	ldrb	r3, [r5, #0]
 8011906:	2b00      	cmp	r3, #0
 8011908:	f001 814f 	beq.w	8012baa <_vfprintf_r+0x13d2>
 801190c:	2200      	movs	r2, #0
 801190e:	1c6b      	adds	r3, r5, #1
 8011910:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8011914:	f04f 39ff 	mov.w	r9, #4294967295
 8011918:	920e      	str	r2, [sp, #56]	@ 0x38
 801191a:	4615      	mov	r5, r2
 801191c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011920:	9206      	str	r2, [sp, #24]
 8011922:	930c      	str	r3, [sp, #48]	@ 0x30
 8011924:	9b06      	ldr	r3, [sp, #24]
 8011926:	3b20      	subs	r3, #32
 8011928:	2b5a      	cmp	r3, #90	@ 0x5a
 801192a:	f200 85aa 	bhi.w	8012482 <_vfprintf_r+0xcaa>
 801192e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8011932:	009d      	.short	0x009d
 8011934:	05a805a8 	.word	0x05a805a8
 8011938:	05a800a5 	.word	0x05a800a5
 801193c:	05a805a8 	.word	0x05a805a8
 8011940:	05a80085 	.word	0x05a80085
 8011944:	00a805a8 	.word	0x00a805a8
 8011948:	05a800b2 	.word	0x05a800b2
 801194c:	00b400af 	.word	0x00b400af
 8011950:	00ce05a8 	.word	0x00ce05a8
 8011954:	00d100d1 	.word	0x00d100d1
 8011958:	00d100d1 	.word	0x00d100d1
 801195c:	00d100d1 	.word	0x00d100d1
 8011960:	00d100d1 	.word	0x00d100d1
 8011964:	05a800d1 	.word	0x05a800d1
 8011968:	05a805a8 	.word	0x05a805a8
 801196c:	05a805a8 	.word	0x05a805a8
 8011970:	05a805a8 	.word	0x05a805a8
 8011974:	05a80146 	.word	0x05a80146
 8011978:	011a0107 	.word	0x011a0107
 801197c:	01460146 	.word	0x01460146
 8011980:	05a80146 	.word	0x05a80146
 8011984:	05a805a8 	.word	0x05a805a8
 8011988:	00e205a8 	.word	0x00e205a8
 801198c:	05a805a8 	.word	0x05a805a8
 8011990:	05a804a3 	.word	0x05a804a3
 8011994:	05a805a8 	.word	0x05a805a8
 8011998:	05a804ed 	.word	0x05a804ed
 801199c:	05a8050e 	.word	0x05a8050e
 80119a0:	053005a8 	.word	0x053005a8
 80119a4:	05a805a8 	.word	0x05a805a8
 80119a8:	05a805a8 	.word	0x05a805a8
 80119ac:	05a805a8 	.word	0x05a805a8
 80119b0:	05a805a8 	.word	0x05a805a8
 80119b4:	05a80146 	.word	0x05a80146
 80119b8:	011c0107 	.word	0x011c0107
 80119bc:	01460146 	.word	0x01460146
 80119c0:	00ed0146 	.word	0x00ed0146
 80119c4:	0101011c 	.word	0x0101011c
 80119c8:	00fa05a8 	.word	0x00fa05a8
 80119cc:	048705a8 	.word	0x048705a8
 80119d0:	04dc04a5 	.word	0x04dc04a5
 80119d4:	05a80101 	.word	0x05a80101
 80119d8:	009b04ed 	.word	0x009b04ed
 80119dc:	05a80510 	.word	0x05a80510
 80119e0:	006505a8 	.word	0x006505a8
 80119e4:	009b05a8 	.word	0x009b05a8
 80119e8:	9803      	ldr	r0, [sp, #12]
 80119ea:	aa26      	add	r2, sp, #152	@ 0x98
 80119ec:	4659      	mov	r1, fp
 80119ee:	f001 f95f 	bl	8012cb0 <__sprint_r>
 80119f2:	2800      	cmp	r0, #0
 80119f4:	f040 814d 	bne.w	8011c92 <_vfprintf_r+0x4ba>
 80119f8:	ac29      	add	r4, sp, #164	@ 0xa4
 80119fa:	e780      	b.n	80118fe <_vfprintf_r+0x126>
 80119fc:	4b42      	ldr	r3, [pc, #264]	@ (8011b08 <_vfprintf_r+0x330>)
 80119fe:	9319      	str	r3, [sp, #100]	@ 0x64
 8011a00:	f015 0320 	ands.w	r3, r5, #32
 8011a04:	f000 84c8 	beq.w	8012398 <_vfprintf_r+0xbc0>
 8011a08:	3607      	adds	r6, #7
 8011a0a:	f026 0307 	bic.w	r3, r6, #7
 8011a0e:	461a      	mov	r2, r3
 8011a10:	685f      	ldr	r7, [r3, #4]
 8011a12:	f852 6b08 	ldr.w	r6, [r2], #8
 8011a16:	9207      	str	r2, [sp, #28]
 8011a18:	07eb      	lsls	r3, r5, #31
 8011a1a:	d50a      	bpl.n	8011a32 <_vfprintf_r+0x25a>
 8011a1c:	ea56 0307 	orrs.w	r3, r6, r7
 8011a20:	d007      	beq.n	8011a32 <_vfprintf_r+0x25a>
 8011a22:	2330      	movs	r3, #48	@ 0x30
 8011a24:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8011a28:	9b06      	ldr	r3, [sp, #24]
 8011a2a:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8011a2e:	f045 0502 	orr.w	r5, r5, #2
 8011a32:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8011a36:	2302      	movs	r3, #2
 8011a38:	f000 bc2e 	b.w	8012298 <_vfprintf_r+0xac0>
 8011a3c:	9803      	ldr	r0, [sp, #12]
 8011a3e:	f002 fb05 	bl	801404c <_localeconv_r>
 8011a42:	6843      	ldr	r3, [r0, #4]
 8011a44:	9317      	str	r3, [sp, #92]	@ 0x5c
 8011a46:	4618      	mov	r0, r3
 8011a48:	f7ee fc32 	bl	80002b0 <strlen>
 8011a4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8011a4e:	9803      	ldr	r0, [sp, #12]
 8011a50:	f002 fafc 	bl	801404c <_localeconv_r>
 8011a54:	6883      	ldr	r3, [r0, #8]
 8011a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a58:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011a5a:	b12b      	cbz	r3, 8011a68 <_vfprintf_r+0x290>
 8011a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a5e:	b11b      	cbz	r3, 8011a68 <_vfprintf_r+0x290>
 8011a60:	781b      	ldrb	r3, [r3, #0]
 8011a62:	b10b      	cbz	r3, 8011a68 <_vfprintf_r+0x290>
 8011a64:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8011a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a6a:	e757      	b.n	801191c <_vfprintf_r+0x144>
 8011a6c:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d1f9      	bne.n	8011a68 <_vfprintf_r+0x290>
 8011a74:	2320      	movs	r3, #32
 8011a76:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8011a7a:	e7f5      	b.n	8011a68 <_vfprintf_r+0x290>
 8011a7c:	f045 0501 	orr.w	r5, r5, #1
 8011a80:	e7f2      	b.n	8011a68 <_vfprintf_r+0x290>
 8011a82:	f856 3b04 	ldr.w	r3, [r6], #4
 8011a86:	930e      	str	r3, [sp, #56]	@ 0x38
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	daed      	bge.n	8011a68 <_vfprintf_r+0x290>
 8011a8c:	425b      	negs	r3, r3
 8011a8e:	930e      	str	r3, [sp, #56]	@ 0x38
 8011a90:	f045 0504 	orr.w	r5, r5, #4
 8011a94:	e7e8      	b.n	8011a68 <_vfprintf_r+0x290>
 8011a96:	232b      	movs	r3, #43	@ 0x2b
 8011a98:	e7ed      	b.n	8011a76 <_vfprintf_r+0x29e>
 8011a9a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011aa0:	9206      	str	r2, [sp, #24]
 8011aa2:	2a2a      	cmp	r2, #42	@ 0x2a
 8011aa4:	d10f      	bne.n	8011ac6 <_vfprintf_r+0x2ee>
 8011aa6:	f856 2b04 	ldr.w	r2, [r6], #4
 8011aaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8011aac:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 8011ab0:	e7da      	b.n	8011a68 <_vfprintf_r+0x290>
 8011ab2:	fb01 2909 	mla	r9, r1, r9, r2
 8011ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011aba:	9206      	str	r2, [sp, #24]
 8011abc:	9a06      	ldr	r2, [sp, #24]
 8011abe:	3a30      	subs	r2, #48	@ 0x30
 8011ac0:	2a09      	cmp	r2, #9
 8011ac2:	d9f6      	bls.n	8011ab2 <_vfprintf_r+0x2da>
 8011ac4:	e72d      	b.n	8011922 <_vfprintf_r+0x14a>
 8011ac6:	f04f 0900 	mov.w	r9, #0
 8011aca:	210a      	movs	r1, #10
 8011acc:	e7f6      	b.n	8011abc <_vfprintf_r+0x2e4>
 8011ace:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8011ad2:	e7c9      	b.n	8011a68 <_vfprintf_r+0x290>
 8011ad4:	2200      	movs	r2, #0
 8011ad6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ad8:	920e      	str	r2, [sp, #56]	@ 0x38
 8011ada:	210a      	movs	r1, #10
 8011adc:	9a06      	ldr	r2, [sp, #24]
 8011ade:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8011ae0:	3a30      	subs	r2, #48	@ 0x30
 8011ae2:	fb01 2200 	mla	r2, r1, r0, r2
 8011ae6:	920e      	str	r2, [sp, #56]	@ 0x38
 8011ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011aec:	9206      	str	r2, [sp, #24]
 8011aee:	3a30      	subs	r2, #48	@ 0x30
 8011af0:	2a09      	cmp	r2, #9
 8011af2:	d9f3      	bls.n	8011adc <_vfprintf_r+0x304>
 8011af4:	e715      	b.n	8011922 <_vfprintf_r+0x14a>
 8011af6:	f045 0508 	orr.w	r5, r5, #8
 8011afa:	e7b5      	b.n	8011a68 <_vfprintf_r+0x290>
 8011afc:	f3af 8000 	nop.w
	...
 8011b08:	0801d22d 	.word	0x0801d22d
 8011b0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b0e:	781b      	ldrb	r3, [r3, #0]
 8011b10:	2b68      	cmp	r3, #104	@ 0x68
 8011b12:	bf01      	itttt	eq
 8011b14:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8011b16:	3301      	addeq	r3, #1
 8011b18:	930c      	streq	r3, [sp, #48]	@ 0x30
 8011b1a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8011b1e:	bf18      	it	ne
 8011b20:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8011b24:	e7a0      	b.n	8011a68 <_vfprintf_r+0x290>
 8011b26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b28:	781b      	ldrb	r3, [r3, #0]
 8011b2a:	2b6c      	cmp	r3, #108	@ 0x6c
 8011b2c:	d105      	bne.n	8011b3a <_vfprintf_r+0x362>
 8011b2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b30:	3301      	adds	r3, #1
 8011b32:	930c      	str	r3, [sp, #48]	@ 0x30
 8011b34:	f045 0520 	orr.w	r5, r5, #32
 8011b38:	e796      	b.n	8011a68 <_vfprintf_r+0x290>
 8011b3a:	f045 0510 	orr.w	r5, r5, #16
 8011b3e:	e793      	b.n	8011a68 <_vfprintf_r+0x290>
 8011b40:	4632      	mov	r2, r6
 8011b42:	f852 3b04 	ldr.w	r3, [r2], #4
 8011b46:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	9207      	str	r2, [sp, #28]
 8011b4e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8011b52:	469a      	mov	sl, r3
 8011b54:	f04f 0901 	mov.w	r9, #1
 8011b58:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b5a:	461f      	mov	r7, r3
 8011b5c:	9308      	str	r3, [sp, #32]
 8011b5e:	461e      	mov	r6, r3
 8011b60:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 8011b64:	e1da      	b.n	8011f1c <_vfprintf_r+0x744>
 8011b66:	f045 0510 	orr.w	r5, r5, #16
 8011b6a:	06af      	lsls	r7, r5, #26
 8011b6c:	d512      	bpl.n	8011b94 <_vfprintf_r+0x3bc>
 8011b6e:	3607      	adds	r6, #7
 8011b70:	f026 0307 	bic.w	r3, r6, #7
 8011b74:	461a      	mov	r2, r3
 8011b76:	685f      	ldr	r7, [r3, #4]
 8011b78:	f852 6b08 	ldr.w	r6, [r2], #8
 8011b7c:	9207      	str	r2, [sp, #28]
 8011b7e:	2f00      	cmp	r7, #0
 8011b80:	da06      	bge.n	8011b90 <_vfprintf_r+0x3b8>
 8011b82:	4276      	negs	r6, r6
 8011b84:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8011b88:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8011b8c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8011b90:	2301      	movs	r3, #1
 8011b92:	e384      	b.n	801229e <_vfprintf_r+0xac6>
 8011b94:	4633      	mov	r3, r6
 8011b96:	06ee      	lsls	r6, r5, #27
 8011b98:	f853 7b04 	ldr.w	r7, [r3], #4
 8011b9c:	9307      	str	r3, [sp, #28]
 8011b9e:	d502      	bpl.n	8011ba6 <_vfprintf_r+0x3ce>
 8011ba0:	463e      	mov	r6, r7
 8011ba2:	17ff      	asrs	r7, r7, #31
 8011ba4:	e7eb      	b.n	8011b7e <_vfprintf_r+0x3a6>
 8011ba6:	0668      	lsls	r0, r5, #25
 8011ba8:	d503      	bpl.n	8011bb2 <_vfprintf_r+0x3da>
 8011baa:	b23e      	sxth	r6, r7
 8011bac:	f347 37c0 	sbfx	r7, r7, #15, #1
 8011bb0:	e7e5      	b.n	8011b7e <_vfprintf_r+0x3a6>
 8011bb2:	05a9      	lsls	r1, r5, #22
 8011bb4:	d5f4      	bpl.n	8011ba0 <_vfprintf_r+0x3c8>
 8011bb6:	b27e      	sxtb	r6, r7
 8011bb8:	f347 17c0 	sbfx	r7, r7, #7, #1
 8011bbc:	e7df      	b.n	8011b7e <_vfprintf_r+0x3a6>
 8011bbe:	3607      	adds	r6, #7
 8011bc0:	f026 0307 	bic.w	r3, r6, #7
 8011bc4:	ecb3 7b02 	vldmia	r3!, {d7}
 8011bc8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011bcc:	9307      	str	r3, [sp, #28]
 8011bce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011bd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8011bd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011bd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011bd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011bda:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8011bde:	4b85      	ldr	r3, [pc, #532]	@ (8011df4 <_vfprintf_r+0x61c>)
 8011be0:	f04f 32ff 	mov.w	r2, #4294967295
 8011be4:	f7ee ffc2 	bl	8000b6c <__aeabi_dcmpun>
 8011be8:	bb10      	cbnz	r0, 8011c30 <_vfprintf_r+0x458>
 8011bea:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8011bee:	4b81      	ldr	r3, [pc, #516]	@ (8011df4 <_vfprintf_r+0x61c>)
 8011bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8011bf4:	f7ee ff9c 	bl	8000b30 <__aeabi_dcmple>
 8011bf8:	b9d0      	cbnz	r0, 8011c30 <_vfprintf_r+0x458>
 8011bfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011bfe:	2200      	movs	r2, #0
 8011c00:	2300      	movs	r3, #0
 8011c02:	f7ee ff8b 	bl	8000b1c <__aeabi_dcmplt>
 8011c06:	b110      	cbz	r0, 8011c0e <_vfprintf_r+0x436>
 8011c08:	232d      	movs	r3, #45	@ 0x2d
 8011c0a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8011c0e:	4a7a      	ldr	r2, [pc, #488]	@ (8011df8 <_vfprintf_r+0x620>)
 8011c10:	4b7a      	ldr	r3, [pc, #488]	@ (8011dfc <_vfprintf_r+0x624>)
 8011c12:	9906      	ldr	r1, [sp, #24]
 8011c14:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8011c18:	2947      	cmp	r1, #71	@ 0x47
 8011c1a:	bfd4      	ite	le
 8011c1c:	4690      	movle	r8, r2
 8011c1e:	4698      	movgt	r8, r3
 8011c20:	f04f 0a00 	mov.w	sl, #0
 8011c24:	f04f 0903 	mov.w	r9, #3
 8011c28:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8011c2c:	f000 bff8 	b.w	8012c20 <_vfprintf_r+0x1448>
 8011c30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8011c34:	4610      	mov	r0, r2
 8011c36:	4619      	mov	r1, r3
 8011c38:	f7ee ff98 	bl	8000b6c <__aeabi_dcmpun>
 8011c3c:	4682      	mov	sl, r0
 8011c3e:	b140      	cbz	r0, 8011c52 <_vfprintf_r+0x47a>
 8011c40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c42:	4a6f      	ldr	r2, [pc, #444]	@ (8011e00 <_vfprintf_r+0x628>)
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	bfbc      	itt	lt
 8011c48:	232d      	movlt	r3, #45	@ 0x2d
 8011c4a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8011c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8011e04 <_vfprintf_r+0x62c>)
 8011c50:	e7df      	b.n	8011c12 <_vfprintf_r+0x43a>
 8011c52:	9b06      	ldr	r3, [sp, #24]
 8011c54:	2b61      	cmp	r3, #97	@ 0x61
 8011c56:	d02e      	beq.n	8011cb6 <_vfprintf_r+0x4de>
 8011c58:	2b41      	cmp	r3, #65	@ 0x41
 8011c5a:	d12e      	bne.n	8011cba <_vfprintf_r+0x4e2>
 8011c5c:	2358      	movs	r3, #88	@ 0x58
 8011c5e:	2230      	movs	r2, #48	@ 0x30
 8011c60:	f1b9 0f63 	cmp.w	r9, #99	@ 0x63
 8011c64:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8011c68:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8011c6c:	f045 0502 	orr.w	r5, r5, #2
 8011c70:	f340 80ae 	ble.w	8011dd0 <_vfprintf_r+0x5f8>
 8011c74:	9803      	ldr	r0, [sp, #12]
 8011c76:	f109 0101 	add.w	r1, r9, #1
 8011c7a:	f003 fa07 	bl	801508c <_malloc_r>
 8011c7e:	4680      	mov	r8, r0
 8011c80:	2800      	cmp	r0, #0
 8011c82:	f040 80aa 	bne.w	8011dda <_vfprintf_r+0x602>
 8011c86:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8011c8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c8e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8011c92:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8011c96:	07d9      	lsls	r1, r3, #31
 8011c98:	d407      	bmi.n	8011caa <_vfprintf_r+0x4d2>
 8011c9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8011c9e:	059a      	lsls	r2, r3, #22
 8011ca0:	d403      	bmi.n	8011caa <_vfprintf_r+0x4d2>
 8011ca2:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8011ca6:	f002 fa48 	bl	801413a <__retarget_lock_release_recursive>
 8011caa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8011cae:	065b      	lsls	r3, r3, #25
 8011cb0:	f57f add6 	bpl.w	8011860 <_vfprintf_r+0x88>
 8011cb4:	e5d1      	b.n	801185a <_vfprintf_r+0x82>
 8011cb6:	2378      	movs	r3, #120	@ 0x78
 8011cb8:	e7d1      	b.n	8011c5e <_vfprintf_r+0x486>
 8011cba:	f1b9 3fff 	cmp.w	r9, #4294967295
 8011cbe:	f000 808e 	beq.w	8011dde <_vfprintf_r+0x606>
 8011cc2:	9b06      	ldr	r3, [sp, #24]
 8011cc4:	f023 0320 	bic.w	r3, r3, #32
 8011cc8:	2b47      	cmp	r3, #71	@ 0x47
 8011cca:	d105      	bne.n	8011cd8 <_vfprintf_r+0x500>
 8011ccc:	f1b9 0f00 	cmp.w	r9, #0
 8011cd0:	d102      	bne.n	8011cd8 <_vfprintf_r+0x500>
 8011cd2:	46ca      	mov	sl, r9
 8011cd4:	f04f 0901 	mov.w	r9, #1
 8011cd8:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8011cdc:	9311      	str	r3, [sp, #68]	@ 0x44
 8011cde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	da7f      	bge.n	8011de4 <_vfprintf_r+0x60c>
 8011ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ce6:	9314      	str	r3, [sp, #80]	@ 0x50
 8011ce8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011cea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011cee:	9315      	str	r3, [sp, #84]	@ 0x54
 8011cf0:	232d      	movs	r3, #45	@ 0x2d
 8011cf2:	931c      	str	r3, [sp, #112]	@ 0x70
 8011cf4:	9b06      	ldr	r3, [sp, #24]
 8011cf6:	f023 0320 	bic.w	r3, r3, #32
 8011cfa:	2b41      	cmp	r3, #65	@ 0x41
 8011cfc:	9308      	str	r3, [sp, #32]
 8011cfe:	f040 81e7 	bne.w	80120d0 <_vfprintf_r+0x8f8>
 8011d02:	a820      	add	r0, sp, #128	@ 0x80
 8011d04:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8011d08:	f002 fa26 	bl	8014158 <frexp>
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011d12:	ec51 0b10 	vmov	r0, r1, d0
 8011d16:	f7ee fc8f 	bl	8000638 <__aeabi_dmul>
 8011d1a:	4602      	mov	r2, r0
 8011d1c:	460b      	mov	r3, r1
 8011d1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d22:	2200      	movs	r2, #0
 8011d24:	2300      	movs	r3, #0
 8011d26:	f7ee feef 	bl	8000b08 <__aeabi_dcmpeq>
 8011d2a:	b108      	cbz	r0, 8011d30 <_vfprintf_r+0x558>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	9320      	str	r3, [sp, #128]	@ 0x80
 8011d30:	4a35      	ldr	r2, [pc, #212]	@ (8011e08 <_vfprintf_r+0x630>)
 8011d32:	4b36      	ldr	r3, [pc, #216]	@ (8011e0c <_vfprintf_r+0x634>)
 8011d34:	9906      	ldr	r1, [sp, #24]
 8011d36:	2961      	cmp	r1, #97	@ 0x61
 8011d38:	bf18      	it	ne
 8011d3a:	461a      	movne	r2, r3
 8011d3c:	9210      	str	r2, [sp, #64]	@ 0x40
 8011d3e:	f109 37ff 	add.w	r7, r9, #4294967295
 8011d42:	4646      	mov	r6, r8
 8011d44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d48:	4b31      	ldr	r3, [pc, #196]	@ (8011e10 <_vfprintf_r+0x638>)
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	f7ee fc74 	bl	8000638 <__aeabi_dmul>
 8011d50:	4602      	mov	r2, r0
 8011d52:	460b      	mov	r3, r1
 8011d54:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d58:	f7ee ff1e 	bl	8000b98 <__aeabi_d2iz>
 8011d5c:	9013      	str	r0, [sp, #76]	@ 0x4c
 8011d5e:	f7ee fc01 	bl	8000564 <__aeabi_i2d>
 8011d62:	4602      	mov	r2, r0
 8011d64:	460b      	mov	r3, r1
 8011d66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d6a:	f7ee faad 	bl	80002c8 <__aeabi_dsub>
 8011d6e:	4602      	mov	r2, r0
 8011d70:	460b      	mov	r3, r1
 8011d72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011d78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d7a:	5c9b      	ldrb	r3, [r3, r2]
 8011d7c:	f806 3b01 	strb.w	r3, [r6], #1
 8011d80:	1c7a      	adds	r2, r7, #1
 8011d82:	d006      	beq.n	8011d92 <_vfprintf_r+0x5ba>
 8011d84:	1e7b      	subs	r3, r7, #1
 8011d86:	931d      	str	r3, [sp, #116]	@ 0x74
 8011d88:	2200      	movs	r2, #0
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	f7ee febc 	bl	8000b08 <__aeabi_dcmpeq>
 8011d90:	b370      	cbz	r0, 8011df0 <_vfprintf_r+0x618>
 8011d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d96:	4b1f      	ldr	r3, [pc, #124]	@ (8011e14 <_vfprintf_r+0x63c>)
 8011d98:	2200      	movs	r2, #0
 8011d9a:	f7ee fedd 	bl	8000b58 <__aeabi_dcmpgt>
 8011d9e:	2800      	cmp	r0, #0
 8011da0:	d13a      	bne.n	8011e18 <_vfprintf_r+0x640>
 8011da2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011da6:	4b1b      	ldr	r3, [pc, #108]	@ (8011e14 <_vfprintf_r+0x63c>)
 8011da8:	2200      	movs	r2, #0
 8011daa:	f7ee fead 	bl	8000b08 <__aeabi_dcmpeq>
 8011dae:	b110      	cbz	r0, 8011db6 <_vfprintf_r+0x5de>
 8011db0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011db2:	07db      	lsls	r3, r3, #31
 8011db4:	d430      	bmi.n	8011e18 <_vfprintf_r+0x640>
 8011db6:	4633      	mov	r3, r6
 8011db8:	19f1      	adds	r1, r6, r7
 8011dba:	2030      	movs	r0, #48	@ 0x30
 8011dbc:	1aca      	subs	r2, r1, r3
 8011dbe:	2a00      	cmp	r2, #0
 8011dc0:	f280 8183 	bge.w	80120ca <_vfprintf_r+0x8f2>
 8011dc4:	1c7b      	adds	r3, r7, #1
 8011dc6:	3701      	adds	r7, #1
 8011dc8:	bfb8      	it	lt
 8011dca:	2300      	movlt	r3, #0
 8011dcc:	441e      	add	r6, r3
 8011dce:	e037      	b.n	8011e40 <_vfprintf_r+0x668>
 8011dd0:	f04f 0a00 	mov.w	sl, #0
 8011dd4:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 8011dd8:	e77e      	b.n	8011cd8 <_vfprintf_r+0x500>
 8011dda:	4682      	mov	sl, r0
 8011ddc:	e77c      	b.n	8011cd8 <_vfprintf_r+0x500>
 8011dde:	f04f 0906 	mov.w	r9, #6
 8011de2:	e779      	b.n	8011cd8 <_vfprintf_r+0x500>
 8011de4:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8011de8:	2300      	movs	r3, #0
 8011dea:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8011dee:	e780      	b.n	8011cf2 <_vfprintf_r+0x51a>
 8011df0:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8011df2:	e7a7      	b.n	8011d44 <_vfprintf_r+0x56c>
 8011df4:	7fefffff 	.word	0x7fefffff
 8011df8:	0801d21d 	.word	0x0801d21d
 8011dfc:	0801d221 	.word	0x0801d221
 8011e00:	0801d225 	.word	0x0801d225
 8011e04:	0801d229 	.word	0x0801d229
 8011e08:	0801d22d 	.word	0x0801d22d
 8011e0c:	0801d23e 	.word	0x0801d23e
 8011e10:	40300000 	.word	0x40300000
 8011e14:	3fe00000 	.word	0x3fe00000
 8011e18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011e1a:	9624      	str	r6, [sp, #144]	@ 0x90
 8011e1c:	7bd9      	ldrb	r1, [r3, #15]
 8011e1e:	2030      	movs	r0, #48	@ 0x30
 8011e20:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011e22:	1e53      	subs	r3, r2, #1
 8011e24:	9324      	str	r3, [sp, #144]	@ 0x90
 8011e26:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8011e2a:	428b      	cmp	r3, r1
 8011e2c:	f000 814a 	beq.w	80120c4 <_vfprintf_r+0x8ec>
 8011e30:	2b39      	cmp	r3, #57	@ 0x39
 8011e32:	bf0b      	itete	eq
 8011e34:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8011e36:	3301      	addne	r3, #1
 8011e38:	7a9b      	ldrbeq	r3, [r3, #10]
 8011e3a:	b2db      	uxtbne	r3, r3
 8011e3c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011e40:	eba6 0308 	sub.w	r3, r6, r8
 8011e44:	9304      	str	r3, [sp, #16]
 8011e46:	9b08      	ldr	r3, [sp, #32]
 8011e48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011e4a:	2b47      	cmp	r3, #71	@ 0x47
 8011e4c:	f040 8189 	bne.w	8012162 <_vfprintf_r+0x98a>
 8011e50:	1cf1      	adds	r1, r6, #3
 8011e52:	db02      	blt.n	8011e5a <_vfprintf_r+0x682>
 8011e54:	45b1      	cmp	r9, r6
 8011e56:	f280 81a7 	bge.w	80121a8 <_vfprintf_r+0x9d0>
 8011e5a:	9b06      	ldr	r3, [sp, #24]
 8011e5c:	3b02      	subs	r3, #2
 8011e5e:	9306      	str	r3, [sp, #24]
 8011e60:	9906      	ldr	r1, [sp, #24]
 8011e62:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8011e66:	f021 0120 	bic.w	r1, r1, #32
 8011e6a:	2941      	cmp	r1, #65	@ 0x41
 8011e6c:	bf08      	it	eq
 8011e6e:	320f      	addeq	r2, #15
 8011e70:	f106 33ff 	add.w	r3, r6, #4294967295
 8011e74:	bf06      	itte	eq
 8011e76:	b2d2      	uxtbeq	r2, r2
 8011e78:	2101      	moveq	r1, #1
 8011e7a:	2100      	movne	r1, #0
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	9320      	str	r3, [sp, #128]	@ 0x80
 8011e80:	bfb8      	it	lt
 8011e82:	f1c6 0301 	rsblt	r3, r6, #1
 8011e86:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8011e8a:	bfb4      	ite	lt
 8011e8c:	222d      	movlt	r2, #45	@ 0x2d
 8011e8e:	222b      	movge	r2, #43	@ 0x2b
 8011e90:	2b09      	cmp	r3, #9
 8011e92:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8011e96:	f340 817a 	ble.w	801218e <_vfprintf_r+0x9b6>
 8011e9a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8011e9e:	270a      	movs	r7, #10
 8011ea0:	4602      	mov	r2, r0
 8011ea2:	fbb3 f6f7 	udiv	r6, r3, r7
 8011ea6:	fb07 3116 	mls	r1, r7, r6, r3
 8011eaa:	3130      	adds	r1, #48	@ 0x30
 8011eac:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011eb0:	4619      	mov	r1, r3
 8011eb2:	2963      	cmp	r1, #99	@ 0x63
 8011eb4:	f100 30ff 	add.w	r0, r0, #4294967295
 8011eb8:	4633      	mov	r3, r6
 8011eba:	dcf1      	bgt.n	8011ea0 <_vfprintf_r+0x6c8>
 8011ebc:	3330      	adds	r3, #48	@ 0x30
 8011ebe:	1e91      	subs	r1, r2, #2
 8011ec0:	f800 3c01 	strb.w	r3, [r0, #-1]
 8011ec4:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8011ec8:	460b      	mov	r3, r1
 8011eca:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8011ece:	4283      	cmp	r3, r0
 8011ed0:	f0c0 8158 	bcc.w	8012184 <_vfprintf_r+0x9ac>
 8011ed4:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8011ed8:	1a9b      	subs	r3, r3, r2
 8011eda:	4281      	cmp	r1, r0
 8011edc:	bf88      	it	hi
 8011ede:	2300      	movhi	r3, #0
 8011ee0:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8011ee4:	441a      	add	r2, r3
 8011ee6:	ab22      	add	r3, sp, #136	@ 0x88
 8011ee8:	1ad3      	subs	r3, r2, r3
 8011eea:	9a04      	ldr	r2, [sp, #16]
 8011eec:	9318      	str	r3, [sp, #96]	@ 0x60
 8011eee:	2a01      	cmp	r2, #1
 8011ef0:	eb03 0902 	add.w	r9, r3, r2
 8011ef4:	dc01      	bgt.n	8011efa <_vfprintf_r+0x722>
 8011ef6:	07ea      	lsls	r2, r5, #31
 8011ef8:	d501      	bpl.n	8011efe <_vfprintf_r+0x726>
 8011efa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011efc:	4499      	add	r9, r3
 8011efe:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8011f02:	2700      	movs	r7, #0
 8011f04:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8011f08:	9311      	str	r3, [sp, #68]	@ 0x44
 8011f0a:	9708      	str	r7, [sp, #32]
 8011f0c:	463e      	mov	r6, r7
 8011f0e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	f040 8191 	bne.w	8012238 <_vfprintf_r+0xa60>
 8011f16:	2300      	movs	r3, #0
 8011f18:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8011f1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8011f1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011f1e:	454b      	cmp	r3, r9
 8011f20:	bfb8      	it	lt
 8011f22:	464b      	movlt	r3, r9
 8011f24:	9311      	str	r3, [sp, #68]	@ 0x44
 8011f26:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8011f2a:	b113      	cbz	r3, 8011f32 <_vfprintf_r+0x75a>
 8011f2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011f2e:	3301      	adds	r3, #1
 8011f30:	9311      	str	r3, [sp, #68]	@ 0x44
 8011f32:	f015 0302 	ands.w	r3, r5, #2
 8011f36:	931c      	str	r3, [sp, #112]	@ 0x70
 8011f38:	bf1e      	ittt	ne
 8011f3a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8011f3c:	3302      	addne	r3, #2
 8011f3e:	9311      	strne	r3, [sp, #68]	@ 0x44
 8011f40:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8011f44:	931d      	str	r3, [sp, #116]	@ 0x74
 8011f46:	d122      	bne.n	8011f8e <_vfprintf_r+0x7b6>
 8011f48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f4a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011f4c:	1a9b      	subs	r3, r3, r2
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011f52:	dd1c      	ble.n	8011f8e <_vfprintf_r+0x7b6>
 8011f54:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8011f56:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8011f5a:	2810      	cmp	r0, #16
 8011f5c:	489f      	ldr	r0, [pc, #636]	@ (80121dc <_vfprintf_r+0xa04>)
 8011f5e:	6020      	str	r0, [r4, #0]
 8011f60:	f102 0201 	add.w	r2, r2, #1
 8011f64:	f104 0108 	add.w	r1, r4, #8
 8011f68:	f300 8297 	bgt.w	801249a <_vfprintf_r+0xcc2>
 8011f6c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8011f6e:	6060      	str	r0, [r4, #4]
 8011f70:	4403      	add	r3, r0
 8011f72:	2a07      	cmp	r2, #7
 8011f74:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8011f78:	f340 82a4 	ble.w	80124c4 <_vfprintf_r+0xcec>
 8011f7c:	9803      	ldr	r0, [sp, #12]
 8011f7e:	aa26      	add	r2, sp, #152	@ 0x98
 8011f80:	4659      	mov	r1, fp
 8011f82:	f000 fe95 	bl	8012cb0 <__sprint_r>
 8011f86:	2800      	cmp	r0, #0
 8011f88:	f040 85ed 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8011f8c:	ac29      	add	r4, sp, #164	@ 0xa4
 8011f8e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8011f92:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011f94:	b16a      	cbz	r2, 8011fb2 <_vfprintf_r+0x7da>
 8011f96:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8011f9a:	6022      	str	r2, [r4, #0]
 8011f9c:	2201      	movs	r2, #1
 8011f9e:	4413      	add	r3, r2
 8011fa0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011fa2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011fa4:	6062      	str	r2, [r4, #4]
 8011fa6:	4413      	add	r3, r2
 8011fa8:	2b07      	cmp	r3, #7
 8011faa:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011fac:	f300 828c 	bgt.w	80124c8 <_vfprintf_r+0xcf0>
 8011fb0:	3408      	adds	r4, #8
 8011fb2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011fb4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011fb6:	b162      	cbz	r2, 8011fd2 <_vfprintf_r+0x7fa>
 8011fb8:	aa1f      	add	r2, sp, #124	@ 0x7c
 8011fba:	6022      	str	r2, [r4, #0]
 8011fbc:	2202      	movs	r2, #2
 8011fbe:	4413      	add	r3, r2
 8011fc0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011fc2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011fc4:	6062      	str	r2, [r4, #4]
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	2b07      	cmp	r3, #7
 8011fca:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011fcc:	f300 8286 	bgt.w	80124dc <_vfprintf_r+0xd04>
 8011fd0:	3408      	adds	r4, #8
 8011fd2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011fd4:	2b80      	cmp	r3, #128	@ 0x80
 8011fd6:	d122      	bne.n	801201e <_vfprintf_r+0x846>
 8011fd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011fda:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011fdc:	1a9b      	subs	r3, r3, r2
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011fe2:	dd1c      	ble.n	801201e <_vfprintf_r+0x846>
 8011fe4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8011fe6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8011fea:	2810      	cmp	r0, #16
 8011fec:	487c      	ldr	r0, [pc, #496]	@ (80121e0 <_vfprintf_r+0xa08>)
 8011fee:	6020      	str	r0, [r4, #0]
 8011ff0:	f102 0201 	add.w	r2, r2, #1
 8011ff4:	f104 0108 	add.w	r1, r4, #8
 8011ff8:	f300 827a 	bgt.w	80124f0 <_vfprintf_r+0xd18>
 8011ffc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8011ffe:	6060      	str	r0, [r4, #4]
 8012000:	4403      	add	r3, r0
 8012002:	2a07      	cmp	r2, #7
 8012004:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8012008:	f340 8287 	ble.w	801251a <_vfprintf_r+0xd42>
 801200c:	9803      	ldr	r0, [sp, #12]
 801200e:	aa26      	add	r2, sp, #152	@ 0x98
 8012010:	4659      	mov	r1, fp
 8012012:	f000 fe4d 	bl	8012cb0 <__sprint_r>
 8012016:	2800      	cmp	r0, #0
 8012018:	f040 85a5 	bne.w	8012b66 <_vfprintf_r+0x138e>
 801201c:	ac29      	add	r4, sp, #164	@ 0xa4
 801201e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012020:	eba3 0309 	sub.w	r3, r3, r9
 8012024:	2b00      	cmp	r3, #0
 8012026:	9310      	str	r3, [sp, #64]	@ 0x40
 8012028:	dd1c      	ble.n	8012064 <_vfprintf_r+0x88c>
 801202a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801202c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8012030:	2810      	cmp	r0, #16
 8012032:	486b      	ldr	r0, [pc, #428]	@ (80121e0 <_vfprintf_r+0xa08>)
 8012034:	6020      	str	r0, [r4, #0]
 8012036:	f102 0201 	add.w	r2, r2, #1
 801203a:	f104 0108 	add.w	r1, r4, #8
 801203e:	f300 826e 	bgt.w	801251e <_vfprintf_r+0xd46>
 8012042:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8012044:	6060      	str	r0, [r4, #4]
 8012046:	4403      	add	r3, r0
 8012048:	2a07      	cmp	r2, #7
 801204a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801204e:	f340 827b 	ble.w	8012548 <_vfprintf_r+0xd70>
 8012052:	9803      	ldr	r0, [sp, #12]
 8012054:	aa26      	add	r2, sp, #152	@ 0x98
 8012056:	4659      	mov	r1, fp
 8012058:	f000 fe2a 	bl	8012cb0 <__sprint_r>
 801205c:	2800      	cmp	r0, #0
 801205e:	f040 8582 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012062:	ac29      	add	r4, sp, #164	@ 0xa4
 8012064:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012066:	9310      	str	r3, [sp, #64]	@ 0x40
 8012068:	05e8      	lsls	r0, r5, #23
 801206a:	f100 8273 	bmi.w	8012554 <_vfprintf_r+0xd7c>
 801206e:	444b      	add	r3, r9
 8012070:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012072:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012074:	3301      	adds	r3, #1
 8012076:	2b07      	cmp	r3, #7
 8012078:	e9c4 8900 	strd	r8, r9, [r4]
 801207c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801207e:	f300 82af 	bgt.w	80125e0 <_vfprintf_r+0xe08>
 8012082:	3408      	adds	r4, #8
 8012084:	0768      	lsls	r0, r5, #29
 8012086:	f100 8550 	bmi.w	8012b2a <_vfprintf_r+0x1352>
 801208a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801208e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012090:	428a      	cmp	r2, r1
 8012092:	bfac      	ite	ge
 8012094:	189b      	addge	r3, r3, r2
 8012096:	185b      	addlt	r3, r3, r1
 8012098:	930f      	str	r3, [sp, #60]	@ 0x3c
 801209a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801209c:	b13b      	cbz	r3, 80120ae <_vfprintf_r+0x8d6>
 801209e:	9803      	ldr	r0, [sp, #12]
 80120a0:	aa26      	add	r2, sp, #152	@ 0x98
 80120a2:	4659      	mov	r1, fp
 80120a4:	f000 fe04 	bl	8012cb0 <__sprint_r>
 80120a8:	2800      	cmp	r0, #0
 80120aa:	f040 855c 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80120ae:	2300      	movs	r3, #0
 80120b0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80120b2:	f1ba 0f00 	cmp.w	sl, #0
 80120b6:	f040 8572 	bne.w	8012b9e <_vfprintf_r+0x13c6>
 80120ba:	9e07      	ldr	r6, [sp, #28]
 80120bc:	ac29      	add	r4, sp, #164	@ 0xa4
 80120be:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80120c2:	e407      	b.n	80118d4 <_vfprintf_r+0xfc>
 80120c4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80120c8:	e6aa      	b.n	8011e20 <_vfprintf_r+0x648>
 80120ca:	f803 0b01 	strb.w	r0, [r3], #1
 80120ce:	e675      	b.n	8011dbc <_vfprintf_r+0x5e4>
 80120d0:	9b08      	ldr	r3, [sp, #32]
 80120d2:	2b46      	cmp	r3, #70	@ 0x46
 80120d4:	d005      	beq.n	80120e2 <_vfprintf_r+0x90a>
 80120d6:	2b45      	cmp	r3, #69	@ 0x45
 80120d8:	d11a      	bne.n	8012110 <_vfprintf_r+0x938>
 80120da:	f109 0601 	add.w	r6, r9, #1
 80120de:	2102      	movs	r1, #2
 80120e0:	e001      	b.n	80120e6 <_vfprintf_r+0x90e>
 80120e2:	464e      	mov	r6, r9
 80120e4:	2103      	movs	r1, #3
 80120e6:	ab24      	add	r3, sp, #144	@ 0x90
 80120e8:	9301      	str	r3, [sp, #4]
 80120ea:	ab21      	add	r3, sp, #132	@ 0x84
 80120ec:	9300      	str	r3, [sp, #0]
 80120ee:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80120f2:	ab20      	add	r3, sp, #128	@ 0x80
 80120f4:	9803      	ldr	r0, [sp, #12]
 80120f6:	4632      	mov	r2, r6
 80120f8:	f002 f906 	bl	8014308 <_dtoa_r>
 80120fc:	9b08      	ldr	r3, [sp, #32]
 80120fe:	2b47      	cmp	r3, #71	@ 0x47
 8012100:	4680      	mov	r8, r0
 8012102:	d119      	bne.n	8012138 <_vfprintf_r+0x960>
 8012104:	07e8      	lsls	r0, r5, #31
 8012106:	d405      	bmi.n	8012114 <_vfprintf_r+0x93c>
 8012108:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801210a:	eba3 0308 	sub.w	r3, r3, r8
 801210e:	e699      	b.n	8011e44 <_vfprintf_r+0x66c>
 8012110:	464e      	mov	r6, r9
 8012112:	e7e4      	b.n	80120de <_vfprintf_r+0x906>
 8012114:	eb08 0706 	add.w	r7, r8, r6
 8012118:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 801211c:	2200      	movs	r2, #0
 801211e:	2300      	movs	r3, #0
 8012120:	f7ee fcf2 	bl	8000b08 <__aeabi_dcmpeq>
 8012124:	b100      	cbz	r0, 8012128 <_vfprintf_r+0x950>
 8012126:	9724      	str	r7, [sp, #144]	@ 0x90
 8012128:	2230      	movs	r2, #48	@ 0x30
 801212a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801212c:	429f      	cmp	r7, r3
 801212e:	d9eb      	bls.n	8012108 <_vfprintf_r+0x930>
 8012130:	1c59      	adds	r1, r3, #1
 8012132:	9124      	str	r1, [sp, #144]	@ 0x90
 8012134:	701a      	strb	r2, [r3, #0]
 8012136:	e7f8      	b.n	801212a <_vfprintf_r+0x952>
 8012138:	9b08      	ldr	r3, [sp, #32]
 801213a:	2b46      	cmp	r3, #70	@ 0x46
 801213c:	eb00 0706 	add.w	r7, r0, r6
 8012140:	d1ea      	bne.n	8012118 <_vfprintf_r+0x940>
 8012142:	7803      	ldrb	r3, [r0, #0]
 8012144:	2b30      	cmp	r3, #48	@ 0x30
 8012146:	d109      	bne.n	801215c <_vfprintf_r+0x984>
 8012148:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 801214c:	2200      	movs	r2, #0
 801214e:	2300      	movs	r3, #0
 8012150:	f7ee fcda 	bl	8000b08 <__aeabi_dcmpeq>
 8012154:	b910      	cbnz	r0, 801215c <_vfprintf_r+0x984>
 8012156:	f1c6 0601 	rsb	r6, r6, #1
 801215a:	9620      	str	r6, [sp, #128]	@ 0x80
 801215c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801215e:	441f      	add	r7, r3
 8012160:	e7da      	b.n	8012118 <_vfprintf_r+0x940>
 8012162:	9b08      	ldr	r3, [sp, #32]
 8012164:	2b46      	cmp	r3, #70	@ 0x46
 8012166:	f47f ae7b 	bne.w	8011e60 <_vfprintf_r+0x688>
 801216a:	f005 0301 	and.w	r3, r5, #1
 801216e:	2e00      	cmp	r6, #0
 8012170:	ea43 0309 	orr.w	r3, r3, r9
 8012174:	dd25      	ble.n	80121c2 <_vfprintf_r+0x9ea>
 8012176:	b37b      	cbz	r3, 80121d8 <_vfprintf_r+0xa00>
 8012178:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801217a:	18f3      	adds	r3, r6, r3
 801217c:	4499      	add	r9, r3
 801217e:	2366      	movs	r3, #102	@ 0x66
 8012180:	9306      	str	r3, [sp, #24]
 8012182:	e033      	b.n	80121ec <_vfprintf_r+0xa14>
 8012184:	f813 7b01 	ldrb.w	r7, [r3], #1
 8012188:	f806 7f01 	strb.w	r7, [r6, #1]!
 801218c:	e69f      	b.n	8011ece <_vfprintf_r+0x6f6>
 801218e:	b941      	cbnz	r1, 80121a2 <_vfprintf_r+0x9ca>
 8012190:	2230      	movs	r2, #48	@ 0x30
 8012192:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8012196:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 801219a:	3330      	adds	r3, #48	@ 0x30
 801219c:	f802 3b01 	strb.w	r3, [r2], #1
 80121a0:	e6a1      	b.n	8011ee6 <_vfprintf_r+0x70e>
 80121a2:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80121a6:	e7f8      	b.n	801219a <_vfprintf_r+0x9c2>
 80121a8:	9b04      	ldr	r3, [sp, #16]
 80121aa:	42b3      	cmp	r3, r6
 80121ac:	dd0d      	ble.n	80121ca <_vfprintf_r+0x9f2>
 80121ae:	9b04      	ldr	r3, [sp, #16]
 80121b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121b2:	2e00      	cmp	r6, #0
 80121b4:	eb03 0902 	add.w	r9, r3, r2
 80121b8:	dc0c      	bgt.n	80121d4 <_vfprintf_r+0x9fc>
 80121ba:	f1c6 0301 	rsb	r3, r6, #1
 80121be:	4499      	add	r9, r3
 80121c0:	e008      	b.n	80121d4 <_vfprintf_r+0x9fc>
 80121c2:	b17b      	cbz	r3, 80121e4 <_vfprintf_r+0xa0c>
 80121c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80121c6:	3301      	adds	r3, #1
 80121c8:	e7d8      	b.n	801217c <_vfprintf_r+0x9a4>
 80121ca:	07eb      	lsls	r3, r5, #31
 80121cc:	d521      	bpl.n	8012212 <_vfprintf_r+0xa3a>
 80121ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80121d0:	eb06 0903 	add.w	r9, r6, r3
 80121d4:	2367      	movs	r3, #103	@ 0x67
 80121d6:	e7d3      	b.n	8012180 <_vfprintf_r+0x9a8>
 80121d8:	46b1      	mov	r9, r6
 80121da:	e7d0      	b.n	801217e <_vfprintf_r+0x9a6>
 80121dc:	0801d261 	.word	0x0801d261
 80121e0:	0801d251 	.word	0x0801d251
 80121e4:	2366      	movs	r3, #102	@ 0x66
 80121e6:	9306      	str	r3, [sp, #24]
 80121e8:	f04f 0901 	mov.w	r9, #1
 80121ec:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80121f0:	9308      	str	r3, [sp, #32]
 80121f2:	d01f      	beq.n	8012234 <_vfprintf_r+0xa5c>
 80121f4:	2700      	movs	r7, #0
 80121f6:	2e00      	cmp	r6, #0
 80121f8:	9708      	str	r7, [sp, #32]
 80121fa:	f77f ae88 	ble.w	8011f0e <_vfprintf_r+0x736>
 80121fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012200:	781b      	ldrb	r3, [r3, #0]
 8012202:	2bff      	cmp	r3, #255	@ 0xff
 8012204:	d107      	bne.n	8012216 <_vfprintf_r+0xa3e>
 8012206:	9b08      	ldr	r3, [sp, #32]
 8012208:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801220a:	443b      	add	r3, r7
 801220c:	fb02 9903 	mla	r9, r2, r3, r9
 8012210:	e67d      	b.n	8011f0e <_vfprintf_r+0x736>
 8012212:	46b1      	mov	r9, r6
 8012214:	e7de      	b.n	80121d4 <_vfprintf_r+0x9fc>
 8012216:	42b3      	cmp	r3, r6
 8012218:	daf5      	bge.n	8012206 <_vfprintf_r+0xa2e>
 801221a:	1af6      	subs	r6, r6, r3
 801221c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801221e:	785b      	ldrb	r3, [r3, #1]
 8012220:	b133      	cbz	r3, 8012230 <_vfprintf_r+0xa58>
 8012222:	9b08      	ldr	r3, [sp, #32]
 8012224:	3301      	adds	r3, #1
 8012226:	9308      	str	r3, [sp, #32]
 8012228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801222a:	3301      	adds	r3, #1
 801222c:	9309      	str	r3, [sp, #36]	@ 0x24
 801222e:	e7e6      	b.n	80121fe <_vfprintf_r+0xa26>
 8012230:	3701      	adds	r7, #1
 8012232:	e7e4      	b.n	80121fe <_vfprintf_r+0xa26>
 8012234:	9f08      	ldr	r7, [sp, #32]
 8012236:	e66a      	b.n	8011f0e <_vfprintf_r+0x736>
 8012238:	232d      	movs	r3, #45	@ 0x2d
 801223a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801223e:	e66a      	b.n	8011f16 <_vfprintf_r+0x73e>
 8012240:	06af      	lsls	r7, r5, #26
 8012242:	d507      	bpl.n	8012254 <_vfprintf_r+0xa7c>
 8012244:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012246:	6833      	ldr	r3, [r6, #0]
 8012248:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801224a:	17d2      	asrs	r2, r2, #31
 801224c:	e9c3 1200 	strd	r1, r2, [r3]
 8012250:	3604      	adds	r6, #4
 8012252:	e734      	b.n	80120be <_vfprintf_r+0x8e6>
 8012254:	06e8      	lsls	r0, r5, #27
 8012256:	d503      	bpl.n	8012260 <_vfprintf_r+0xa88>
 8012258:	6833      	ldr	r3, [r6, #0]
 801225a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801225c:	601a      	str	r2, [r3, #0]
 801225e:	e7f7      	b.n	8012250 <_vfprintf_r+0xa78>
 8012260:	0669      	lsls	r1, r5, #25
 8012262:	d503      	bpl.n	801226c <_vfprintf_r+0xa94>
 8012264:	6833      	ldr	r3, [r6, #0]
 8012266:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012268:	801a      	strh	r2, [r3, #0]
 801226a:	e7f1      	b.n	8012250 <_vfprintf_r+0xa78>
 801226c:	05aa      	lsls	r2, r5, #22
 801226e:	d5f3      	bpl.n	8012258 <_vfprintf_r+0xa80>
 8012270:	6833      	ldr	r3, [r6, #0]
 8012272:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012274:	701a      	strb	r2, [r3, #0]
 8012276:	e7eb      	b.n	8012250 <_vfprintf_r+0xa78>
 8012278:	f045 0510 	orr.w	r5, r5, #16
 801227c:	f015 0320 	ands.w	r3, r5, #32
 8012280:	d020      	beq.n	80122c4 <_vfprintf_r+0xaec>
 8012282:	3607      	adds	r6, #7
 8012284:	f026 0307 	bic.w	r3, r6, #7
 8012288:	461a      	mov	r2, r3
 801228a:	685f      	ldr	r7, [r3, #4]
 801228c:	f852 6b08 	ldr.w	r6, [r2], #8
 8012290:	9207      	str	r2, [sp, #28]
 8012292:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8012296:	2300      	movs	r3, #0
 8012298:	2200      	movs	r2, #0
 801229a:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801229e:	f1b9 3fff 	cmp.w	r9, #4294967295
 80122a2:	f000 8491 	beq.w	8012bc8 <_vfprintf_r+0x13f0>
 80122a6:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 80122aa:	9208      	str	r2, [sp, #32]
 80122ac:	ea56 0207 	orrs.w	r2, r6, r7
 80122b0:	f040 848f 	bne.w	8012bd2 <_vfprintf_r+0x13fa>
 80122b4:	f1b9 0f00 	cmp.w	r9, #0
 80122b8:	f000 80db 	beq.w	8012472 <_vfprintf_r+0xc9a>
 80122bc:	2b01      	cmp	r3, #1
 80122be:	f040 848b 	bne.w	8012bd8 <_vfprintf_r+0x1400>
 80122c2:	e083      	b.n	80123cc <_vfprintf_r+0xbf4>
 80122c4:	4632      	mov	r2, r6
 80122c6:	f015 0710 	ands.w	r7, r5, #16
 80122ca:	f852 6b04 	ldr.w	r6, [r2], #4
 80122ce:	9207      	str	r2, [sp, #28]
 80122d0:	d001      	beq.n	80122d6 <_vfprintf_r+0xafe>
 80122d2:	461f      	mov	r7, r3
 80122d4:	e7dd      	b.n	8012292 <_vfprintf_r+0xaba>
 80122d6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80122da:	d001      	beq.n	80122e0 <_vfprintf_r+0xb08>
 80122dc:	b2b6      	uxth	r6, r6
 80122de:	e7d8      	b.n	8012292 <_vfprintf_r+0xaba>
 80122e0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80122e4:	d0d5      	beq.n	8012292 <_vfprintf_r+0xaba>
 80122e6:	b2f6      	uxtb	r6, r6
 80122e8:	e7f3      	b.n	80122d2 <_vfprintf_r+0xafa>
 80122ea:	4633      	mov	r3, r6
 80122ec:	2278      	movs	r2, #120	@ 0x78
 80122ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80122f2:	9307      	str	r3, [sp, #28]
 80122f4:	f647 0330 	movw	r3, #30768	@ 0x7830
 80122f8:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80122fc:	4b93      	ldr	r3, [pc, #588]	@ (801254c <_vfprintf_r+0xd74>)
 80122fe:	9319      	str	r3, [sp, #100]	@ 0x64
 8012300:	2700      	movs	r7, #0
 8012302:	f045 0502 	orr.w	r5, r5, #2
 8012306:	2302      	movs	r3, #2
 8012308:	9206      	str	r2, [sp, #24]
 801230a:	e7c5      	b.n	8012298 <_vfprintf_r+0xac0>
 801230c:	4633      	mov	r3, r6
 801230e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8012312:	f853 8b04 	ldr.w	r8, [r3], #4
 8012316:	9307      	str	r3, [sp, #28]
 8012318:	f04f 0600 	mov.w	r6, #0
 801231c:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8012320:	d00f      	beq.n	8012342 <_vfprintf_r+0xb6a>
 8012322:	464a      	mov	r2, r9
 8012324:	4631      	mov	r1, r6
 8012326:	4640      	mov	r0, r8
 8012328:	f7ed ff72 	bl	8000210 <memchr>
 801232c:	4682      	mov	sl, r0
 801232e:	2800      	cmp	r0, #0
 8012330:	f43f ac7a 	beq.w	8011c28 <_vfprintf_r+0x450>
 8012334:	eba0 0908 	sub.w	r9, r0, r8
 8012338:	46b2      	mov	sl, r6
 801233a:	9610      	str	r6, [sp, #64]	@ 0x40
 801233c:	4637      	mov	r7, r6
 801233e:	9608      	str	r6, [sp, #32]
 8012340:	e5ec      	b.n	8011f1c <_vfprintf_r+0x744>
 8012342:	4640      	mov	r0, r8
 8012344:	f7ed ffb4 	bl	80002b0 <strlen>
 8012348:	46b2      	mov	sl, r6
 801234a:	4681      	mov	r9, r0
 801234c:	e46c      	b.n	8011c28 <_vfprintf_r+0x450>
 801234e:	f045 0510 	orr.w	r5, r5, #16
 8012352:	f015 0320 	ands.w	r3, r5, #32
 8012356:	d009      	beq.n	801236c <_vfprintf_r+0xb94>
 8012358:	3607      	adds	r6, #7
 801235a:	f026 0307 	bic.w	r3, r6, #7
 801235e:	461a      	mov	r2, r3
 8012360:	685f      	ldr	r7, [r3, #4]
 8012362:	f852 6b08 	ldr.w	r6, [r2], #8
 8012366:	9207      	str	r2, [sp, #28]
 8012368:	2301      	movs	r3, #1
 801236a:	e795      	b.n	8012298 <_vfprintf_r+0xac0>
 801236c:	4632      	mov	r2, r6
 801236e:	f015 0710 	ands.w	r7, r5, #16
 8012372:	f852 6b04 	ldr.w	r6, [r2], #4
 8012376:	9207      	str	r2, [sp, #28]
 8012378:	d001      	beq.n	801237e <_vfprintf_r+0xba6>
 801237a:	461f      	mov	r7, r3
 801237c:	e7f4      	b.n	8012368 <_vfprintf_r+0xb90>
 801237e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8012382:	d001      	beq.n	8012388 <_vfprintf_r+0xbb0>
 8012384:	b2b6      	uxth	r6, r6
 8012386:	e7ef      	b.n	8012368 <_vfprintf_r+0xb90>
 8012388:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801238c:	d0ec      	beq.n	8012368 <_vfprintf_r+0xb90>
 801238e:	b2f6      	uxtb	r6, r6
 8012390:	e7f3      	b.n	801237a <_vfprintf_r+0xba2>
 8012392:	4b6f      	ldr	r3, [pc, #444]	@ (8012550 <_vfprintf_r+0xd78>)
 8012394:	f7ff bb33 	b.w	80119fe <_vfprintf_r+0x226>
 8012398:	4632      	mov	r2, r6
 801239a:	f015 0710 	ands.w	r7, r5, #16
 801239e:	f852 6b04 	ldr.w	r6, [r2], #4
 80123a2:	9207      	str	r2, [sp, #28]
 80123a4:	d002      	beq.n	80123ac <_vfprintf_r+0xbd4>
 80123a6:	461f      	mov	r7, r3
 80123a8:	f7ff bb36 	b.w	8011a18 <_vfprintf_r+0x240>
 80123ac:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80123b0:	d002      	beq.n	80123b8 <_vfprintf_r+0xbe0>
 80123b2:	b2b6      	uxth	r6, r6
 80123b4:	f7ff bb30 	b.w	8011a18 <_vfprintf_r+0x240>
 80123b8:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80123bc:	f43f ab2c 	beq.w	8011a18 <_vfprintf_r+0x240>
 80123c0:	b2f6      	uxtb	r6, r6
 80123c2:	e7f0      	b.n	80123a6 <_vfprintf_r+0xbce>
 80123c4:	2e0a      	cmp	r6, #10
 80123c6:	f177 0300 	sbcs.w	r3, r7, #0
 80123ca:	d207      	bcs.n	80123dc <_vfprintf_r+0xc04>
 80123cc:	3630      	adds	r6, #48	@ 0x30
 80123ce:	b2f6      	uxtb	r6, r6
 80123d0:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 80123d4:	f20d 1847 	addw	r8, sp, #327	@ 0x147
 80123d8:	f000 bc1a 	b.w	8012c10 <_vfprintf_r+0x1438>
 80123dc:	2300      	movs	r3, #0
 80123de:	9304      	str	r3, [sp, #16]
 80123e0:	9b08      	ldr	r3, [sp, #32]
 80123e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80123e6:	ad52      	add	r5, sp, #328	@ 0x148
 80123e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80123ea:	220a      	movs	r2, #10
 80123ec:	2300      	movs	r3, #0
 80123ee:	4630      	mov	r0, r6
 80123f0:	4639      	mov	r1, r7
 80123f2:	f7ee fbf9 	bl	8000be8 <__aeabi_uldivmod>
 80123f6:	9b04      	ldr	r3, [sp, #16]
 80123f8:	9011      	str	r0, [sp, #68]	@ 0x44
 80123fa:	3301      	adds	r3, #1
 80123fc:	9304      	str	r3, [sp, #16]
 80123fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012400:	3230      	adds	r2, #48	@ 0x30
 8012402:	468a      	mov	sl, r1
 8012404:	f105 38ff 	add.w	r8, r5, #4294967295
 8012408:	f805 2c01 	strb.w	r2, [r5, #-1]
 801240c:	b1d3      	cbz	r3, 8012444 <_vfprintf_r+0xc6c>
 801240e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012410:	9a04      	ldr	r2, [sp, #16]
 8012412:	781b      	ldrb	r3, [r3, #0]
 8012414:	429a      	cmp	r2, r3
 8012416:	d115      	bne.n	8012444 <_vfprintf_r+0xc6c>
 8012418:	2aff      	cmp	r2, #255	@ 0xff
 801241a:	d013      	beq.n	8012444 <_vfprintf_r+0xc6c>
 801241c:	2e0a      	cmp	r6, #10
 801241e:	f177 0300 	sbcs.w	r3, r7, #0
 8012422:	d30f      	bcc.n	8012444 <_vfprintf_r+0xc6c>
 8012424:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012426:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8012428:	eba8 0803 	sub.w	r8, r8, r3
 801242c:	461a      	mov	r2, r3
 801242e:	4640      	mov	r0, r8
 8012430:	f001 fdf2 	bl	8014018 <strncpy>
 8012434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012436:	785b      	ldrb	r3, [r3, #1]
 8012438:	b11b      	cbz	r3, 8012442 <_vfprintf_r+0xc6a>
 801243a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801243c:	3301      	adds	r3, #1
 801243e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012440:	2300      	movs	r3, #0
 8012442:	9304      	str	r3, [sp, #16]
 8012444:	2e0a      	cmp	r6, #10
 8012446:	f177 0700 	sbcs.w	r7, r7, #0
 801244a:	f0c0 83e1 	bcc.w	8012c10 <_vfprintf_r+0x1438>
 801244e:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8012450:	4657      	mov	r7, sl
 8012452:	4645      	mov	r5, r8
 8012454:	e7c9      	b.n	80123ea <_vfprintf_r+0xc12>
 8012456:	f006 030f 	and.w	r3, r6, #15
 801245a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801245c:	0936      	lsrs	r6, r6, #4
 801245e:	5cd3      	ldrb	r3, [r2, r3]
 8012460:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012464:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8012468:	093f      	lsrs	r7, r7, #4
 801246a:	ea56 0307 	orrs.w	r3, r6, r7
 801246e:	d1f2      	bne.n	8012456 <_vfprintf_r+0xc7e>
 8012470:	e3ce      	b.n	8012c10 <_vfprintf_r+0x1438>
 8012472:	b91b      	cbnz	r3, 801247c <_vfprintf_r+0xca4>
 8012474:	07ed      	lsls	r5, r5, #31
 8012476:	d501      	bpl.n	801247c <_vfprintf_r+0xca4>
 8012478:	2630      	movs	r6, #48	@ 0x30
 801247a:	e7a9      	b.n	80123d0 <_vfprintf_r+0xbf8>
 801247c:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 8012480:	e3c6      	b.n	8012c10 <_vfprintf_r+0x1438>
 8012482:	9b06      	ldr	r3, [sp, #24]
 8012484:	2b00      	cmp	r3, #0
 8012486:	f000 8390 	beq.w	8012baa <_vfprintf_r+0x13d2>
 801248a:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 801248e:	2300      	movs	r3, #0
 8012490:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8012494:	9607      	str	r6, [sp, #28]
 8012496:	f7ff bb5c 	b.w	8011b52 <_vfprintf_r+0x37a>
 801249a:	2010      	movs	r0, #16
 801249c:	4403      	add	r3, r0
 801249e:	2a07      	cmp	r2, #7
 80124a0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80124a4:	6060      	str	r0, [r4, #4]
 80124a6:	dd08      	ble.n	80124ba <_vfprintf_r+0xce2>
 80124a8:	9803      	ldr	r0, [sp, #12]
 80124aa:	aa26      	add	r2, sp, #152	@ 0x98
 80124ac:	4659      	mov	r1, fp
 80124ae:	f000 fbff 	bl	8012cb0 <__sprint_r>
 80124b2:	2800      	cmp	r0, #0
 80124b4:	f040 8357 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80124b8:	a929      	add	r1, sp, #164	@ 0xa4
 80124ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80124bc:	3b10      	subs	r3, #16
 80124be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80124c0:	460c      	mov	r4, r1
 80124c2:	e547      	b.n	8011f54 <_vfprintf_r+0x77c>
 80124c4:	460c      	mov	r4, r1
 80124c6:	e562      	b.n	8011f8e <_vfprintf_r+0x7b6>
 80124c8:	9803      	ldr	r0, [sp, #12]
 80124ca:	aa26      	add	r2, sp, #152	@ 0x98
 80124cc:	4659      	mov	r1, fp
 80124ce:	f000 fbef 	bl	8012cb0 <__sprint_r>
 80124d2:	2800      	cmp	r0, #0
 80124d4:	f040 8347 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80124d8:	ac29      	add	r4, sp, #164	@ 0xa4
 80124da:	e56a      	b.n	8011fb2 <_vfprintf_r+0x7da>
 80124dc:	9803      	ldr	r0, [sp, #12]
 80124de:	aa26      	add	r2, sp, #152	@ 0x98
 80124e0:	4659      	mov	r1, fp
 80124e2:	f000 fbe5 	bl	8012cb0 <__sprint_r>
 80124e6:	2800      	cmp	r0, #0
 80124e8:	f040 833d 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80124ec:	ac29      	add	r4, sp, #164	@ 0xa4
 80124ee:	e570      	b.n	8011fd2 <_vfprintf_r+0x7fa>
 80124f0:	2010      	movs	r0, #16
 80124f2:	4403      	add	r3, r0
 80124f4:	2a07      	cmp	r2, #7
 80124f6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80124fa:	6060      	str	r0, [r4, #4]
 80124fc:	dd08      	ble.n	8012510 <_vfprintf_r+0xd38>
 80124fe:	9803      	ldr	r0, [sp, #12]
 8012500:	aa26      	add	r2, sp, #152	@ 0x98
 8012502:	4659      	mov	r1, fp
 8012504:	f000 fbd4 	bl	8012cb0 <__sprint_r>
 8012508:	2800      	cmp	r0, #0
 801250a:	f040 832c 	bne.w	8012b66 <_vfprintf_r+0x138e>
 801250e:	a929      	add	r1, sp, #164	@ 0xa4
 8012510:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012512:	3b10      	subs	r3, #16
 8012514:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012516:	460c      	mov	r4, r1
 8012518:	e564      	b.n	8011fe4 <_vfprintf_r+0x80c>
 801251a:	460c      	mov	r4, r1
 801251c:	e57f      	b.n	801201e <_vfprintf_r+0x846>
 801251e:	2010      	movs	r0, #16
 8012520:	4403      	add	r3, r0
 8012522:	2a07      	cmp	r2, #7
 8012524:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8012528:	6060      	str	r0, [r4, #4]
 801252a:	dd08      	ble.n	801253e <_vfprintf_r+0xd66>
 801252c:	9803      	ldr	r0, [sp, #12]
 801252e:	aa26      	add	r2, sp, #152	@ 0x98
 8012530:	4659      	mov	r1, fp
 8012532:	f000 fbbd 	bl	8012cb0 <__sprint_r>
 8012536:	2800      	cmp	r0, #0
 8012538:	f040 8315 	bne.w	8012b66 <_vfprintf_r+0x138e>
 801253c:	a929      	add	r1, sp, #164	@ 0xa4
 801253e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012540:	3b10      	subs	r3, #16
 8012542:	9310      	str	r3, [sp, #64]	@ 0x40
 8012544:	460c      	mov	r4, r1
 8012546:	e570      	b.n	801202a <_vfprintf_r+0x852>
 8012548:	460c      	mov	r4, r1
 801254a:	e58b      	b.n	8012064 <_vfprintf_r+0x88c>
 801254c:	0801d22d 	.word	0x0801d22d
 8012550:	0801d23e 	.word	0x0801d23e
 8012554:	9b06      	ldr	r3, [sp, #24]
 8012556:	2b65      	cmp	r3, #101	@ 0x65
 8012558:	f340 8245 	ble.w	80129e6 <_vfprintf_r+0x120e>
 801255c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012560:	2200      	movs	r2, #0
 8012562:	2300      	movs	r3, #0
 8012564:	f7ee fad0 	bl	8000b08 <__aeabi_dcmpeq>
 8012568:	2800      	cmp	r0, #0
 801256a:	d06a      	beq.n	8012642 <_vfprintf_r+0xe6a>
 801256c:	4b73      	ldr	r3, [pc, #460]	@ (801273c <_vfprintf_r+0xf64>)
 801256e:	6023      	str	r3, [r4, #0]
 8012570:	2301      	movs	r3, #1
 8012572:	6063      	str	r3, [r4, #4]
 8012574:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012576:	3301      	adds	r3, #1
 8012578:	9328      	str	r3, [sp, #160]	@ 0xa0
 801257a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801257c:	3301      	adds	r3, #1
 801257e:	2b07      	cmp	r3, #7
 8012580:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012582:	dc37      	bgt.n	80125f4 <_vfprintf_r+0xe1c>
 8012584:	3408      	adds	r4, #8
 8012586:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012588:	9a04      	ldr	r2, [sp, #16]
 801258a:	4293      	cmp	r3, r2
 801258c:	db02      	blt.n	8012594 <_vfprintf_r+0xdbc>
 801258e:	07e9      	lsls	r1, r5, #31
 8012590:	f57f ad78 	bpl.w	8012084 <_vfprintf_r+0x8ac>
 8012594:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012596:	6023      	str	r3, [r4, #0]
 8012598:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801259a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801259c:	6063      	str	r3, [r4, #4]
 801259e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80125a0:	4413      	add	r3, r2
 80125a2:	9328      	str	r3, [sp, #160]	@ 0xa0
 80125a4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80125a6:	3301      	adds	r3, #1
 80125a8:	2b07      	cmp	r3, #7
 80125aa:	9327      	str	r3, [sp, #156]	@ 0x9c
 80125ac:	dc2c      	bgt.n	8012608 <_vfprintf_r+0xe30>
 80125ae:	3408      	adds	r4, #8
 80125b0:	9b04      	ldr	r3, [sp, #16]
 80125b2:	1e5e      	subs	r6, r3, #1
 80125b4:	2e00      	cmp	r6, #0
 80125b6:	f77f ad65 	ble.w	8012084 <_vfprintf_r+0x8ac>
 80125ba:	4f61      	ldr	r7, [pc, #388]	@ (8012740 <_vfprintf_r+0xf68>)
 80125bc:	f04f 0810 	mov.w	r8, #16
 80125c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80125c4:	2e10      	cmp	r6, #16
 80125c6:	f103 0301 	add.w	r3, r3, #1
 80125ca:	f104 0108 	add.w	r1, r4, #8
 80125ce:	6027      	str	r7, [r4, #0]
 80125d0:	dc24      	bgt.n	801261c <_vfprintf_r+0xe44>
 80125d2:	6066      	str	r6, [r4, #4]
 80125d4:	2b07      	cmp	r3, #7
 80125d6:	4416      	add	r6, r2
 80125d8:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80125dc:	f340 82a2 	ble.w	8012b24 <_vfprintf_r+0x134c>
 80125e0:	9803      	ldr	r0, [sp, #12]
 80125e2:	aa26      	add	r2, sp, #152	@ 0x98
 80125e4:	4659      	mov	r1, fp
 80125e6:	f000 fb63 	bl	8012cb0 <__sprint_r>
 80125ea:	2800      	cmp	r0, #0
 80125ec:	f040 82bb 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80125f0:	ac29      	add	r4, sp, #164	@ 0xa4
 80125f2:	e547      	b.n	8012084 <_vfprintf_r+0x8ac>
 80125f4:	9803      	ldr	r0, [sp, #12]
 80125f6:	aa26      	add	r2, sp, #152	@ 0x98
 80125f8:	4659      	mov	r1, fp
 80125fa:	f000 fb59 	bl	8012cb0 <__sprint_r>
 80125fe:	2800      	cmp	r0, #0
 8012600:	f040 82b1 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012604:	ac29      	add	r4, sp, #164	@ 0xa4
 8012606:	e7be      	b.n	8012586 <_vfprintf_r+0xdae>
 8012608:	9803      	ldr	r0, [sp, #12]
 801260a:	aa26      	add	r2, sp, #152	@ 0x98
 801260c:	4659      	mov	r1, fp
 801260e:	f000 fb4f 	bl	8012cb0 <__sprint_r>
 8012612:	2800      	cmp	r0, #0
 8012614:	f040 82a7 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012618:	ac29      	add	r4, sp, #164	@ 0xa4
 801261a:	e7c9      	b.n	80125b0 <_vfprintf_r+0xdd8>
 801261c:	3210      	adds	r2, #16
 801261e:	2b07      	cmp	r3, #7
 8012620:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8012624:	f8c4 8004 	str.w	r8, [r4, #4]
 8012628:	dd08      	ble.n	801263c <_vfprintf_r+0xe64>
 801262a:	9803      	ldr	r0, [sp, #12]
 801262c:	aa26      	add	r2, sp, #152	@ 0x98
 801262e:	4659      	mov	r1, fp
 8012630:	f000 fb3e 	bl	8012cb0 <__sprint_r>
 8012634:	2800      	cmp	r0, #0
 8012636:	f040 8296 	bne.w	8012b66 <_vfprintf_r+0x138e>
 801263a:	a929      	add	r1, sp, #164	@ 0xa4
 801263c:	3e10      	subs	r6, #16
 801263e:	460c      	mov	r4, r1
 8012640:	e7be      	b.n	80125c0 <_vfprintf_r+0xde8>
 8012642:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012644:	2b00      	cmp	r3, #0
 8012646:	dc7d      	bgt.n	8012744 <_vfprintf_r+0xf6c>
 8012648:	4b3c      	ldr	r3, [pc, #240]	@ (801273c <_vfprintf_r+0xf64>)
 801264a:	6023      	str	r3, [r4, #0]
 801264c:	2301      	movs	r3, #1
 801264e:	6063      	str	r3, [r4, #4]
 8012650:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012652:	3301      	adds	r3, #1
 8012654:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012656:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012658:	3301      	adds	r3, #1
 801265a:	2b07      	cmp	r3, #7
 801265c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801265e:	dc46      	bgt.n	80126ee <_vfprintf_r+0xf16>
 8012660:	3408      	adds	r4, #8
 8012662:	9904      	ldr	r1, [sp, #16]
 8012664:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012666:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8012668:	430b      	orrs	r3, r1
 801266a:	f005 0101 	and.w	r1, r5, #1
 801266e:	430b      	orrs	r3, r1
 8012670:	f43f ad08 	beq.w	8012084 <_vfprintf_r+0x8ac>
 8012674:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012676:	6023      	str	r3, [r4, #0]
 8012678:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801267a:	6063      	str	r3, [r4, #4]
 801267c:	441a      	add	r2, r3
 801267e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012680:	9228      	str	r2, [sp, #160]	@ 0xa0
 8012682:	3301      	adds	r3, #1
 8012684:	2b07      	cmp	r3, #7
 8012686:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012688:	dc3b      	bgt.n	8012702 <_vfprintf_r+0xf2a>
 801268a:	f104 0308 	add.w	r3, r4, #8
 801268e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012690:	2e00      	cmp	r6, #0
 8012692:	da1b      	bge.n	80126cc <_vfprintf_r+0xef4>
 8012694:	4f2a      	ldr	r7, [pc, #168]	@ (8012740 <_vfprintf_r+0xf68>)
 8012696:	4276      	negs	r6, r6
 8012698:	461a      	mov	r2, r3
 801269a:	2410      	movs	r4, #16
 801269c:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 80126a0:	2e10      	cmp	r6, #16
 80126a2:	f101 0101 	add.w	r1, r1, #1
 80126a6:	f103 0308 	add.w	r3, r3, #8
 80126aa:	6017      	str	r7, [r2, #0]
 80126ac:	dc33      	bgt.n	8012716 <_vfprintf_r+0xf3e>
 80126ae:	6056      	str	r6, [r2, #4]
 80126b0:	2907      	cmp	r1, #7
 80126b2:	4406      	add	r6, r0
 80126b4:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 80126b8:	dd08      	ble.n	80126cc <_vfprintf_r+0xef4>
 80126ba:	9803      	ldr	r0, [sp, #12]
 80126bc:	aa26      	add	r2, sp, #152	@ 0x98
 80126be:	4659      	mov	r1, fp
 80126c0:	f000 faf6 	bl	8012cb0 <__sprint_r>
 80126c4:	2800      	cmp	r0, #0
 80126c6:	f040 824e 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80126ca:	ab29      	add	r3, sp, #164	@ 0xa4
 80126cc:	9a04      	ldr	r2, [sp, #16]
 80126ce:	9904      	ldr	r1, [sp, #16]
 80126d0:	605a      	str	r2, [r3, #4]
 80126d2:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80126d4:	f8c3 8000 	str.w	r8, [r3]
 80126d8:	440a      	add	r2, r1
 80126da:	9228      	str	r2, [sp, #160]	@ 0xa0
 80126dc:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80126de:	3201      	adds	r2, #1
 80126e0:	2a07      	cmp	r2, #7
 80126e2:	9227      	str	r2, [sp, #156]	@ 0x9c
 80126e4:	f73f af7c 	bgt.w	80125e0 <_vfprintf_r+0xe08>
 80126e8:	f103 0408 	add.w	r4, r3, #8
 80126ec:	e4ca      	b.n	8012084 <_vfprintf_r+0x8ac>
 80126ee:	9803      	ldr	r0, [sp, #12]
 80126f0:	aa26      	add	r2, sp, #152	@ 0x98
 80126f2:	4659      	mov	r1, fp
 80126f4:	f000 fadc 	bl	8012cb0 <__sprint_r>
 80126f8:	2800      	cmp	r0, #0
 80126fa:	f040 8234 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80126fe:	ac29      	add	r4, sp, #164	@ 0xa4
 8012700:	e7af      	b.n	8012662 <_vfprintf_r+0xe8a>
 8012702:	9803      	ldr	r0, [sp, #12]
 8012704:	aa26      	add	r2, sp, #152	@ 0x98
 8012706:	4659      	mov	r1, fp
 8012708:	f000 fad2 	bl	8012cb0 <__sprint_r>
 801270c:	2800      	cmp	r0, #0
 801270e:	f040 822a 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012712:	ab29      	add	r3, sp, #164	@ 0xa4
 8012714:	e7bb      	b.n	801268e <_vfprintf_r+0xeb6>
 8012716:	3010      	adds	r0, #16
 8012718:	2907      	cmp	r1, #7
 801271a:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 801271e:	6054      	str	r4, [r2, #4]
 8012720:	dd08      	ble.n	8012734 <_vfprintf_r+0xf5c>
 8012722:	9803      	ldr	r0, [sp, #12]
 8012724:	aa26      	add	r2, sp, #152	@ 0x98
 8012726:	4659      	mov	r1, fp
 8012728:	f000 fac2 	bl	8012cb0 <__sprint_r>
 801272c:	2800      	cmp	r0, #0
 801272e:	f040 821a 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012732:	ab29      	add	r3, sp, #164	@ 0xa4
 8012734:	3e10      	subs	r6, #16
 8012736:	461a      	mov	r2, r3
 8012738:	e7b0      	b.n	801269c <_vfprintf_r+0xec4>
 801273a:	bf00      	nop
 801273c:	0801d24f 	.word	0x0801d24f
 8012740:	0801d251 	.word	0x0801d251
 8012744:	9b04      	ldr	r3, [sp, #16]
 8012746:	4443      	add	r3, r8
 8012748:	9313      	str	r3, [sp, #76]	@ 0x4c
 801274a:	9b04      	ldr	r3, [sp, #16]
 801274c:	42b3      	cmp	r3, r6
 801274e:	bfa8      	it	ge
 8012750:	4633      	movge	r3, r6
 8012752:	2b00      	cmp	r3, #0
 8012754:	4699      	mov	r9, r3
 8012756:	dd0b      	ble.n	8012770 <_vfprintf_r+0xf98>
 8012758:	e9c4 8300 	strd	r8, r3, [r4]
 801275c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801275e:	444b      	add	r3, r9
 8012760:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012762:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012764:	3301      	adds	r3, #1
 8012766:	2b07      	cmp	r3, #7
 8012768:	9327      	str	r3, [sp, #156]	@ 0x9c
 801276a:	f300 8089 	bgt.w	8012880 <_vfprintf_r+0x10a8>
 801276e:	3408      	adds	r4, #8
 8012770:	f1b9 0f00 	cmp.w	r9, #0
 8012774:	bfac      	ite	ge
 8012776:	eba6 0309 	subge.w	r3, r6, r9
 801277a:	4633      	movlt	r3, r6
 801277c:	2b00      	cmp	r3, #0
 801277e:	9306      	str	r3, [sp, #24]
 8012780:	dd1c      	ble.n	80127bc <_vfprintf_r+0xfe4>
 8012782:	f8df 9364 	ldr.w	r9, [pc, #868]	@ 8012ae8 <_vfprintf_r+0x1310>
 8012786:	9806      	ldr	r0, [sp, #24]
 8012788:	f8c4 9000 	str.w	r9, [r4]
 801278c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8012790:	2810      	cmp	r0, #16
 8012792:	f102 0201 	add.w	r2, r2, #1
 8012796:	f104 0108 	add.w	r1, r4, #8
 801279a:	dc7b      	bgt.n	8012894 <_vfprintf_r+0x10bc>
 801279c:	4403      	add	r3, r0
 801279e:	2a07      	cmp	r2, #7
 80127a0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80127a4:	6060      	str	r0, [r4, #4]
 80127a6:	f340 808a 	ble.w	80128be <_vfprintf_r+0x10e6>
 80127aa:	9803      	ldr	r0, [sp, #12]
 80127ac:	aa26      	add	r2, sp, #152	@ 0x98
 80127ae:	4659      	mov	r1, fp
 80127b0:	f000 fa7e 	bl	8012cb0 <__sprint_r>
 80127b4:	2800      	cmp	r0, #0
 80127b6:	f040 81d6 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80127ba:	ac29      	add	r4, sp, #164	@ 0xa4
 80127bc:	056a      	lsls	r2, r5, #21
 80127be:	44b0      	add	r8, r6
 80127c0:	d508      	bpl.n	80127d4 <_vfprintf_r+0xffc>
 80127c2:	9b08      	ldr	r3, [sp, #32]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d17c      	bne.n	80128c2 <_vfprintf_r+0x10ea>
 80127c8:	2f00      	cmp	r7, #0
 80127ca:	d17c      	bne.n	80128c6 <_vfprintf_r+0x10ee>
 80127cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80127ce:	4598      	cmp	r8, r3
 80127d0:	bf28      	it	cs
 80127d2:	4698      	movcs	r8, r3
 80127d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80127d6:	9a04      	ldr	r2, [sp, #16]
 80127d8:	4293      	cmp	r3, r2
 80127da:	db01      	blt.n	80127e0 <_vfprintf_r+0x1008>
 80127dc:	07eb      	lsls	r3, r5, #31
 80127de:	d50e      	bpl.n	80127fe <_vfprintf_r+0x1026>
 80127e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80127e2:	6023      	str	r3, [r4, #0]
 80127e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80127e6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80127e8:	6063      	str	r3, [r4, #4]
 80127ea:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80127ec:	4413      	add	r3, r2
 80127ee:	9328      	str	r3, [sp, #160]	@ 0xa0
 80127f0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80127f2:	3301      	adds	r3, #1
 80127f4:	2b07      	cmp	r3, #7
 80127f6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80127f8:	f300 80e1 	bgt.w	80129be <_vfprintf_r+0x11e6>
 80127fc:	3408      	adds	r4, #8
 80127fe:	9b04      	ldr	r3, [sp, #16]
 8012800:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8012802:	1bdf      	subs	r7, r3, r7
 8012804:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012806:	eba3 0308 	sub.w	r3, r3, r8
 801280a:	429f      	cmp	r7, r3
 801280c:	bfa8      	it	ge
 801280e:	461f      	movge	r7, r3
 8012810:	2f00      	cmp	r7, #0
 8012812:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012814:	dd0a      	ble.n	801282c <_vfprintf_r+0x1054>
 8012816:	443b      	add	r3, r7
 8012818:	9328      	str	r3, [sp, #160]	@ 0xa0
 801281a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801281c:	3301      	adds	r3, #1
 801281e:	2b07      	cmp	r3, #7
 8012820:	e9c4 8700 	strd	r8, r7, [r4]
 8012824:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012826:	f300 80d4 	bgt.w	80129d2 <_vfprintf_r+0x11fa>
 801282a:	3408      	adds	r4, #8
 801282c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801282e:	9b04      	ldr	r3, [sp, #16]
 8012830:	2f00      	cmp	r7, #0
 8012832:	eba3 0606 	sub.w	r6, r3, r6
 8012836:	bfa8      	it	ge
 8012838:	1bf6      	subge	r6, r6, r7
 801283a:	2e00      	cmp	r6, #0
 801283c:	f77f ac22 	ble.w	8012084 <_vfprintf_r+0x8ac>
 8012840:	4fa9      	ldr	r7, [pc, #676]	@ (8012ae8 <_vfprintf_r+0x1310>)
 8012842:	f04f 0810 	mov.w	r8, #16
 8012846:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801284a:	2e10      	cmp	r6, #16
 801284c:	f103 0301 	add.w	r3, r3, #1
 8012850:	f104 0108 	add.w	r1, r4, #8
 8012854:	6027      	str	r7, [r4, #0]
 8012856:	f77f aebc 	ble.w	80125d2 <_vfprintf_r+0xdfa>
 801285a:	3210      	adds	r2, #16
 801285c:	2b07      	cmp	r3, #7
 801285e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8012862:	f8c4 8004 	str.w	r8, [r4, #4]
 8012866:	dd08      	ble.n	801287a <_vfprintf_r+0x10a2>
 8012868:	9803      	ldr	r0, [sp, #12]
 801286a:	aa26      	add	r2, sp, #152	@ 0x98
 801286c:	4659      	mov	r1, fp
 801286e:	f000 fa1f 	bl	8012cb0 <__sprint_r>
 8012872:	2800      	cmp	r0, #0
 8012874:	f040 8177 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012878:	a929      	add	r1, sp, #164	@ 0xa4
 801287a:	3e10      	subs	r6, #16
 801287c:	460c      	mov	r4, r1
 801287e:	e7e2      	b.n	8012846 <_vfprintf_r+0x106e>
 8012880:	9803      	ldr	r0, [sp, #12]
 8012882:	aa26      	add	r2, sp, #152	@ 0x98
 8012884:	4659      	mov	r1, fp
 8012886:	f000 fa13 	bl	8012cb0 <__sprint_r>
 801288a:	2800      	cmp	r0, #0
 801288c:	f040 816b 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012890:	ac29      	add	r4, sp, #164	@ 0xa4
 8012892:	e76d      	b.n	8012770 <_vfprintf_r+0xf98>
 8012894:	2010      	movs	r0, #16
 8012896:	4403      	add	r3, r0
 8012898:	2a07      	cmp	r2, #7
 801289a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801289e:	6060      	str	r0, [r4, #4]
 80128a0:	dd08      	ble.n	80128b4 <_vfprintf_r+0x10dc>
 80128a2:	9803      	ldr	r0, [sp, #12]
 80128a4:	aa26      	add	r2, sp, #152	@ 0x98
 80128a6:	4659      	mov	r1, fp
 80128a8:	f000 fa02 	bl	8012cb0 <__sprint_r>
 80128ac:	2800      	cmp	r0, #0
 80128ae:	f040 815a 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80128b2:	a929      	add	r1, sp, #164	@ 0xa4
 80128b4:	9b06      	ldr	r3, [sp, #24]
 80128b6:	3b10      	subs	r3, #16
 80128b8:	9306      	str	r3, [sp, #24]
 80128ba:	460c      	mov	r4, r1
 80128bc:	e763      	b.n	8012786 <_vfprintf_r+0xfae>
 80128be:	460c      	mov	r4, r1
 80128c0:	e77c      	b.n	80127bc <_vfprintf_r+0xfe4>
 80128c2:	2f00      	cmp	r7, #0
 80128c4:	d04b      	beq.n	801295e <_vfprintf_r+0x1186>
 80128c6:	3f01      	subs	r7, #1
 80128c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80128ca:	6023      	str	r3, [r4, #0]
 80128cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80128ce:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80128d0:	6063      	str	r3, [r4, #4]
 80128d2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80128d4:	4413      	add	r3, r2
 80128d6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80128d8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80128da:	3301      	adds	r3, #1
 80128dc:	2b07      	cmp	r3, #7
 80128de:	9327      	str	r3, [sp, #156]	@ 0x9c
 80128e0:	dc44      	bgt.n	801296c <_vfprintf_r+0x1194>
 80128e2:	3408      	adds	r4, #8
 80128e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128e6:	f893 9000 	ldrb.w	r9, [r3]
 80128ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80128ec:	eba3 0308 	sub.w	r3, r3, r8
 80128f0:	4599      	cmp	r9, r3
 80128f2:	bfa8      	it	ge
 80128f4:	4699      	movge	r9, r3
 80128f6:	f1b9 0f00 	cmp.w	r9, #0
 80128fa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80128fc:	dd09      	ble.n	8012912 <_vfprintf_r+0x113a>
 80128fe:	444b      	add	r3, r9
 8012900:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012902:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012904:	3301      	adds	r3, #1
 8012906:	2b07      	cmp	r3, #7
 8012908:	e9c4 8900 	strd	r8, r9, [r4]
 801290c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801290e:	dc37      	bgt.n	8012980 <_vfprintf_r+0x11a8>
 8012910:	3408      	adds	r4, #8
 8012912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012914:	781e      	ldrb	r6, [r3, #0]
 8012916:	f1b9 0f00 	cmp.w	r9, #0
 801291a:	bfa8      	it	ge
 801291c:	eba6 0609 	subge.w	r6, r6, r9
 8012920:	2e00      	cmp	r6, #0
 8012922:	dd18      	ble.n	8012956 <_vfprintf_r+0x117e>
 8012924:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8012928:	486f      	ldr	r0, [pc, #444]	@ (8012ae8 <_vfprintf_r+0x1310>)
 801292a:	6020      	str	r0, [r4, #0]
 801292c:	2e10      	cmp	r6, #16
 801292e:	f103 0301 	add.w	r3, r3, #1
 8012932:	f104 0108 	add.w	r1, r4, #8
 8012936:	dc2d      	bgt.n	8012994 <_vfprintf_r+0x11bc>
 8012938:	6066      	str	r6, [r4, #4]
 801293a:	2b07      	cmp	r3, #7
 801293c:	4416      	add	r6, r2
 801293e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8012942:	dd3a      	ble.n	80129ba <_vfprintf_r+0x11e2>
 8012944:	9803      	ldr	r0, [sp, #12]
 8012946:	aa26      	add	r2, sp, #152	@ 0x98
 8012948:	4659      	mov	r1, fp
 801294a:	f000 f9b1 	bl	8012cb0 <__sprint_r>
 801294e:	2800      	cmp	r0, #0
 8012950:	f040 8109 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012954:	ac29      	add	r4, sp, #164	@ 0xa4
 8012956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	4498      	add	r8, r3
 801295c:	e731      	b.n	80127c2 <_vfprintf_r+0xfea>
 801295e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012960:	3b01      	subs	r3, #1
 8012962:	9309      	str	r3, [sp, #36]	@ 0x24
 8012964:	9b08      	ldr	r3, [sp, #32]
 8012966:	3b01      	subs	r3, #1
 8012968:	9308      	str	r3, [sp, #32]
 801296a:	e7ad      	b.n	80128c8 <_vfprintf_r+0x10f0>
 801296c:	9803      	ldr	r0, [sp, #12]
 801296e:	aa26      	add	r2, sp, #152	@ 0x98
 8012970:	4659      	mov	r1, fp
 8012972:	f000 f99d 	bl	8012cb0 <__sprint_r>
 8012976:	2800      	cmp	r0, #0
 8012978:	f040 80f5 	bne.w	8012b66 <_vfprintf_r+0x138e>
 801297c:	ac29      	add	r4, sp, #164	@ 0xa4
 801297e:	e7b1      	b.n	80128e4 <_vfprintf_r+0x110c>
 8012980:	9803      	ldr	r0, [sp, #12]
 8012982:	aa26      	add	r2, sp, #152	@ 0x98
 8012984:	4659      	mov	r1, fp
 8012986:	f000 f993 	bl	8012cb0 <__sprint_r>
 801298a:	2800      	cmp	r0, #0
 801298c:	f040 80eb 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012990:	ac29      	add	r4, sp, #164	@ 0xa4
 8012992:	e7be      	b.n	8012912 <_vfprintf_r+0x113a>
 8012994:	2010      	movs	r0, #16
 8012996:	4402      	add	r2, r0
 8012998:	2b07      	cmp	r3, #7
 801299a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801299e:	6060      	str	r0, [r4, #4]
 80129a0:	dd08      	ble.n	80129b4 <_vfprintf_r+0x11dc>
 80129a2:	9803      	ldr	r0, [sp, #12]
 80129a4:	aa26      	add	r2, sp, #152	@ 0x98
 80129a6:	4659      	mov	r1, fp
 80129a8:	f000 f982 	bl	8012cb0 <__sprint_r>
 80129ac:	2800      	cmp	r0, #0
 80129ae:	f040 80da 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80129b2:	a929      	add	r1, sp, #164	@ 0xa4
 80129b4:	3e10      	subs	r6, #16
 80129b6:	460c      	mov	r4, r1
 80129b8:	e7b4      	b.n	8012924 <_vfprintf_r+0x114c>
 80129ba:	460c      	mov	r4, r1
 80129bc:	e7cb      	b.n	8012956 <_vfprintf_r+0x117e>
 80129be:	9803      	ldr	r0, [sp, #12]
 80129c0:	aa26      	add	r2, sp, #152	@ 0x98
 80129c2:	4659      	mov	r1, fp
 80129c4:	f000 f974 	bl	8012cb0 <__sprint_r>
 80129c8:	2800      	cmp	r0, #0
 80129ca:	f040 80cc 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80129ce:	ac29      	add	r4, sp, #164	@ 0xa4
 80129d0:	e715      	b.n	80127fe <_vfprintf_r+0x1026>
 80129d2:	9803      	ldr	r0, [sp, #12]
 80129d4:	aa26      	add	r2, sp, #152	@ 0x98
 80129d6:	4659      	mov	r1, fp
 80129d8:	f000 f96a 	bl	8012cb0 <__sprint_r>
 80129dc:	2800      	cmp	r0, #0
 80129de:	f040 80c2 	bne.w	8012b66 <_vfprintf_r+0x138e>
 80129e2:	ac29      	add	r4, sp, #164	@ 0xa4
 80129e4:	e722      	b.n	801282c <_vfprintf_r+0x1054>
 80129e6:	9904      	ldr	r1, [sp, #16]
 80129e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80129ea:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80129ec:	2901      	cmp	r1, #1
 80129ee:	f103 0301 	add.w	r3, r3, #1
 80129f2:	f102 0201 	add.w	r2, r2, #1
 80129f6:	f104 0608 	add.w	r6, r4, #8
 80129fa:	dc02      	bgt.n	8012a02 <_vfprintf_r+0x122a>
 80129fc:	07ef      	lsls	r7, r5, #31
 80129fe:	f140 8086 	bpl.w	8012b0e <_vfprintf_r+0x1336>
 8012a02:	2101      	movs	r1, #1
 8012a04:	2a07      	cmp	r2, #7
 8012a06:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8012a0a:	f8c4 8000 	str.w	r8, [r4]
 8012a0e:	6061      	str	r1, [r4, #4]
 8012a10:	dd08      	ble.n	8012a24 <_vfprintf_r+0x124c>
 8012a12:	9803      	ldr	r0, [sp, #12]
 8012a14:	aa26      	add	r2, sp, #152	@ 0x98
 8012a16:	4659      	mov	r1, fp
 8012a18:	f000 f94a 	bl	8012cb0 <__sprint_r>
 8012a1c:	2800      	cmp	r0, #0
 8012a1e:	f040 80a2 	bne.w	8012b66 <_vfprintf_r+0x138e>
 8012a22:	ae29      	add	r6, sp, #164	@ 0xa4
 8012a24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012a26:	6033      	str	r3, [r6, #0]
 8012a28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012a2c:	6073      	str	r3, [r6, #4]
 8012a2e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012a30:	4413      	add	r3, r2
 8012a32:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012a34:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012a36:	3301      	adds	r3, #1
 8012a38:	2b07      	cmp	r3, #7
 8012a3a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012a3c:	dc33      	bgt.n	8012aa6 <_vfprintf_r+0x12ce>
 8012a3e:	3608      	adds	r6, #8
 8012a40:	9b04      	ldr	r3, [sp, #16]
 8012a42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a46:	1e5c      	subs	r4, r3, #1
 8012a48:	2200      	movs	r2, #0
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	e9dd 9727 	ldrd	r9, r7, [sp, #156]	@ 0x9c
 8012a50:	f7ee f85a 	bl	8000b08 <__aeabi_dcmpeq>
 8012a54:	2800      	cmp	r0, #0
 8012a56:	d12f      	bne.n	8012ab8 <_vfprintf_r+0x12e0>
 8012a58:	f108 0201 	add.w	r2, r8, #1
 8012a5c:	e9c6 2400 	strd	r2, r4, [r6]
 8012a60:	9a04      	ldr	r2, [sp, #16]
 8012a62:	f109 0301 	add.w	r3, r9, #1
 8012a66:	3f01      	subs	r7, #1
 8012a68:	4417      	add	r7, r2
 8012a6a:	2b07      	cmp	r3, #7
 8012a6c:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8012a70:	dd56      	ble.n	8012b20 <_vfprintf_r+0x1348>
 8012a72:	9803      	ldr	r0, [sp, #12]
 8012a74:	aa26      	add	r2, sp, #152	@ 0x98
 8012a76:	4659      	mov	r1, fp
 8012a78:	f000 f91a 	bl	8012cb0 <__sprint_r>
 8012a7c:	2800      	cmp	r0, #0
 8012a7e:	d172      	bne.n	8012b66 <_vfprintf_r+0x138e>
 8012a80:	ae29      	add	r6, sp, #164	@ 0xa4
 8012a82:	ab22      	add	r3, sp, #136	@ 0x88
 8012a84:	6033      	str	r3, [r6, #0]
 8012a86:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8012a88:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8012a8a:	6073      	str	r3, [r6, #4]
 8012a8c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012a8e:	4413      	add	r3, r2
 8012a90:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012a92:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012a94:	3301      	adds	r3, #1
 8012a96:	2b07      	cmp	r3, #7
 8012a98:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012a9a:	f73f ada1 	bgt.w	80125e0 <_vfprintf_r+0xe08>
 8012a9e:	f106 0408 	add.w	r4, r6, #8
 8012aa2:	f7ff baef 	b.w	8012084 <_vfprintf_r+0x8ac>
 8012aa6:	9803      	ldr	r0, [sp, #12]
 8012aa8:	aa26      	add	r2, sp, #152	@ 0x98
 8012aaa:	4659      	mov	r1, fp
 8012aac:	f000 f900 	bl	8012cb0 <__sprint_r>
 8012ab0:	2800      	cmp	r0, #0
 8012ab2:	d158      	bne.n	8012b66 <_vfprintf_r+0x138e>
 8012ab4:	ae29      	add	r6, sp, #164	@ 0xa4
 8012ab6:	e7c3      	b.n	8012a40 <_vfprintf_r+0x1268>
 8012ab8:	9b04      	ldr	r3, [sp, #16]
 8012aba:	2b01      	cmp	r3, #1
 8012abc:	dde1      	ble.n	8012a82 <_vfprintf_r+0x12aa>
 8012abe:	4f0a      	ldr	r7, [pc, #40]	@ (8012ae8 <_vfprintf_r+0x1310>)
 8012ac0:	f04f 0810 	mov.w	r8, #16
 8012ac4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8012ac8:	2c10      	cmp	r4, #16
 8012aca:	f103 0301 	add.w	r3, r3, #1
 8012ace:	f106 0108 	add.w	r1, r6, #8
 8012ad2:	6037      	str	r7, [r6, #0]
 8012ad4:	dc0a      	bgt.n	8012aec <_vfprintf_r+0x1314>
 8012ad6:	6074      	str	r4, [r6, #4]
 8012ad8:	2b07      	cmp	r3, #7
 8012ada:	4414      	add	r4, r2
 8012adc:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8012ae0:	dcc7      	bgt.n	8012a72 <_vfprintf_r+0x129a>
 8012ae2:	460e      	mov	r6, r1
 8012ae4:	e7cd      	b.n	8012a82 <_vfprintf_r+0x12aa>
 8012ae6:	bf00      	nop
 8012ae8:	0801d251 	.word	0x0801d251
 8012aec:	3210      	adds	r2, #16
 8012aee:	2b07      	cmp	r3, #7
 8012af0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8012af4:	f8c6 8004 	str.w	r8, [r6, #4]
 8012af8:	dd06      	ble.n	8012b08 <_vfprintf_r+0x1330>
 8012afa:	9803      	ldr	r0, [sp, #12]
 8012afc:	aa26      	add	r2, sp, #152	@ 0x98
 8012afe:	4659      	mov	r1, fp
 8012b00:	f000 f8d6 	bl	8012cb0 <__sprint_r>
 8012b04:	bb78      	cbnz	r0, 8012b66 <_vfprintf_r+0x138e>
 8012b06:	a929      	add	r1, sp, #164	@ 0xa4
 8012b08:	3c10      	subs	r4, #16
 8012b0a:	460e      	mov	r6, r1
 8012b0c:	e7da      	b.n	8012ac4 <_vfprintf_r+0x12ec>
 8012b0e:	2101      	movs	r1, #1
 8012b10:	2a07      	cmp	r2, #7
 8012b12:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8012b16:	f8c4 8000 	str.w	r8, [r4]
 8012b1a:	6061      	str	r1, [r4, #4]
 8012b1c:	ddb1      	ble.n	8012a82 <_vfprintf_r+0x12aa>
 8012b1e:	e7a8      	b.n	8012a72 <_vfprintf_r+0x129a>
 8012b20:	3608      	adds	r6, #8
 8012b22:	e7ae      	b.n	8012a82 <_vfprintf_r+0x12aa>
 8012b24:	460c      	mov	r4, r1
 8012b26:	f7ff baad 	b.w	8012084 <_vfprintf_r+0x8ac>
 8012b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b2c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012b2e:	1a9d      	subs	r5, r3, r2
 8012b30:	2d00      	cmp	r5, #0
 8012b32:	f77f aaaa 	ble.w	801208a <_vfprintf_r+0x8b2>
 8012b36:	4e3d      	ldr	r6, [pc, #244]	@ (8012c2c <_vfprintf_r+0x1454>)
 8012b38:	2710      	movs	r7, #16
 8012b3a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8012b3e:	2d10      	cmp	r5, #16
 8012b40:	f103 0301 	add.w	r3, r3, #1
 8012b44:	6026      	str	r6, [r4, #0]
 8012b46:	dc18      	bgt.n	8012b7a <_vfprintf_r+0x13a2>
 8012b48:	6065      	str	r5, [r4, #4]
 8012b4a:	2b07      	cmp	r3, #7
 8012b4c:	4415      	add	r5, r2
 8012b4e:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 8012b52:	f77f aa9a 	ble.w	801208a <_vfprintf_r+0x8b2>
 8012b56:	9803      	ldr	r0, [sp, #12]
 8012b58:	aa26      	add	r2, sp, #152	@ 0x98
 8012b5a:	4659      	mov	r1, fp
 8012b5c:	f000 f8a8 	bl	8012cb0 <__sprint_r>
 8012b60:	2800      	cmp	r0, #0
 8012b62:	f43f aa92 	beq.w	801208a <_vfprintf_r+0x8b2>
 8012b66:	f1ba 0f00 	cmp.w	sl, #0
 8012b6a:	f43f a892 	beq.w	8011c92 <_vfprintf_r+0x4ba>
 8012b6e:	9803      	ldr	r0, [sp, #12]
 8012b70:	4651      	mov	r1, sl
 8012b72:	f002 f9cb 	bl	8014f0c <_free_r>
 8012b76:	f7ff b88c 	b.w	8011c92 <_vfprintf_r+0x4ba>
 8012b7a:	3210      	adds	r2, #16
 8012b7c:	2b07      	cmp	r3, #7
 8012b7e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8012b82:	6067      	str	r7, [r4, #4]
 8012b84:	dc02      	bgt.n	8012b8c <_vfprintf_r+0x13b4>
 8012b86:	3408      	adds	r4, #8
 8012b88:	3d10      	subs	r5, #16
 8012b8a:	e7d6      	b.n	8012b3a <_vfprintf_r+0x1362>
 8012b8c:	9803      	ldr	r0, [sp, #12]
 8012b8e:	aa26      	add	r2, sp, #152	@ 0x98
 8012b90:	4659      	mov	r1, fp
 8012b92:	f000 f88d 	bl	8012cb0 <__sprint_r>
 8012b96:	2800      	cmp	r0, #0
 8012b98:	d1e5      	bne.n	8012b66 <_vfprintf_r+0x138e>
 8012b9a:	ac29      	add	r4, sp, #164	@ 0xa4
 8012b9c:	e7f4      	b.n	8012b88 <_vfprintf_r+0x13b0>
 8012b9e:	9803      	ldr	r0, [sp, #12]
 8012ba0:	4651      	mov	r1, sl
 8012ba2:	f002 f9b3 	bl	8014f0c <_free_r>
 8012ba6:	f7ff ba88 	b.w	80120ba <_vfprintf_r+0x8e2>
 8012baa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012bac:	b91b      	cbnz	r3, 8012bb6 <_vfprintf_r+0x13de>
 8012bae:	2300      	movs	r3, #0
 8012bb0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012bb2:	f7ff b86e 	b.w	8011c92 <_vfprintf_r+0x4ba>
 8012bb6:	9803      	ldr	r0, [sp, #12]
 8012bb8:	aa26      	add	r2, sp, #152	@ 0x98
 8012bba:	4659      	mov	r1, fp
 8012bbc:	f000 f878 	bl	8012cb0 <__sprint_r>
 8012bc0:	2800      	cmp	r0, #0
 8012bc2:	d0f4      	beq.n	8012bae <_vfprintf_r+0x13d6>
 8012bc4:	f7ff b865 	b.w	8011c92 <_vfprintf_r+0x4ba>
 8012bc8:	ea56 0207 	orrs.w	r2, r6, r7
 8012bcc:	9508      	str	r5, [sp, #32]
 8012bce:	f43f ab75 	beq.w	80122bc <_vfprintf_r+0xae4>
 8012bd2:	2b01      	cmp	r3, #1
 8012bd4:	f43f abf6 	beq.w	80123c4 <_vfprintf_r+0xbec>
 8012bd8:	2b02      	cmp	r3, #2
 8012bda:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 8012bde:	f43f ac3a 	beq.w	8012456 <_vfprintf_r+0xc7e>
 8012be2:	f006 0307 	and.w	r3, r6, #7
 8012be6:	08f6      	lsrs	r6, r6, #3
 8012be8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8012bec:	08ff      	lsrs	r7, r7, #3
 8012bee:	3330      	adds	r3, #48	@ 0x30
 8012bf0:	ea56 0107 	orrs.w	r1, r6, r7
 8012bf4:	4642      	mov	r2, r8
 8012bf6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012bfa:	d1f2      	bne.n	8012be2 <_vfprintf_r+0x140a>
 8012bfc:	9908      	ldr	r1, [sp, #32]
 8012bfe:	07ce      	lsls	r6, r1, #31
 8012c00:	d506      	bpl.n	8012c10 <_vfprintf_r+0x1438>
 8012c02:	2b30      	cmp	r3, #48	@ 0x30
 8012c04:	d004      	beq.n	8012c10 <_vfprintf_r+0x1438>
 8012c06:	2330      	movs	r3, #48	@ 0x30
 8012c08:	f808 3c01 	strb.w	r3, [r8, #-1]
 8012c0c:	f1a2 0802 	sub.w	r8, r2, #2
 8012c10:	ab52      	add	r3, sp, #328	@ 0x148
 8012c12:	9d08      	ldr	r5, [sp, #32]
 8012c14:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 8012c18:	f04f 0a00 	mov.w	sl, #0
 8012c1c:	eba3 0908 	sub.w	r9, r3, r8
 8012c20:	4657      	mov	r7, sl
 8012c22:	f8cd a020 	str.w	sl, [sp, #32]
 8012c26:	4656      	mov	r6, sl
 8012c28:	f7ff b978 	b.w	8011f1c <_vfprintf_r+0x744>
 8012c2c:	0801d261 	.word	0x0801d261

08012c30 <__sbprintf>:
 8012c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c32:	461f      	mov	r7, r3
 8012c34:	898b      	ldrh	r3, [r1, #12]
 8012c36:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8012c3a:	f023 0302 	bic.w	r3, r3, #2
 8012c3e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8012c42:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8012c44:	9319      	str	r3, [sp, #100]	@ 0x64
 8012c46:	89cb      	ldrh	r3, [r1, #14]
 8012c48:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012c4c:	69cb      	ldr	r3, [r1, #28]
 8012c4e:	9307      	str	r3, [sp, #28]
 8012c50:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8012c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c54:	ab1a      	add	r3, sp, #104	@ 0x68
 8012c56:	9300      	str	r3, [sp, #0]
 8012c58:	9304      	str	r3, [sp, #16]
 8012c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c5e:	4615      	mov	r5, r2
 8012c60:	4606      	mov	r6, r0
 8012c62:	9302      	str	r3, [sp, #8]
 8012c64:	9305      	str	r3, [sp, #20]
 8012c66:	a816      	add	r0, sp, #88	@ 0x58
 8012c68:	2300      	movs	r3, #0
 8012c6a:	460c      	mov	r4, r1
 8012c6c:	9306      	str	r3, [sp, #24]
 8012c6e:	f001 fa61 	bl	8014134 <__retarget_lock_init_recursive>
 8012c72:	462a      	mov	r2, r5
 8012c74:	463b      	mov	r3, r7
 8012c76:	4669      	mov	r1, sp
 8012c78:	4630      	mov	r0, r6
 8012c7a:	f7fe fdad 	bl	80117d8 <_vfprintf_r>
 8012c7e:	1e05      	subs	r5, r0, #0
 8012c80:	db07      	blt.n	8012c92 <__sbprintf+0x62>
 8012c82:	4669      	mov	r1, sp
 8012c84:	4630      	mov	r0, r6
 8012c86:	f000 fd95 	bl	80137b4 <_fflush_r>
 8012c8a:	2800      	cmp	r0, #0
 8012c8c:	bf18      	it	ne
 8012c8e:	f04f 35ff 	movne.w	r5, #4294967295
 8012c92:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8012c96:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8012c98:	065b      	lsls	r3, r3, #25
 8012c9a:	bf42      	ittt	mi
 8012c9c:	89a3      	ldrhmi	r3, [r4, #12]
 8012c9e:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8012ca2:	81a3      	strhmi	r3, [r4, #12]
 8012ca4:	f001 fa47 	bl	8014136 <__retarget_lock_close_recursive>
 8012ca8:	4628      	mov	r0, r5
 8012caa:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8012cae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012cb0 <__sprint_r>:
 8012cb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cb4:	6893      	ldr	r3, [r2, #8]
 8012cb6:	4680      	mov	r8, r0
 8012cb8:	460e      	mov	r6, r1
 8012cba:	4614      	mov	r4, r2
 8012cbc:	b343      	cbz	r3, 8012d10 <__sprint_r+0x60>
 8012cbe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8012cc0:	049d      	lsls	r5, r3, #18
 8012cc2:	d522      	bpl.n	8012d0a <__sprint_r+0x5a>
 8012cc4:	6815      	ldr	r5, [r2, #0]
 8012cc6:	68a0      	ldr	r0, [r4, #8]
 8012cc8:	3508      	adds	r5, #8
 8012cca:	b928      	cbnz	r0, 8012cd8 <__sprint_r+0x28>
 8012ccc:	2300      	movs	r3, #0
 8012cce:	60a3      	str	r3, [r4, #8]
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	6063      	str	r3, [r4, #4]
 8012cd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd8:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8012cdc:	f04f 0900 	mov.w	r9, #0
 8012ce0:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8012ce4:	45ca      	cmp	sl, r9
 8012ce6:	dc05      	bgt.n	8012cf4 <__sprint_r+0x44>
 8012ce8:	68a3      	ldr	r3, [r4, #8]
 8012cea:	f027 0703 	bic.w	r7, r7, #3
 8012cee:	1bdb      	subs	r3, r3, r7
 8012cf0:	60a3      	str	r3, [r4, #8]
 8012cf2:	e7e8      	b.n	8012cc6 <__sprint_r+0x16>
 8012cf4:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8012cf8:	4632      	mov	r2, r6
 8012cfa:	4640      	mov	r0, r8
 8012cfc:	f001 f931 	bl	8013f62 <_fputwc_r>
 8012d00:	1c43      	adds	r3, r0, #1
 8012d02:	d0e3      	beq.n	8012ccc <__sprint_r+0x1c>
 8012d04:	f109 0901 	add.w	r9, r9, #1
 8012d08:	e7ec      	b.n	8012ce4 <__sprint_r+0x34>
 8012d0a:	f000 fe1d 	bl	8013948 <__sfvwrite_r>
 8012d0e:	e7dd      	b.n	8012ccc <__sprint_r+0x1c>
 8012d10:	4618      	mov	r0, r3
 8012d12:	e7dd      	b.n	8012cd0 <__sprint_r+0x20>

08012d14 <_vfiprintf_r>:
 8012d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d18:	b0bb      	sub	sp, #236	@ 0xec
 8012d1a:	460f      	mov	r7, r1
 8012d1c:	4693      	mov	fp, r2
 8012d1e:	461c      	mov	r4, r3
 8012d20:	461d      	mov	r5, r3
 8012d22:	9000      	str	r0, [sp, #0]
 8012d24:	b118      	cbz	r0, 8012d2e <_vfiprintf_r+0x1a>
 8012d26:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8012d28:	b90b      	cbnz	r3, 8012d2e <_vfiprintf_r+0x1a>
 8012d2a:	f000 fdf5 	bl	8013918 <__sinit>
 8012d2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012d30:	07db      	lsls	r3, r3, #31
 8012d32:	d405      	bmi.n	8012d40 <_vfiprintf_r+0x2c>
 8012d34:	89bb      	ldrh	r3, [r7, #12]
 8012d36:	059e      	lsls	r6, r3, #22
 8012d38:	d402      	bmi.n	8012d40 <_vfiprintf_r+0x2c>
 8012d3a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012d3c:	f001 f9fc 	bl	8014138 <__retarget_lock_acquire_recursive>
 8012d40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012d44:	0498      	lsls	r0, r3, #18
 8012d46:	d406      	bmi.n	8012d56 <_vfiprintf_r+0x42>
 8012d48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012d4c:	81bb      	strh	r3, [r7, #12]
 8012d4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012d50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012d54:	667b      	str	r3, [r7, #100]	@ 0x64
 8012d56:	89bb      	ldrh	r3, [r7, #12]
 8012d58:	0719      	lsls	r1, r3, #28
 8012d5a:	d501      	bpl.n	8012d60 <_vfiprintf_r+0x4c>
 8012d5c:	693b      	ldr	r3, [r7, #16]
 8012d5e:	b9ab      	cbnz	r3, 8012d8c <_vfiprintf_r+0x78>
 8012d60:	9800      	ldr	r0, [sp, #0]
 8012d62:	4639      	mov	r1, r7
 8012d64:	f001 f866 	bl	8013e34 <__swsetup_r>
 8012d68:	b180      	cbz	r0, 8012d8c <_vfiprintf_r+0x78>
 8012d6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012d6c:	07da      	lsls	r2, r3, #31
 8012d6e:	d506      	bpl.n	8012d7e <_vfiprintf_r+0x6a>
 8012d70:	f04f 33ff 	mov.w	r3, #4294967295
 8012d74:	9303      	str	r3, [sp, #12]
 8012d76:	9803      	ldr	r0, [sp, #12]
 8012d78:	b03b      	add	sp, #236	@ 0xec
 8012d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d7e:	89bb      	ldrh	r3, [r7, #12]
 8012d80:	059b      	lsls	r3, r3, #22
 8012d82:	d4f5      	bmi.n	8012d70 <_vfiprintf_r+0x5c>
 8012d84:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012d86:	f001 f9d8 	bl	801413a <__retarget_lock_release_recursive>
 8012d8a:	e7f1      	b.n	8012d70 <_vfiprintf_r+0x5c>
 8012d8c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012d90:	f003 021a 	and.w	r2, r3, #26
 8012d94:	2a0a      	cmp	r2, #10
 8012d96:	d114      	bne.n	8012dc2 <_vfiprintf_r+0xae>
 8012d98:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8012d9c:	2a00      	cmp	r2, #0
 8012d9e:	db10      	blt.n	8012dc2 <_vfiprintf_r+0xae>
 8012da0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012da2:	07d6      	lsls	r6, r2, #31
 8012da4:	d404      	bmi.n	8012db0 <_vfiprintf_r+0x9c>
 8012da6:	059d      	lsls	r5, r3, #22
 8012da8:	d402      	bmi.n	8012db0 <_vfiprintf_r+0x9c>
 8012daa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012dac:	f001 f9c5 	bl	801413a <__retarget_lock_release_recursive>
 8012db0:	9800      	ldr	r0, [sp, #0]
 8012db2:	4623      	mov	r3, r4
 8012db4:	465a      	mov	r2, fp
 8012db6:	4639      	mov	r1, r7
 8012db8:	b03b      	add	sp, #236	@ 0xec
 8012dba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dbe:	f000 bc31 	b.w	8013624 <__sbprintf>
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8012dc8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8012dcc:	ae11      	add	r6, sp, #68	@ 0x44
 8012dce:	960e      	str	r6, [sp, #56]	@ 0x38
 8012dd0:	9307      	str	r3, [sp, #28]
 8012dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dd4:	9303      	str	r3, [sp, #12]
 8012dd6:	465b      	mov	r3, fp
 8012dd8:	461c      	mov	r4, r3
 8012dda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012dde:	b10a      	cbz	r2, 8012de4 <_vfiprintf_r+0xd0>
 8012de0:	2a25      	cmp	r2, #37	@ 0x25
 8012de2:	d1f9      	bne.n	8012dd8 <_vfiprintf_r+0xc4>
 8012de4:	ebb4 080b 	subs.w	r8, r4, fp
 8012de8:	d00d      	beq.n	8012e06 <_vfiprintf_r+0xf2>
 8012dea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012dec:	4443      	add	r3, r8
 8012dee:	9310      	str	r3, [sp, #64]	@ 0x40
 8012df0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012df2:	3301      	adds	r3, #1
 8012df4:	2b07      	cmp	r3, #7
 8012df6:	e9c6 b800 	strd	fp, r8, [r6]
 8012dfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012dfc:	dc75      	bgt.n	8012eea <_vfiprintf_r+0x1d6>
 8012dfe:	3608      	adds	r6, #8
 8012e00:	9b03      	ldr	r3, [sp, #12]
 8012e02:	4443      	add	r3, r8
 8012e04:	9303      	str	r3, [sp, #12]
 8012e06:	7823      	ldrb	r3, [r4, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	f000 83cd 	beq.w	80135a8 <_vfiprintf_r+0x894>
 8012e0e:	2300      	movs	r3, #0
 8012e10:	f04f 32ff 	mov.w	r2, #4294967295
 8012e14:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8012e18:	3401      	adds	r4, #1
 8012e1a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8012e1e:	469a      	mov	sl, r3
 8012e20:	46a3      	mov	fp, r4
 8012e22:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8012e26:	f1a3 0220 	sub.w	r2, r3, #32
 8012e2a:	2a5a      	cmp	r2, #90	@ 0x5a
 8012e2c:	f200 8316 	bhi.w	801345c <_vfiprintf_r+0x748>
 8012e30:	e8df f012 	tbh	[pc, r2, lsl #1]
 8012e34:	0314009a 	.word	0x0314009a
 8012e38:	00a20314 	.word	0x00a20314
 8012e3c:	03140314 	.word	0x03140314
 8012e40:	00820314 	.word	0x00820314
 8012e44:	03140314 	.word	0x03140314
 8012e48:	00af00a5 	.word	0x00af00a5
 8012e4c:	00ac0314 	.word	0x00ac0314
 8012e50:	031400b1 	.word	0x031400b1
 8012e54:	00d000cd 	.word	0x00d000cd
 8012e58:	00d000d0 	.word	0x00d000d0
 8012e5c:	00d000d0 	.word	0x00d000d0
 8012e60:	00d000d0 	.word	0x00d000d0
 8012e64:	00d000d0 	.word	0x00d000d0
 8012e68:	03140314 	.word	0x03140314
 8012e6c:	03140314 	.word	0x03140314
 8012e70:	03140314 	.word	0x03140314
 8012e74:	03140314 	.word	0x03140314
 8012e78:	00f70314 	.word	0x00f70314
 8012e7c:	03140104 	.word	0x03140104
 8012e80:	03140314 	.word	0x03140314
 8012e84:	03140314 	.word	0x03140314
 8012e88:	03140314 	.word	0x03140314
 8012e8c:	03140314 	.word	0x03140314
 8012e90:	01520314 	.word	0x01520314
 8012e94:	03140314 	.word	0x03140314
 8012e98:	019a0314 	.word	0x019a0314
 8012e9c:	027a0314 	.word	0x027a0314
 8012ea0:	03140314 	.word	0x03140314
 8012ea4:	0314029a 	.word	0x0314029a
 8012ea8:	03140314 	.word	0x03140314
 8012eac:	03140314 	.word	0x03140314
 8012eb0:	03140314 	.word	0x03140314
 8012eb4:	03140314 	.word	0x03140314
 8012eb8:	00f70314 	.word	0x00f70314
 8012ebc:	03140106 	.word	0x03140106
 8012ec0:	03140314 	.word	0x03140314
 8012ec4:	010600e0 	.word	0x010600e0
 8012ec8:	031400f1 	.word	0x031400f1
 8012ecc:	031400eb 	.word	0x031400eb
 8012ed0:	01540132 	.word	0x01540132
 8012ed4:	00f10189 	.word	0x00f10189
 8012ed8:	019a0314 	.word	0x019a0314
 8012edc:	027c0098 	.word	0x027c0098
 8012ee0:	03140314 	.word	0x03140314
 8012ee4:	03140065 	.word	0x03140065
 8012ee8:	0098      	.short	0x0098
 8012eea:	9800      	ldr	r0, [sp, #0]
 8012eec:	aa0e      	add	r2, sp, #56	@ 0x38
 8012eee:	4639      	mov	r1, r7
 8012ef0:	f7ff fede 	bl	8012cb0 <__sprint_r>
 8012ef4:	2800      	cmp	r0, #0
 8012ef6:	f040 8336 	bne.w	8013566 <_vfiprintf_r+0x852>
 8012efa:	ae11      	add	r6, sp, #68	@ 0x44
 8012efc:	e780      	b.n	8012e00 <_vfiprintf_r+0xec>
 8012efe:	4a99      	ldr	r2, [pc, #612]	@ (8013164 <_vfiprintf_r+0x450>)
 8012f00:	9205      	str	r2, [sp, #20]
 8012f02:	f01a 0220 	ands.w	r2, sl, #32
 8012f06:	f000 8231 	beq.w	801336c <_vfiprintf_r+0x658>
 8012f0a:	3507      	adds	r5, #7
 8012f0c:	f025 0507 	bic.w	r5, r5, #7
 8012f10:	46a8      	mov	r8, r5
 8012f12:	686d      	ldr	r5, [r5, #4]
 8012f14:	f858 4b08 	ldr.w	r4, [r8], #8
 8012f18:	f01a 0f01 	tst.w	sl, #1
 8012f1c:	d009      	beq.n	8012f32 <_vfiprintf_r+0x21e>
 8012f1e:	ea54 0205 	orrs.w	r2, r4, r5
 8012f22:	bf1f      	itttt	ne
 8012f24:	2230      	movne	r2, #48	@ 0x30
 8012f26:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8012f2a:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8012f2e:	f04a 0a02 	orrne.w	sl, sl, #2
 8012f32:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8012f36:	e112      	b.n	801315e <_vfiprintf_r+0x44a>
 8012f38:	9800      	ldr	r0, [sp, #0]
 8012f3a:	f001 f887 	bl	801404c <_localeconv_r>
 8012f3e:	6843      	ldr	r3, [r0, #4]
 8012f40:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f42:	4618      	mov	r0, r3
 8012f44:	f7ed f9b4 	bl	80002b0 <strlen>
 8012f48:	9007      	str	r0, [sp, #28]
 8012f4a:	9800      	ldr	r0, [sp, #0]
 8012f4c:	f001 f87e 	bl	801404c <_localeconv_r>
 8012f50:	6883      	ldr	r3, [r0, #8]
 8012f52:	9306      	str	r3, [sp, #24]
 8012f54:	9b07      	ldr	r3, [sp, #28]
 8012f56:	b12b      	cbz	r3, 8012f64 <_vfiprintf_r+0x250>
 8012f58:	9b06      	ldr	r3, [sp, #24]
 8012f5a:	b11b      	cbz	r3, 8012f64 <_vfiprintf_r+0x250>
 8012f5c:	781b      	ldrb	r3, [r3, #0]
 8012f5e:	b10b      	cbz	r3, 8012f64 <_vfiprintf_r+0x250>
 8012f60:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8012f64:	465c      	mov	r4, fp
 8012f66:	e75b      	b.n	8012e20 <_vfiprintf_r+0x10c>
 8012f68:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d1f9      	bne.n	8012f64 <_vfiprintf_r+0x250>
 8012f70:	2320      	movs	r3, #32
 8012f72:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8012f76:	e7f5      	b.n	8012f64 <_vfiprintf_r+0x250>
 8012f78:	f04a 0a01 	orr.w	sl, sl, #1
 8012f7c:	e7f2      	b.n	8012f64 <_vfiprintf_r+0x250>
 8012f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f82:	9302      	str	r3, [sp, #8]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	daed      	bge.n	8012f64 <_vfiprintf_r+0x250>
 8012f88:	425b      	negs	r3, r3
 8012f8a:	9302      	str	r3, [sp, #8]
 8012f8c:	f04a 0a04 	orr.w	sl, sl, #4
 8012f90:	e7e8      	b.n	8012f64 <_vfiprintf_r+0x250>
 8012f92:	232b      	movs	r3, #43	@ 0x2b
 8012f94:	e7ed      	b.n	8012f72 <_vfiprintf_r+0x25e>
 8012f96:	465a      	mov	r2, fp
 8012f98:	f812 3b01 	ldrb.w	r3, [r2], #1
 8012f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f9e:	d112      	bne.n	8012fc6 <_vfiprintf_r+0x2b2>
 8012fa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8012fa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012fa8:	9301      	str	r3, [sp, #4]
 8012faa:	4693      	mov	fp, r2
 8012fac:	e7da      	b.n	8012f64 <_vfiprintf_r+0x250>
 8012fae:	9b01      	ldr	r3, [sp, #4]
 8012fb0:	fb00 1303 	mla	r3, r0, r3, r1
 8012fb4:	9301      	str	r3, [sp, #4]
 8012fb6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8012fba:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8012fbe:	2909      	cmp	r1, #9
 8012fc0:	d9f5      	bls.n	8012fae <_vfiprintf_r+0x29a>
 8012fc2:	4693      	mov	fp, r2
 8012fc4:	e72f      	b.n	8012e26 <_vfiprintf_r+0x112>
 8012fc6:	2100      	movs	r1, #0
 8012fc8:	9101      	str	r1, [sp, #4]
 8012fca:	200a      	movs	r0, #10
 8012fcc:	e7f5      	b.n	8012fba <_vfiprintf_r+0x2a6>
 8012fce:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8012fd2:	e7c7      	b.n	8012f64 <_vfiprintf_r+0x250>
 8012fd4:	2100      	movs	r1, #0
 8012fd6:	465a      	mov	r2, fp
 8012fd8:	9102      	str	r1, [sp, #8]
 8012fda:	200a      	movs	r0, #10
 8012fdc:	9902      	ldr	r1, [sp, #8]
 8012fde:	3b30      	subs	r3, #48	@ 0x30
 8012fe0:	fb00 3301 	mla	r3, r0, r1, r3
 8012fe4:	9302      	str	r3, [sp, #8]
 8012fe6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8012fea:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8012fee:	2909      	cmp	r1, #9
 8012ff0:	d9f4      	bls.n	8012fdc <_vfiprintf_r+0x2c8>
 8012ff2:	e7e6      	b.n	8012fc2 <_vfiprintf_r+0x2ae>
 8012ff4:	f89b 3000 	ldrb.w	r3, [fp]
 8012ff8:	2b68      	cmp	r3, #104	@ 0x68
 8012ffa:	bf06      	itte	eq
 8012ffc:	f10b 0b01 	addeq.w	fp, fp, #1
 8013000:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8013004:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8013008:	e7ac      	b.n	8012f64 <_vfiprintf_r+0x250>
 801300a:	f89b 3000 	ldrb.w	r3, [fp]
 801300e:	2b6c      	cmp	r3, #108	@ 0x6c
 8013010:	d104      	bne.n	801301c <_vfiprintf_r+0x308>
 8013012:	f10b 0b01 	add.w	fp, fp, #1
 8013016:	f04a 0a20 	orr.w	sl, sl, #32
 801301a:	e7a3      	b.n	8012f64 <_vfiprintf_r+0x250>
 801301c:	f04a 0a10 	orr.w	sl, sl, #16
 8013020:	e7a0      	b.n	8012f64 <_vfiprintf_r+0x250>
 8013022:	46a8      	mov	r8, r5
 8013024:	2400      	movs	r4, #0
 8013026:	f858 3b04 	ldr.w	r3, [r8], #4
 801302a:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 801302e:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8013032:	2301      	movs	r3, #1
 8013034:	9301      	str	r3, [sp, #4]
 8013036:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 801303a:	e0ab      	b.n	8013194 <_vfiprintf_r+0x480>
 801303c:	f04a 0a10 	orr.w	sl, sl, #16
 8013040:	f01a 0f20 	tst.w	sl, #32
 8013044:	d011      	beq.n	801306a <_vfiprintf_r+0x356>
 8013046:	3507      	adds	r5, #7
 8013048:	f025 0507 	bic.w	r5, r5, #7
 801304c:	46a8      	mov	r8, r5
 801304e:	686d      	ldr	r5, [r5, #4]
 8013050:	f858 4b08 	ldr.w	r4, [r8], #8
 8013054:	2d00      	cmp	r5, #0
 8013056:	da06      	bge.n	8013066 <_vfiprintf_r+0x352>
 8013058:	4264      	negs	r4, r4
 801305a:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 801305e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8013062:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8013066:	2301      	movs	r3, #1
 8013068:	e048      	b.n	80130fc <_vfiprintf_r+0x3e8>
 801306a:	46a8      	mov	r8, r5
 801306c:	f01a 0f10 	tst.w	sl, #16
 8013070:	f858 5b04 	ldr.w	r5, [r8], #4
 8013074:	d002      	beq.n	801307c <_vfiprintf_r+0x368>
 8013076:	462c      	mov	r4, r5
 8013078:	17ed      	asrs	r5, r5, #31
 801307a:	e7eb      	b.n	8013054 <_vfiprintf_r+0x340>
 801307c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8013080:	d003      	beq.n	801308a <_vfiprintf_r+0x376>
 8013082:	b22c      	sxth	r4, r5
 8013084:	f345 35c0 	sbfx	r5, r5, #15, #1
 8013088:	e7e4      	b.n	8013054 <_vfiprintf_r+0x340>
 801308a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 801308e:	d0f2      	beq.n	8013076 <_vfiprintf_r+0x362>
 8013090:	b26c      	sxtb	r4, r5
 8013092:	f345 15c0 	sbfx	r5, r5, #7, #1
 8013096:	e7dd      	b.n	8013054 <_vfiprintf_r+0x340>
 8013098:	f01a 0f20 	tst.w	sl, #32
 801309c:	d007      	beq.n	80130ae <_vfiprintf_r+0x39a>
 801309e:	9a03      	ldr	r2, [sp, #12]
 80130a0:	682b      	ldr	r3, [r5, #0]
 80130a2:	9903      	ldr	r1, [sp, #12]
 80130a4:	17d2      	asrs	r2, r2, #31
 80130a6:	e9c3 1200 	strd	r1, r2, [r3]
 80130aa:	3504      	adds	r5, #4
 80130ac:	e693      	b.n	8012dd6 <_vfiprintf_r+0xc2>
 80130ae:	f01a 0f10 	tst.w	sl, #16
 80130b2:	d003      	beq.n	80130bc <_vfiprintf_r+0x3a8>
 80130b4:	682b      	ldr	r3, [r5, #0]
 80130b6:	9a03      	ldr	r2, [sp, #12]
 80130b8:	601a      	str	r2, [r3, #0]
 80130ba:	e7f6      	b.n	80130aa <_vfiprintf_r+0x396>
 80130bc:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80130c0:	d003      	beq.n	80130ca <_vfiprintf_r+0x3b6>
 80130c2:	682b      	ldr	r3, [r5, #0]
 80130c4:	9a03      	ldr	r2, [sp, #12]
 80130c6:	801a      	strh	r2, [r3, #0]
 80130c8:	e7ef      	b.n	80130aa <_vfiprintf_r+0x396>
 80130ca:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80130ce:	d0f1      	beq.n	80130b4 <_vfiprintf_r+0x3a0>
 80130d0:	682b      	ldr	r3, [r5, #0]
 80130d2:	9a03      	ldr	r2, [sp, #12]
 80130d4:	701a      	strb	r2, [r3, #0]
 80130d6:	e7e8      	b.n	80130aa <_vfiprintf_r+0x396>
 80130d8:	f04a 0a10 	orr.w	sl, sl, #16
 80130dc:	f01a 0320 	ands.w	r3, sl, #32
 80130e0:	d01f      	beq.n	8013122 <_vfiprintf_r+0x40e>
 80130e2:	3507      	adds	r5, #7
 80130e4:	f025 0507 	bic.w	r5, r5, #7
 80130e8:	46a8      	mov	r8, r5
 80130ea:	686d      	ldr	r5, [r5, #4]
 80130ec:	f858 4b08 	ldr.w	r4, [r8], #8
 80130f0:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 80130f4:	2300      	movs	r3, #0
 80130f6:	2200      	movs	r2, #0
 80130f8:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 80130fc:	9a01      	ldr	r2, [sp, #4]
 80130fe:	3201      	adds	r2, #1
 8013100:	f000 825f 	beq.w	80135c2 <_vfiprintf_r+0x8ae>
 8013104:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8013108:	9204      	str	r2, [sp, #16]
 801310a:	ea54 0205 	orrs.w	r2, r4, r5
 801310e:	f040 825e 	bne.w	80135ce <_vfiprintf_r+0x8ba>
 8013112:	9a01      	ldr	r2, [sp, #4]
 8013114:	2a00      	cmp	r2, #0
 8013116:	f000 8198 	beq.w	801344a <_vfiprintf_r+0x736>
 801311a:	2b01      	cmp	r3, #1
 801311c:	f040 825a 	bne.w	80135d4 <_vfiprintf_r+0x8c0>
 8013120:	e13b      	b.n	801339a <_vfiprintf_r+0x686>
 8013122:	46a8      	mov	r8, r5
 8013124:	f01a 0510 	ands.w	r5, sl, #16
 8013128:	f858 4b04 	ldr.w	r4, [r8], #4
 801312c:	d001      	beq.n	8013132 <_vfiprintf_r+0x41e>
 801312e:	461d      	mov	r5, r3
 8013130:	e7de      	b.n	80130f0 <_vfiprintf_r+0x3dc>
 8013132:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8013136:	d001      	beq.n	801313c <_vfiprintf_r+0x428>
 8013138:	b2a4      	uxth	r4, r4
 801313a:	e7d9      	b.n	80130f0 <_vfiprintf_r+0x3dc>
 801313c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8013140:	d0d6      	beq.n	80130f0 <_vfiprintf_r+0x3dc>
 8013142:	b2e4      	uxtb	r4, r4
 8013144:	e7f3      	b.n	801312e <_vfiprintf_r+0x41a>
 8013146:	46a8      	mov	r8, r5
 8013148:	f647 0330 	movw	r3, #30768	@ 0x7830
 801314c:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8013150:	f858 4b04 	ldr.w	r4, [r8], #4
 8013154:	4b03      	ldr	r3, [pc, #12]	@ (8013164 <_vfiprintf_r+0x450>)
 8013156:	9305      	str	r3, [sp, #20]
 8013158:	2500      	movs	r5, #0
 801315a:	f04a 0a02 	orr.w	sl, sl, #2
 801315e:	2302      	movs	r3, #2
 8013160:	e7c9      	b.n	80130f6 <_vfiprintf_r+0x3e2>
 8013162:	bf00      	nop
 8013164:	0801d22d 	.word	0x0801d22d
 8013168:	9b01      	ldr	r3, [sp, #4]
 801316a:	46a8      	mov	r8, r5
 801316c:	1c5c      	adds	r4, r3, #1
 801316e:	f04f 0500 	mov.w	r5, #0
 8013172:	f858 9b04 	ldr.w	r9, [r8], #4
 8013176:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 801317a:	f000 80d0 	beq.w	801331e <_vfiprintf_r+0x60a>
 801317e:	461a      	mov	r2, r3
 8013180:	4629      	mov	r1, r5
 8013182:	4648      	mov	r0, r9
 8013184:	f7ed f844 	bl	8000210 <memchr>
 8013188:	4604      	mov	r4, r0
 801318a:	b118      	cbz	r0, 8013194 <_vfiprintf_r+0x480>
 801318c:	eba0 0309 	sub.w	r3, r0, r9
 8013190:	9301      	str	r3, [sp, #4]
 8013192:	462c      	mov	r4, r5
 8013194:	9b01      	ldr	r3, [sp, #4]
 8013196:	42a3      	cmp	r3, r4
 8013198:	bfb8      	it	lt
 801319a:	4623      	movlt	r3, r4
 801319c:	9304      	str	r3, [sp, #16]
 801319e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80131a2:	b113      	cbz	r3, 80131aa <_vfiprintf_r+0x496>
 80131a4:	9b04      	ldr	r3, [sp, #16]
 80131a6:	3301      	adds	r3, #1
 80131a8:	9304      	str	r3, [sp, #16]
 80131aa:	f01a 0302 	ands.w	r3, sl, #2
 80131ae:	9308      	str	r3, [sp, #32]
 80131b0:	bf1e      	ittt	ne
 80131b2:	9b04      	ldrne	r3, [sp, #16]
 80131b4:	3302      	addne	r3, #2
 80131b6:	9304      	strne	r3, [sp, #16]
 80131b8:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 80131bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80131be:	d11f      	bne.n	8013200 <_vfiprintf_r+0x4ec>
 80131c0:	9b02      	ldr	r3, [sp, #8]
 80131c2:	9a04      	ldr	r2, [sp, #16]
 80131c4:	1a9d      	subs	r5, r3, r2
 80131c6:	2d00      	cmp	r5, #0
 80131c8:	dd1a      	ble.n	8013200 <_vfiprintf_r+0x4ec>
 80131ca:	4ba9      	ldr	r3, [pc, #676]	@ (8013470 <_vfiprintf_r+0x75c>)
 80131cc:	6033      	str	r3, [r6, #0]
 80131ce:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 80131d2:	2d10      	cmp	r5, #16
 80131d4:	f102 0201 	add.w	r2, r2, #1
 80131d8:	f106 0008 	add.w	r0, r6, #8
 80131dc:	f300 814e 	bgt.w	801347c <_vfiprintf_r+0x768>
 80131e0:	6075      	str	r5, [r6, #4]
 80131e2:	2a07      	cmp	r2, #7
 80131e4:	4465      	add	r5, ip
 80131e6:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 80131ea:	f340 815a 	ble.w	80134a2 <_vfiprintf_r+0x78e>
 80131ee:	9800      	ldr	r0, [sp, #0]
 80131f0:	aa0e      	add	r2, sp, #56	@ 0x38
 80131f2:	4639      	mov	r1, r7
 80131f4:	f7ff fd5c 	bl	8012cb0 <__sprint_r>
 80131f8:	2800      	cmp	r0, #0
 80131fa:	f040 81b4 	bne.w	8013566 <_vfiprintf_r+0x852>
 80131fe:	ae11      	add	r6, sp, #68	@ 0x44
 8013200:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8013204:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8013208:	b161      	cbz	r1, 8013224 <_vfiprintf_r+0x510>
 801320a:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 801320e:	3301      	adds	r3, #1
 8013210:	6031      	str	r1, [r6, #0]
 8013212:	2101      	movs	r1, #1
 8013214:	440a      	add	r2, r1
 8013216:	2b07      	cmp	r3, #7
 8013218:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 801321c:	6071      	str	r1, [r6, #4]
 801321e:	f300 8142 	bgt.w	80134a6 <_vfiprintf_r+0x792>
 8013222:	3608      	adds	r6, #8
 8013224:	9908      	ldr	r1, [sp, #32]
 8013226:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 801322a:	b159      	cbz	r1, 8013244 <_vfiprintf_r+0x530>
 801322c:	a90d      	add	r1, sp, #52	@ 0x34
 801322e:	3301      	adds	r3, #1
 8013230:	6031      	str	r1, [r6, #0]
 8013232:	2102      	movs	r1, #2
 8013234:	440a      	add	r2, r1
 8013236:	2b07      	cmp	r3, #7
 8013238:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 801323c:	6071      	str	r1, [r6, #4]
 801323e:	f300 813b 	bgt.w	80134b8 <_vfiprintf_r+0x7a4>
 8013242:	3608      	adds	r6, #8
 8013244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013246:	2b80      	cmp	r3, #128	@ 0x80
 8013248:	d11f      	bne.n	801328a <_vfiprintf_r+0x576>
 801324a:	9b02      	ldr	r3, [sp, #8]
 801324c:	9a04      	ldr	r2, [sp, #16]
 801324e:	1a9d      	subs	r5, r3, r2
 8013250:	2d00      	cmp	r5, #0
 8013252:	dd1a      	ble.n	801328a <_vfiprintf_r+0x576>
 8013254:	4b87      	ldr	r3, [pc, #540]	@ (8013474 <_vfiprintf_r+0x760>)
 8013256:	6033      	str	r3, [r6, #0]
 8013258:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 801325c:	2d10      	cmp	r5, #16
 801325e:	f102 0201 	add.w	r2, r2, #1
 8013262:	f106 0008 	add.w	r0, r6, #8
 8013266:	f300 8130 	bgt.w	80134ca <_vfiprintf_r+0x7b6>
 801326a:	6075      	str	r5, [r6, #4]
 801326c:	2a07      	cmp	r2, #7
 801326e:	4465      	add	r5, ip
 8013270:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8013274:	f340 813c 	ble.w	80134f0 <_vfiprintf_r+0x7dc>
 8013278:	9800      	ldr	r0, [sp, #0]
 801327a:	aa0e      	add	r2, sp, #56	@ 0x38
 801327c:	4639      	mov	r1, r7
 801327e:	f7ff fd17 	bl	8012cb0 <__sprint_r>
 8013282:	2800      	cmp	r0, #0
 8013284:	f040 816f 	bne.w	8013566 <_vfiprintf_r+0x852>
 8013288:	ae11      	add	r6, sp, #68	@ 0x44
 801328a:	9b01      	ldr	r3, [sp, #4]
 801328c:	1ae4      	subs	r4, r4, r3
 801328e:	2c00      	cmp	r4, #0
 8013290:	dd1a      	ble.n	80132c8 <_vfiprintf_r+0x5b4>
 8013292:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8013296:	4877      	ldr	r0, [pc, #476]	@ (8013474 <_vfiprintf_r+0x760>)
 8013298:	6030      	str	r0, [r6, #0]
 801329a:	2c10      	cmp	r4, #16
 801329c:	f103 0301 	add.w	r3, r3, #1
 80132a0:	f106 0108 	add.w	r1, r6, #8
 80132a4:	f300 8126 	bgt.w	80134f4 <_vfiprintf_r+0x7e0>
 80132a8:	6074      	str	r4, [r6, #4]
 80132aa:	2b07      	cmp	r3, #7
 80132ac:	4414      	add	r4, r2
 80132ae:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 80132b2:	f340 8130 	ble.w	8013516 <_vfiprintf_r+0x802>
 80132b6:	9800      	ldr	r0, [sp, #0]
 80132b8:	aa0e      	add	r2, sp, #56	@ 0x38
 80132ba:	4639      	mov	r1, r7
 80132bc:	f7ff fcf8 	bl	8012cb0 <__sprint_r>
 80132c0:	2800      	cmp	r0, #0
 80132c2:	f040 8150 	bne.w	8013566 <_vfiprintf_r+0x852>
 80132c6:	ae11      	add	r6, sp, #68	@ 0x44
 80132c8:	9b01      	ldr	r3, [sp, #4]
 80132ca:	9a01      	ldr	r2, [sp, #4]
 80132cc:	6073      	str	r3, [r6, #4]
 80132ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80132d0:	f8c6 9000 	str.w	r9, [r6]
 80132d4:	4413      	add	r3, r2
 80132d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80132d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132da:	3301      	adds	r3, #1
 80132dc:	2b07      	cmp	r3, #7
 80132de:	930f      	str	r3, [sp, #60]	@ 0x3c
 80132e0:	f300 811b 	bgt.w	801351a <_vfiprintf_r+0x806>
 80132e4:	f106 0308 	add.w	r3, r6, #8
 80132e8:	f01a 0f04 	tst.w	sl, #4
 80132ec:	f040 811d 	bne.w	801352a <_vfiprintf_r+0x816>
 80132f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80132f4:	9904      	ldr	r1, [sp, #16]
 80132f6:	428a      	cmp	r2, r1
 80132f8:	bfac      	ite	ge
 80132fa:	189b      	addge	r3, r3, r2
 80132fc:	185b      	addlt	r3, r3, r1
 80132fe:	9303      	str	r3, [sp, #12]
 8013300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013302:	b13b      	cbz	r3, 8013314 <_vfiprintf_r+0x600>
 8013304:	9800      	ldr	r0, [sp, #0]
 8013306:	aa0e      	add	r2, sp, #56	@ 0x38
 8013308:	4639      	mov	r1, r7
 801330a:	f7ff fcd1 	bl	8012cb0 <__sprint_r>
 801330e:	2800      	cmp	r0, #0
 8013310:	f040 8129 	bne.w	8013566 <_vfiprintf_r+0x852>
 8013314:	2300      	movs	r3, #0
 8013316:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013318:	4645      	mov	r5, r8
 801331a:	ae11      	add	r6, sp, #68	@ 0x44
 801331c:	e55b      	b.n	8012dd6 <_vfiprintf_r+0xc2>
 801331e:	4648      	mov	r0, r9
 8013320:	f7ec ffc6 	bl	80002b0 <strlen>
 8013324:	9001      	str	r0, [sp, #4]
 8013326:	e734      	b.n	8013192 <_vfiprintf_r+0x47e>
 8013328:	f04a 0a10 	orr.w	sl, sl, #16
 801332c:	f01a 0320 	ands.w	r3, sl, #32
 8013330:	d008      	beq.n	8013344 <_vfiprintf_r+0x630>
 8013332:	3507      	adds	r5, #7
 8013334:	f025 0507 	bic.w	r5, r5, #7
 8013338:	46a8      	mov	r8, r5
 801333a:	686d      	ldr	r5, [r5, #4]
 801333c:	f858 4b08 	ldr.w	r4, [r8], #8
 8013340:	2301      	movs	r3, #1
 8013342:	e6d8      	b.n	80130f6 <_vfiprintf_r+0x3e2>
 8013344:	46a8      	mov	r8, r5
 8013346:	f01a 0510 	ands.w	r5, sl, #16
 801334a:	f858 4b04 	ldr.w	r4, [r8], #4
 801334e:	d001      	beq.n	8013354 <_vfiprintf_r+0x640>
 8013350:	461d      	mov	r5, r3
 8013352:	e7f5      	b.n	8013340 <_vfiprintf_r+0x62c>
 8013354:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8013358:	d001      	beq.n	801335e <_vfiprintf_r+0x64a>
 801335a:	b2a4      	uxth	r4, r4
 801335c:	e7f0      	b.n	8013340 <_vfiprintf_r+0x62c>
 801335e:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8013362:	d0ed      	beq.n	8013340 <_vfiprintf_r+0x62c>
 8013364:	b2e4      	uxtb	r4, r4
 8013366:	e7f3      	b.n	8013350 <_vfiprintf_r+0x63c>
 8013368:	4a43      	ldr	r2, [pc, #268]	@ (8013478 <_vfiprintf_r+0x764>)
 801336a:	e5c9      	b.n	8012f00 <_vfiprintf_r+0x1ec>
 801336c:	46a8      	mov	r8, r5
 801336e:	f01a 0510 	ands.w	r5, sl, #16
 8013372:	f858 4b04 	ldr.w	r4, [r8], #4
 8013376:	d001      	beq.n	801337c <_vfiprintf_r+0x668>
 8013378:	4615      	mov	r5, r2
 801337a:	e5cd      	b.n	8012f18 <_vfiprintf_r+0x204>
 801337c:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8013380:	d001      	beq.n	8013386 <_vfiprintf_r+0x672>
 8013382:	b2a4      	uxth	r4, r4
 8013384:	e5c8      	b.n	8012f18 <_vfiprintf_r+0x204>
 8013386:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 801338a:	f43f adc5 	beq.w	8012f18 <_vfiprintf_r+0x204>
 801338e:	b2e4      	uxtb	r4, r4
 8013390:	e7f2      	b.n	8013378 <_vfiprintf_r+0x664>
 8013392:	2c0a      	cmp	r4, #10
 8013394:	f175 0300 	sbcs.w	r3, r5, #0
 8013398:	d206      	bcs.n	80133a8 <_vfiprintf_r+0x694>
 801339a:	3430      	adds	r4, #48	@ 0x30
 801339c:	b2e4      	uxtb	r4, r4
 801339e:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 80133a2:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 80133a6:	e131      	b.n	801360c <_vfiprintf_r+0x8f8>
 80133a8:	ab3a      	add	r3, sp, #232	@ 0xe8
 80133aa:	9308      	str	r3, [sp, #32]
 80133ac:	9b04      	ldr	r3, [sp, #16]
 80133ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80133b2:	f04f 0a00 	mov.w	sl, #0
 80133b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80133b8:	220a      	movs	r2, #10
 80133ba:	2300      	movs	r3, #0
 80133bc:	4620      	mov	r0, r4
 80133be:	4629      	mov	r1, r5
 80133c0:	f7ed fc12 	bl	8000be8 <__aeabi_uldivmod>
 80133c4:	460b      	mov	r3, r1
 80133c6:	9908      	ldr	r1, [sp, #32]
 80133c8:	900b      	str	r0, [sp, #44]	@ 0x2c
 80133ca:	3230      	adds	r2, #48	@ 0x30
 80133cc:	f801 2c01 	strb.w	r2, [r1, #-1]
 80133d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80133d2:	f101 39ff 	add.w	r9, r1, #4294967295
 80133d6:	f10a 0a01 	add.w	sl, sl, #1
 80133da:	b1e2      	cbz	r2, 8013416 <_vfiprintf_r+0x702>
 80133dc:	9a06      	ldr	r2, [sp, #24]
 80133de:	7812      	ldrb	r2, [r2, #0]
 80133e0:	4552      	cmp	r2, sl
 80133e2:	d118      	bne.n	8013416 <_vfiprintf_r+0x702>
 80133e4:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 80133e8:	d015      	beq.n	8013416 <_vfiprintf_r+0x702>
 80133ea:	2c0a      	cmp	r4, #10
 80133ec:	f175 0200 	sbcs.w	r2, r5, #0
 80133f0:	d311      	bcc.n	8013416 <_vfiprintf_r+0x702>
 80133f2:	9308      	str	r3, [sp, #32]
 80133f4:	9b07      	ldr	r3, [sp, #28]
 80133f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80133f8:	eba9 0903 	sub.w	r9, r9, r3
 80133fc:	461a      	mov	r2, r3
 80133fe:	4648      	mov	r0, r9
 8013400:	f000 fe0a 	bl	8014018 <strncpy>
 8013404:	9b06      	ldr	r3, [sp, #24]
 8013406:	785a      	ldrb	r2, [r3, #1]
 8013408:	9b08      	ldr	r3, [sp, #32]
 801340a:	b172      	cbz	r2, 801342a <_vfiprintf_r+0x716>
 801340c:	9a06      	ldr	r2, [sp, #24]
 801340e:	3201      	adds	r2, #1
 8013410:	9206      	str	r2, [sp, #24]
 8013412:	f04f 0a00 	mov.w	sl, #0
 8013416:	2c0a      	cmp	r4, #10
 8013418:	f175 0500 	sbcs.w	r5, r5, #0
 801341c:	f0c0 80f6 	bcc.w	801360c <_vfiprintf_r+0x8f8>
 8013420:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013422:	f8cd 9020 	str.w	r9, [sp, #32]
 8013426:	461d      	mov	r5, r3
 8013428:	e7c6      	b.n	80133b8 <_vfiprintf_r+0x6a4>
 801342a:	4692      	mov	sl, r2
 801342c:	e7f3      	b.n	8013416 <_vfiprintf_r+0x702>
 801342e:	f004 030f 	and.w	r3, r4, #15
 8013432:	9a05      	ldr	r2, [sp, #20]
 8013434:	0924      	lsrs	r4, r4, #4
 8013436:	5cd3      	ldrb	r3, [r2, r3]
 8013438:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801343c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8013440:	092d      	lsrs	r5, r5, #4
 8013442:	ea54 0305 	orrs.w	r3, r4, r5
 8013446:	d1f2      	bne.n	801342e <_vfiprintf_r+0x71a>
 8013448:	e0e0      	b.n	801360c <_vfiprintf_r+0x8f8>
 801344a:	b923      	cbnz	r3, 8013456 <_vfiprintf_r+0x742>
 801344c:	f01a 0f01 	tst.w	sl, #1
 8013450:	d001      	beq.n	8013456 <_vfiprintf_r+0x742>
 8013452:	2430      	movs	r4, #48	@ 0x30
 8013454:	e7a3      	b.n	801339e <_vfiprintf_r+0x68a>
 8013456:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 801345a:	e0d7      	b.n	801360c <_vfiprintf_r+0x8f8>
 801345c:	2b00      	cmp	r3, #0
 801345e:	f000 80a3 	beq.w	80135a8 <_vfiprintf_r+0x894>
 8013462:	2400      	movs	r4, #0
 8013464:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8013468:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 801346c:	46a8      	mov	r8, r5
 801346e:	e5e0      	b.n	8013032 <_vfiprintf_r+0x31e>
 8013470:	0801d281 	.word	0x0801d281
 8013474:	0801d271 	.word	0x0801d271
 8013478:	0801d23e 	.word	0x0801d23e
 801347c:	2110      	movs	r1, #16
 801347e:	6071      	str	r1, [r6, #4]
 8013480:	2a07      	cmp	r2, #7
 8013482:	4461      	add	r1, ip
 8013484:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8013488:	dd08      	ble.n	801349c <_vfiprintf_r+0x788>
 801348a:	9800      	ldr	r0, [sp, #0]
 801348c:	aa0e      	add	r2, sp, #56	@ 0x38
 801348e:	4639      	mov	r1, r7
 8013490:	f7ff fc0e 	bl	8012cb0 <__sprint_r>
 8013494:	2800      	cmp	r0, #0
 8013496:	d166      	bne.n	8013566 <_vfiprintf_r+0x852>
 8013498:	4b60      	ldr	r3, [pc, #384]	@ (801361c <_vfiprintf_r+0x908>)
 801349a:	a811      	add	r0, sp, #68	@ 0x44
 801349c:	3d10      	subs	r5, #16
 801349e:	4606      	mov	r6, r0
 80134a0:	e694      	b.n	80131cc <_vfiprintf_r+0x4b8>
 80134a2:	4606      	mov	r6, r0
 80134a4:	e6ac      	b.n	8013200 <_vfiprintf_r+0x4ec>
 80134a6:	9800      	ldr	r0, [sp, #0]
 80134a8:	aa0e      	add	r2, sp, #56	@ 0x38
 80134aa:	4639      	mov	r1, r7
 80134ac:	f7ff fc00 	bl	8012cb0 <__sprint_r>
 80134b0:	2800      	cmp	r0, #0
 80134b2:	d158      	bne.n	8013566 <_vfiprintf_r+0x852>
 80134b4:	ae11      	add	r6, sp, #68	@ 0x44
 80134b6:	e6b5      	b.n	8013224 <_vfiprintf_r+0x510>
 80134b8:	9800      	ldr	r0, [sp, #0]
 80134ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80134bc:	4639      	mov	r1, r7
 80134be:	f7ff fbf7 	bl	8012cb0 <__sprint_r>
 80134c2:	2800      	cmp	r0, #0
 80134c4:	d14f      	bne.n	8013566 <_vfiprintf_r+0x852>
 80134c6:	ae11      	add	r6, sp, #68	@ 0x44
 80134c8:	e6bc      	b.n	8013244 <_vfiprintf_r+0x530>
 80134ca:	2110      	movs	r1, #16
 80134cc:	6071      	str	r1, [r6, #4]
 80134ce:	2a07      	cmp	r2, #7
 80134d0:	4461      	add	r1, ip
 80134d2:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80134d6:	dd08      	ble.n	80134ea <_vfiprintf_r+0x7d6>
 80134d8:	9800      	ldr	r0, [sp, #0]
 80134da:	aa0e      	add	r2, sp, #56	@ 0x38
 80134dc:	4639      	mov	r1, r7
 80134de:	f7ff fbe7 	bl	8012cb0 <__sprint_r>
 80134e2:	2800      	cmp	r0, #0
 80134e4:	d13f      	bne.n	8013566 <_vfiprintf_r+0x852>
 80134e6:	4b4e      	ldr	r3, [pc, #312]	@ (8013620 <_vfiprintf_r+0x90c>)
 80134e8:	a811      	add	r0, sp, #68	@ 0x44
 80134ea:	3d10      	subs	r5, #16
 80134ec:	4606      	mov	r6, r0
 80134ee:	e6b2      	b.n	8013256 <_vfiprintf_r+0x542>
 80134f0:	4606      	mov	r6, r0
 80134f2:	e6ca      	b.n	801328a <_vfiprintf_r+0x576>
 80134f4:	2010      	movs	r0, #16
 80134f6:	4402      	add	r2, r0
 80134f8:	2b07      	cmp	r3, #7
 80134fa:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 80134fe:	6070      	str	r0, [r6, #4]
 8013500:	dd06      	ble.n	8013510 <_vfiprintf_r+0x7fc>
 8013502:	9800      	ldr	r0, [sp, #0]
 8013504:	aa0e      	add	r2, sp, #56	@ 0x38
 8013506:	4639      	mov	r1, r7
 8013508:	f7ff fbd2 	bl	8012cb0 <__sprint_r>
 801350c:	bb58      	cbnz	r0, 8013566 <_vfiprintf_r+0x852>
 801350e:	a911      	add	r1, sp, #68	@ 0x44
 8013510:	3c10      	subs	r4, #16
 8013512:	460e      	mov	r6, r1
 8013514:	e6bd      	b.n	8013292 <_vfiprintf_r+0x57e>
 8013516:	460e      	mov	r6, r1
 8013518:	e6d6      	b.n	80132c8 <_vfiprintf_r+0x5b4>
 801351a:	9800      	ldr	r0, [sp, #0]
 801351c:	aa0e      	add	r2, sp, #56	@ 0x38
 801351e:	4639      	mov	r1, r7
 8013520:	f7ff fbc6 	bl	8012cb0 <__sprint_r>
 8013524:	b9f8      	cbnz	r0, 8013566 <_vfiprintf_r+0x852>
 8013526:	ab11      	add	r3, sp, #68	@ 0x44
 8013528:	e6de      	b.n	80132e8 <_vfiprintf_r+0x5d4>
 801352a:	9a02      	ldr	r2, [sp, #8]
 801352c:	9904      	ldr	r1, [sp, #16]
 801352e:	1a54      	subs	r4, r2, r1
 8013530:	2c00      	cmp	r4, #0
 8013532:	f77f aedd 	ble.w	80132f0 <_vfiprintf_r+0x5dc>
 8013536:	4d39      	ldr	r5, [pc, #228]	@ (801361c <_vfiprintf_r+0x908>)
 8013538:	2610      	movs	r6, #16
 801353a:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 801353e:	2c10      	cmp	r4, #16
 8013540:	f102 0201 	add.w	r2, r2, #1
 8013544:	601d      	str	r5, [r3, #0]
 8013546:	dc1d      	bgt.n	8013584 <_vfiprintf_r+0x870>
 8013548:	605c      	str	r4, [r3, #4]
 801354a:	2a07      	cmp	r2, #7
 801354c:	440c      	add	r4, r1
 801354e:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8013552:	f77f aecd 	ble.w	80132f0 <_vfiprintf_r+0x5dc>
 8013556:	9800      	ldr	r0, [sp, #0]
 8013558:	aa0e      	add	r2, sp, #56	@ 0x38
 801355a:	4639      	mov	r1, r7
 801355c:	f7ff fba8 	bl	8012cb0 <__sprint_r>
 8013560:	2800      	cmp	r0, #0
 8013562:	f43f aec5 	beq.w	80132f0 <_vfiprintf_r+0x5dc>
 8013566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013568:	07d9      	lsls	r1, r3, #31
 801356a:	d405      	bmi.n	8013578 <_vfiprintf_r+0x864>
 801356c:	89bb      	ldrh	r3, [r7, #12]
 801356e:	059a      	lsls	r2, r3, #22
 8013570:	d402      	bmi.n	8013578 <_vfiprintf_r+0x864>
 8013572:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8013574:	f000 fde1 	bl	801413a <__retarget_lock_release_recursive>
 8013578:	89bb      	ldrh	r3, [r7, #12]
 801357a:	065b      	lsls	r3, r3, #25
 801357c:	f57f abfb 	bpl.w	8012d76 <_vfiprintf_r+0x62>
 8013580:	f7ff bbf6 	b.w	8012d70 <_vfiprintf_r+0x5c>
 8013584:	3110      	adds	r1, #16
 8013586:	2a07      	cmp	r2, #7
 8013588:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 801358c:	605e      	str	r6, [r3, #4]
 801358e:	dc02      	bgt.n	8013596 <_vfiprintf_r+0x882>
 8013590:	3308      	adds	r3, #8
 8013592:	3c10      	subs	r4, #16
 8013594:	e7d1      	b.n	801353a <_vfiprintf_r+0x826>
 8013596:	9800      	ldr	r0, [sp, #0]
 8013598:	aa0e      	add	r2, sp, #56	@ 0x38
 801359a:	4639      	mov	r1, r7
 801359c:	f7ff fb88 	bl	8012cb0 <__sprint_r>
 80135a0:	2800      	cmp	r0, #0
 80135a2:	d1e0      	bne.n	8013566 <_vfiprintf_r+0x852>
 80135a4:	ab11      	add	r3, sp, #68	@ 0x44
 80135a6:	e7f4      	b.n	8013592 <_vfiprintf_r+0x87e>
 80135a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80135aa:	b913      	cbnz	r3, 80135b2 <_vfiprintf_r+0x89e>
 80135ac:	2300      	movs	r3, #0
 80135ae:	930f      	str	r3, [sp, #60]	@ 0x3c
 80135b0:	e7d9      	b.n	8013566 <_vfiprintf_r+0x852>
 80135b2:	9800      	ldr	r0, [sp, #0]
 80135b4:	aa0e      	add	r2, sp, #56	@ 0x38
 80135b6:	4639      	mov	r1, r7
 80135b8:	f7ff fb7a 	bl	8012cb0 <__sprint_r>
 80135bc:	2800      	cmp	r0, #0
 80135be:	d0f5      	beq.n	80135ac <_vfiprintf_r+0x898>
 80135c0:	e7d1      	b.n	8013566 <_vfiprintf_r+0x852>
 80135c2:	ea54 0205 	orrs.w	r2, r4, r5
 80135c6:	f8cd a010 	str.w	sl, [sp, #16]
 80135ca:	f43f ada6 	beq.w	801311a <_vfiprintf_r+0x406>
 80135ce:	2b01      	cmp	r3, #1
 80135d0:	f43f aedf 	beq.w	8013392 <_vfiprintf_r+0x67e>
 80135d4:	2b02      	cmp	r3, #2
 80135d6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 80135da:	f43f af28 	beq.w	801342e <_vfiprintf_r+0x71a>
 80135de:	f004 0307 	and.w	r3, r4, #7
 80135e2:	08e4      	lsrs	r4, r4, #3
 80135e4:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 80135e8:	08ed      	lsrs	r5, r5, #3
 80135ea:	3330      	adds	r3, #48	@ 0x30
 80135ec:	ea54 0105 	orrs.w	r1, r4, r5
 80135f0:	464a      	mov	r2, r9
 80135f2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80135f6:	d1f2      	bne.n	80135de <_vfiprintf_r+0x8ca>
 80135f8:	9904      	ldr	r1, [sp, #16]
 80135fa:	07c8      	lsls	r0, r1, #31
 80135fc:	d506      	bpl.n	801360c <_vfiprintf_r+0x8f8>
 80135fe:	2b30      	cmp	r3, #48	@ 0x30
 8013600:	d004      	beq.n	801360c <_vfiprintf_r+0x8f8>
 8013602:	2330      	movs	r3, #48	@ 0x30
 8013604:	f809 3c01 	strb.w	r3, [r9, #-1]
 8013608:	f1a2 0902 	sub.w	r9, r2, #2
 801360c:	ab3a      	add	r3, sp, #232	@ 0xe8
 801360e:	eba3 0309 	sub.w	r3, r3, r9
 8013612:	9c01      	ldr	r4, [sp, #4]
 8013614:	f8dd a010 	ldr.w	sl, [sp, #16]
 8013618:	9301      	str	r3, [sp, #4]
 801361a:	e5bb      	b.n	8013194 <_vfiprintf_r+0x480>
 801361c:	0801d281 	.word	0x0801d281
 8013620:	0801d271 	.word	0x0801d271

08013624 <__sbprintf>:
 8013624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013626:	461f      	mov	r7, r3
 8013628:	898b      	ldrh	r3, [r1, #12]
 801362a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 801362e:	f023 0302 	bic.w	r3, r3, #2
 8013632:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013636:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8013638:	9319      	str	r3, [sp, #100]	@ 0x64
 801363a:	89cb      	ldrh	r3, [r1, #14]
 801363c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013640:	69cb      	ldr	r3, [r1, #28]
 8013642:	9307      	str	r3, [sp, #28]
 8013644:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8013646:	9309      	str	r3, [sp, #36]	@ 0x24
 8013648:	ab1a      	add	r3, sp, #104	@ 0x68
 801364a:	9300      	str	r3, [sp, #0]
 801364c:	9304      	str	r3, [sp, #16]
 801364e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013652:	4615      	mov	r5, r2
 8013654:	4606      	mov	r6, r0
 8013656:	9302      	str	r3, [sp, #8]
 8013658:	9305      	str	r3, [sp, #20]
 801365a:	a816      	add	r0, sp, #88	@ 0x58
 801365c:	2300      	movs	r3, #0
 801365e:	460c      	mov	r4, r1
 8013660:	9306      	str	r3, [sp, #24]
 8013662:	f000 fd67 	bl	8014134 <__retarget_lock_init_recursive>
 8013666:	462a      	mov	r2, r5
 8013668:	463b      	mov	r3, r7
 801366a:	4669      	mov	r1, sp
 801366c:	4630      	mov	r0, r6
 801366e:	f7ff fb51 	bl	8012d14 <_vfiprintf_r>
 8013672:	1e05      	subs	r5, r0, #0
 8013674:	db07      	blt.n	8013686 <__sbprintf+0x62>
 8013676:	4669      	mov	r1, sp
 8013678:	4630      	mov	r0, r6
 801367a:	f000 f89b 	bl	80137b4 <_fflush_r>
 801367e:	2800      	cmp	r0, #0
 8013680:	bf18      	it	ne
 8013682:	f04f 35ff 	movne.w	r5, #4294967295
 8013686:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 801368a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 801368c:	065b      	lsls	r3, r3, #25
 801368e:	bf42      	ittt	mi
 8013690:	89a3      	ldrhmi	r3, [r4, #12]
 8013692:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8013696:	81a3      	strhmi	r3, [r4, #12]
 8013698:	f000 fd4d 	bl	8014136 <__retarget_lock_close_recursive>
 801369c:	4628      	mov	r0, r5
 801369e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80136a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080136a4 <__sflush_r>:
 80136a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136a8:	4605      	mov	r5, r0
 80136aa:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80136ae:	0706      	lsls	r6, r0, #28
 80136b0:	460c      	mov	r4, r1
 80136b2:	d457      	bmi.n	8013764 <__sflush_r+0xc0>
 80136b4:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 80136b8:	818b      	strh	r3, [r1, #12]
 80136ba:	684b      	ldr	r3, [r1, #4]
 80136bc:	2b00      	cmp	r3, #0
 80136be:	dc02      	bgt.n	80136c6 <__sflush_r+0x22>
 80136c0:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	dd4c      	ble.n	8013760 <__sflush_r+0xbc>
 80136c6:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80136c8:	2e00      	cmp	r6, #0
 80136ca:	d049      	beq.n	8013760 <__sflush_r+0xbc>
 80136cc:	2300      	movs	r3, #0
 80136ce:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 80136d2:	682f      	ldr	r7, [r5, #0]
 80136d4:	69e1      	ldr	r1, [r4, #28]
 80136d6:	602b      	str	r3, [r5, #0]
 80136d8:	d034      	beq.n	8013744 <__sflush_r+0xa0>
 80136da:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80136dc:	89a3      	ldrh	r3, [r4, #12]
 80136de:	0759      	lsls	r1, r3, #29
 80136e0:	d505      	bpl.n	80136ee <__sflush_r+0x4a>
 80136e2:	6863      	ldr	r3, [r4, #4]
 80136e4:	1ad2      	subs	r2, r2, r3
 80136e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80136e8:	b10b      	cbz	r3, 80136ee <__sflush_r+0x4a>
 80136ea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80136ec:	1ad2      	subs	r2, r2, r3
 80136ee:	2300      	movs	r3, #0
 80136f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80136f2:	69e1      	ldr	r1, [r4, #28]
 80136f4:	4628      	mov	r0, r5
 80136f6:	47b0      	blx	r6
 80136f8:	1c43      	adds	r3, r0, #1
 80136fa:	d106      	bne.n	801370a <__sflush_r+0x66>
 80136fc:	682a      	ldr	r2, [r5, #0]
 80136fe:	2a1d      	cmp	r2, #29
 8013700:	d848      	bhi.n	8013794 <__sflush_r+0xf0>
 8013702:	4b2b      	ldr	r3, [pc, #172]	@ (80137b0 <__sflush_r+0x10c>)
 8013704:	4113      	asrs	r3, r2
 8013706:	07de      	lsls	r6, r3, #31
 8013708:	d444      	bmi.n	8013794 <__sflush_r+0xf0>
 801370a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801370e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8013712:	81a2      	strh	r2, [r4, #12]
 8013714:	2200      	movs	r2, #0
 8013716:	6062      	str	r2, [r4, #4]
 8013718:	04d9      	lsls	r1, r3, #19
 801371a:	6922      	ldr	r2, [r4, #16]
 801371c:	6022      	str	r2, [r4, #0]
 801371e:	d504      	bpl.n	801372a <__sflush_r+0x86>
 8013720:	1c42      	adds	r2, r0, #1
 8013722:	d101      	bne.n	8013728 <__sflush_r+0x84>
 8013724:	682b      	ldr	r3, [r5, #0]
 8013726:	b903      	cbnz	r3, 801372a <__sflush_r+0x86>
 8013728:	6520      	str	r0, [r4, #80]	@ 0x50
 801372a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801372c:	602f      	str	r7, [r5, #0]
 801372e:	b1b9      	cbz	r1, 8013760 <__sflush_r+0xbc>
 8013730:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8013734:	4299      	cmp	r1, r3
 8013736:	d002      	beq.n	801373e <__sflush_r+0x9a>
 8013738:	4628      	mov	r0, r5
 801373a:	f001 fbe7 	bl	8014f0c <_free_r>
 801373e:	2300      	movs	r3, #0
 8013740:	6323      	str	r3, [r4, #48]	@ 0x30
 8013742:	e00d      	b.n	8013760 <__sflush_r+0xbc>
 8013744:	2301      	movs	r3, #1
 8013746:	4628      	mov	r0, r5
 8013748:	47b0      	blx	r6
 801374a:	4602      	mov	r2, r0
 801374c:	1c50      	adds	r0, r2, #1
 801374e:	d1c5      	bne.n	80136dc <__sflush_r+0x38>
 8013750:	682b      	ldr	r3, [r5, #0]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d0c2      	beq.n	80136dc <__sflush_r+0x38>
 8013756:	2b1d      	cmp	r3, #29
 8013758:	d001      	beq.n	801375e <__sflush_r+0xba>
 801375a:	2b16      	cmp	r3, #22
 801375c:	d11a      	bne.n	8013794 <__sflush_r+0xf0>
 801375e:	602f      	str	r7, [r5, #0]
 8013760:	2000      	movs	r0, #0
 8013762:	e01e      	b.n	80137a2 <__sflush_r+0xfe>
 8013764:	690f      	ldr	r7, [r1, #16]
 8013766:	2f00      	cmp	r7, #0
 8013768:	d0fa      	beq.n	8013760 <__sflush_r+0xbc>
 801376a:	0783      	lsls	r3, r0, #30
 801376c:	680e      	ldr	r6, [r1, #0]
 801376e:	bf08      	it	eq
 8013770:	694b      	ldreq	r3, [r1, #20]
 8013772:	600f      	str	r7, [r1, #0]
 8013774:	bf18      	it	ne
 8013776:	2300      	movne	r3, #0
 8013778:	eba6 0807 	sub.w	r8, r6, r7
 801377c:	608b      	str	r3, [r1, #8]
 801377e:	f1b8 0f00 	cmp.w	r8, #0
 8013782:	dded      	ble.n	8013760 <__sflush_r+0xbc>
 8013784:	69e1      	ldr	r1, [r4, #28]
 8013786:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8013788:	4643      	mov	r3, r8
 801378a:	463a      	mov	r2, r7
 801378c:	4628      	mov	r0, r5
 801378e:	47b0      	blx	r6
 8013790:	2800      	cmp	r0, #0
 8013792:	dc08      	bgt.n	80137a6 <__sflush_r+0x102>
 8013794:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801379c:	81a3      	strh	r3, [r4, #12]
 801379e:	f04f 30ff 	mov.w	r0, #4294967295
 80137a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137a6:	4407      	add	r7, r0
 80137a8:	eba8 0800 	sub.w	r8, r8, r0
 80137ac:	e7e7      	b.n	801377e <__sflush_r+0xda>
 80137ae:	bf00      	nop
 80137b0:	dfbffffe 	.word	0xdfbffffe

080137b4 <_fflush_r>:
 80137b4:	b538      	push	{r3, r4, r5, lr}
 80137b6:	460c      	mov	r4, r1
 80137b8:	4605      	mov	r5, r0
 80137ba:	b118      	cbz	r0, 80137c4 <_fflush_r+0x10>
 80137bc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80137be:	b90b      	cbnz	r3, 80137c4 <_fflush_r+0x10>
 80137c0:	f000 f8aa 	bl	8013918 <__sinit>
 80137c4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80137c8:	b1b8      	cbz	r0, 80137fa <_fflush_r+0x46>
 80137ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80137cc:	07db      	lsls	r3, r3, #31
 80137ce:	d404      	bmi.n	80137da <_fflush_r+0x26>
 80137d0:	0581      	lsls	r1, r0, #22
 80137d2:	d402      	bmi.n	80137da <_fflush_r+0x26>
 80137d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80137d6:	f000 fcaf 	bl	8014138 <__retarget_lock_acquire_recursive>
 80137da:	4628      	mov	r0, r5
 80137dc:	4621      	mov	r1, r4
 80137de:	f7ff ff61 	bl	80136a4 <__sflush_r>
 80137e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80137e4:	07da      	lsls	r2, r3, #31
 80137e6:	4605      	mov	r5, r0
 80137e8:	d405      	bmi.n	80137f6 <_fflush_r+0x42>
 80137ea:	89a3      	ldrh	r3, [r4, #12]
 80137ec:	059b      	lsls	r3, r3, #22
 80137ee:	d402      	bmi.n	80137f6 <_fflush_r+0x42>
 80137f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80137f2:	f000 fca2 	bl	801413a <__retarget_lock_release_recursive>
 80137f6:	4628      	mov	r0, r5
 80137f8:	bd38      	pop	{r3, r4, r5, pc}
 80137fa:	4605      	mov	r5, r0
 80137fc:	e7fb      	b.n	80137f6 <_fflush_r+0x42>
	...

08013800 <std>:
 8013800:	2300      	movs	r3, #0
 8013802:	b510      	push	{r4, lr}
 8013804:	4604      	mov	r4, r0
 8013806:	e9c0 3300 	strd	r3, r3, [r0]
 801380a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801380e:	6083      	str	r3, [r0, #8]
 8013810:	8181      	strh	r1, [r0, #12]
 8013812:	6643      	str	r3, [r0, #100]	@ 0x64
 8013814:	81c2      	strh	r2, [r0, #14]
 8013816:	6183      	str	r3, [r0, #24]
 8013818:	4619      	mov	r1, r3
 801381a:	2208      	movs	r2, #8
 801381c:	305c      	adds	r0, #92	@ 0x5c
 801381e:	f000 fbf3 	bl	8014008 <memset>
 8013822:	4b0d      	ldr	r3, [pc, #52]	@ (8013858 <std+0x58>)
 8013824:	6223      	str	r3, [r4, #32]
 8013826:	4b0d      	ldr	r3, [pc, #52]	@ (801385c <std+0x5c>)
 8013828:	6263      	str	r3, [r4, #36]	@ 0x24
 801382a:	4b0d      	ldr	r3, [pc, #52]	@ (8013860 <std+0x60>)
 801382c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801382e:	4b0d      	ldr	r3, [pc, #52]	@ (8013864 <std+0x64>)
 8013830:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013832:	4b0d      	ldr	r3, [pc, #52]	@ (8013868 <std+0x68>)
 8013834:	61e4      	str	r4, [r4, #28]
 8013836:	429c      	cmp	r4, r3
 8013838:	d006      	beq.n	8013848 <std+0x48>
 801383a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801383e:	4294      	cmp	r4, r2
 8013840:	d002      	beq.n	8013848 <std+0x48>
 8013842:	33d0      	adds	r3, #208	@ 0xd0
 8013844:	429c      	cmp	r4, r3
 8013846:	d105      	bne.n	8013854 <std+0x54>
 8013848:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801384c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013850:	f000 bc70 	b.w	8014134 <__retarget_lock_init_recursive>
 8013854:	bd10      	pop	{r4, pc}
 8013856:	bf00      	nop
 8013858:	08013ca9 	.word	0x08013ca9
 801385c:	08013ccb 	.word	0x08013ccb
 8013860:	08013d03 	.word	0x08013d03
 8013864:	08013d27 	.word	0x08013d27
 8013868:	2000157c 	.word	0x2000157c

0801386c <stdio_exit_handler>:
 801386c:	4a02      	ldr	r2, [pc, #8]	@ (8013878 <stdio_exit_handler+0xc>)
 801386e:	4903      	ldr	r1, [pc, #12]	@ (801387c <stdio_exit_handler+0x10>)
 8013870:	4803      	ldr	r0, [pc, #12]	@ (8013880 <stdio_exit_handler+0x14>)
 8013872:	f000 b9b5 	b.w	8013be0 <_fwalk_sglue>
 8013876:	bf00      	nop
 8013878:	20000228 	.word	0x20000228
 801387c:	080172fd 	.word	0x080172fd
 8013880:	200003a8 	.word	0x200003a8

08013884 <cleanup_stdio>:
 8013884:	6841      	ldr	r1, [r0, #4]
 8013886:	4b0c      	ldr	r3, [pc, #48]	@ (80138b8 <cleanup_stdio+0x34>)
 8013888:	4299      	cmp	r1, r3
 801388a:	b510      	push	{r4, lr}
 801388c:	4604      	mov	r4, r0
 801388e:	d001      	beq.n	8013894 <cleanup_stdio+0x10>
 8013890:	f003 fd34 	bl	80172fc <_fclose_r>
 8013894:	68a1      	ldr	r1, [r4, #8]
 8013896:	4b09      	ldr	r3, [pc, #36]	@ (80138bc <cleanup_stdio+0x38>)
 8013898:	4299      	cmp	r1, r3
 801389a:	d002      	beq.n	80138a2 <cleanup_stdio+0x1e>
 801389c:	4620      	mov	r0, r4
 801389e:	f003 fd2d 	bl	80172fc <_fclose_r>
 80138a2:	68e1      	ldr	r1, [r4, #12]
 80138a4:	4b06      	ldr	r3, [pc, #24]	@ (80138c0 <cleanup_stdio+0x3c>)
 80138a6:	4299      	cmp	r1, r3
 80138a8:	d004      	beq.n	80138b4 <cleanup_stdio+0x30>
 80138aa:	4620      	mov	r0, r4
 80138ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138b0:	f003 bd24 	b.w	80172fc <_fclose_r>
 80138b4:	bd10      	pop	{r4, pc}
 80138b6:	bf00      	nop
 80138b8:	2000157c 	.word	0x2000157c
 80138bc:	200015e4 	.word	0x200015e4
 80138c0:	2000164c 	.word	0x2000164c

080138c4 <global_stdio_init.part.0>:
 80138c4:	b510      	push	{r4, lr}
 80138c6:	4b0b      	ldr	r3, [pc, #44]	@ (80138f4 <global_stdio_init.part.0+0x30>)
 80138c8:	4c0b      	ldr	r4, [pc, #44]	@ (80138f8 <global_stdio_init.part.0+0x34>)
 80138ca:	4a0c      	ldr	r2, [pc, #48]	@ (80138fc <global_stdio_init.part.0+0x38>)
 80138cc:	601a      	str	r2, [r3, #0]
 80138ce:	4620      	mov	r0, r4
 80138d0:	2200      	movs	r2, #0
 80138d2:	2104      	movs	r1, #4
 80138d4:	f7ff ff94 	bl	8013800 <std>
 80138d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80138dc:	2201      	movs	r2, #1
 80138de:	2109      	movs	r1, #9
 80138e0:	f7ff ff8e 	bl	8013800 <std>
 80138e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80138e8:	2202      	movs	r2, #2
 80138ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138ee:	2112      	movs	r1, #18
 80138f0:	f7ff bf86 	b.w	8013800 <std>
 80138f4:	200016b4 	.word	0x200016b4
 80138f8:	2000157c 	.word	0x2000157c
 80138fc:	0801386d 	.word	0x0801386d

08013900 <__sfp_lock_acquire>:
 8013900:	4801      	ldr	r0, [pc, #4]	@ (8013908 <__sfp_lock_acquire+0x8>)
 8013902:	f000 bc19 	b.w	8014138 <__retarget_lock_acquire_recursive>
 8013906:	bf00      	nop
 8013908:	200016be 	.word	0x200016be

0801390c <__sfp_lock_release>:
 801390c:	4801      	ldr	r0, [pc, #4]	@ (8013914 <__sfp_lock_release+0x8>)
 801390e:	f000 bc14 	b.w	801413a <__retarget_lock_release_recursive>
 8013912:	bf00      	nop
 8013914:	200016be 	.word	0x200016be

08013918 <__sinit>:
 8013918:	b510      	push	{r4, lr}
 801391a:	4604      	mov	r4, r0
 801391c:	f7ff fff0 	bl	8013900 <__sfp_lock_acquire>
 8013920:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013922:	b11b      	cbz	r3, 801392c <__sinit+0x14>
 8013924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013928:	f7ff bff0 	b.w	801390c <__sfp_lock_release>
 801392c:	4b04      	ldr	r3, [pc, #16]	@ (8013940 <__sinit+0x28>)
 801392e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013930:	4b04      	ldr	r3, [pc, #16]	@ (8013944 <__sinit+0x2c>)
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d1f5      	bne.n	8013924 <__sinit+0xc>
 8013938:	f7ff ffc4 	bl	80138c4 <global_stdio_init.part.0>
 801393c:	e7f2      	b.n	8013924 <__sinit+0xc>
 801393e:	bf00      	nop
 8013940:	08013885 	.word	0x08013885
 8013944:	200016b4 	.word	0x200016b4

08013948 <__sfvwrite_r>:
 8013948:	6893      	ldr	r3, [r2, #8]
 801394a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801394e:	4606      	mov	r6, r0
 8013950:	460c      	mov	r4, r1
 8013952:	4691      	mov	r9, r2
 8013954:	b91b      	cbnz	r3, 801395e <__sfvwrite_r+0x16>
 8013956:	2000      	movs	r0, #0
 8013958:	b003      	add	sp, #12
 801395a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801395e:	898b      	ldrh	r3, [r1, #12]
 8013960:	0718      	lsls	r0, r3, #28
 8013962:	d550      	bpl.n	8013a06 <__sfvwrite_r+0xbe>
 8013964:	690b      	ldr	r3, [r1, #16]
 8013966:	2b00      	cmp	r3, #0
 8013968:	d04d      	beq.n	8013a06 <__sfvwrite_r+0xbe>
 801396a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801396e:	f8d9 8000 	ldr.w	r8, [r9]
 8013972:	f013 0702 	ands.w	r7, r3, #2
 8013976:	d16b      	bne.n	8013a50 <__sfvwrite_r+0x108>
 8013978:	f013 0301 	ands.w	r3, r3, #1
 801397c:	f000 809c 	beq.w	8013ab8 <__sfvwrite_r+0x170>
 8013980:	4638      	mov	r0, r7
 8013982:	46ba      	mov	sl, r7
 8013984:	46bb      	mov	fp, r7
 8013986:	f1bb 0f00 	cmp.w	fp, #0
 801398a:	f000 8103 	beq.w	8013b94 <__sfvwrite_r+0x24c>
 801398e:	b950      	cbnz	r0, 80139a6 <__sfvwrite_r+0x5e>
 8013990:	465a      	mov	r2, fp
 8013992:	210a      	movs	r1, #10
 8013994:	4650      	mov	r0, sl
 8013996:	f7ec fc3b 	bl	8000210 <memchr>
 801399a:	2800      	cmp	r0, #0
 801399c:	f000 8100 	beq.w	8013ba0 <__sfvwrite_r+0x258>
 80139a0:	3001      	adds	r0, #1
 80139a2:	eba0 070a 	sub.w	r7, r0, sl
 80139a6:	6820      	ldr	r0, [r4, #0]
 80139a8:	6921      	ldr	r1, [r4, #16]
 80139aa:	68a5      	ldr	r5, [r4, #8]
 80139ac:	6963      	ldr	r3, [r4, #20]
 80139ae:	455f      	cmp	r7, fp
 80139b0:	463a      	mov	r2, r7
 80139b2:	bf28      	it	cs
 80139b4:	465a      	movcs	r2, fp
 80139b6:	4288      	cmp	r0, r1
 80139b8:	f240 80f5 	bls.w	8013ba6 <__sfvwrite_r+0x25e>
 80139bc:	441d      	add	r5, r3
 80139be:	42aa      	cmp	r2, r5
 80139c0:	f340 80f1 	ble.w	8013ba6 <__sfvwrite_r+0x25e>
 80139c4:	4651      	mov	r1, sl
 80139c6:	462a      	mov	r2, r5
 80139c8:	f000 fb04 	bl	8013fd4 <memmove>
 80139cc:	6823      	ldr	r3, [r4, #0]
 80139ce:	442b      	add	r3, r5
 80139d0:	6023      	str	r3, [r4, #0]
 80139d2:	4621      	mov	r1, r4
 80139d4:	4630      	mov	r0, r6
 80139d6:	f7ff feed 	bl	80137b4 <_fflush_r>
 80139da:	2800      	cmp	r0, #0
 80139dc:	d167      	bne.n	8013aae <__sfvwrite_r+0x166>
 80139de:	1b7f      	subs	r7, r7, r5
 80139e0:	f040 80f9 	bne.w	8013bd6 <__sfvwrite_r+0x28e>
 80139e4:	4621      	mov	r1, r4
 80139e6:	4630      	mov	r0, r6
 80139e8:	f7ff fee4 	bl	80137b4 <_fflush_r>
 80139ec:	2800      	cmp	r0, #0
 80139ee:	d15e      	bne.n	8013aae <__sfvwrite_r+0x166>
 80139f0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80139f4:	1b5b      	subs	r3, r3, r5
 80139f6:	44aa      	add	sl, r5
 80139f8:	ebab 0b05 	sub.w	fp, fp, r5
 80139fc:	f8c9 3008 	str.w	r3, [r9, #8]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d1c0      	bne.n	8013986 <__sfvwrite_r+0x3e>
 8013a04:	e7a7      	b.n	8013956 <__sfvwrite_r+0xe>
 8013a06:	4621      	mov	r1, r4
 8013a08:	4630      	mov	r0, r6
 8013a0a:	f000 fa13 	bl	8013e34 <__swsetup_r>
 8013a0e:	2800      	cmp	r0, #0
 8013a10:	d0ab      	beq.n	801396a <__sfvwrite_r+0x22>
 8013a12:	f04f 30ff 	mov.w	r0, #4294967295
 8013a16:	e79f      	b.n	8013958 <__sfvwrite_r+0x10>
 8013a18:	e9d8 a500 	ldrd	sl, r5, [r8]
 8013a1c:	f108 0808 	add.w	r8, r8, #8
 8013a20:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8013a24:	69e1      	ldr	r1, [r4, #28]
 8013a26:	2d00      	cmp	r5, #0
 8013a28:	d0f6      	beq.n	8013a18 <__sfvwrite_r+0xd0>
 8013a2a:	42bd      	cmp	r5, r7
 8013a2c:	462b      	mov	r3, r5
 8013a2e:	4652      	mov	r2, sl
 8013a30:	bf28      	it	cs
 8013a32:	463b      	movcs	r3, r7
 8013a34:	4630      	mov	r0, r6
 8013a36:	47d8      	blx	fp
 8013a38:	2800      	cmp	r0, #0
 8013a3a:	dd38      	ble.n	8013aae <__sfvwrite_r+0x166>
 8013a3c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013a40:	1a1b      	subs	r3, r3, r0
 8013a42:	4482      	add	sl, r0
 8013a44:	1a2d      	subs	r5, r5, r0
 8013a46:	f8c9 3008 	str.w	r3, [r9, #8]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d1e8      	bne.n	8013a20 <__sfvwrite_r+0xd8>
 8013a4e:	e782      	b.n	8013956 <__sfvwrite_r+0xe>
 8013a50:	f04f 0a00 	mov.w	sl, #0
 8013a54:	4f61      	ldr	r7, [pc, #388]	@ (8013bdc <__sfvwrite_r+0x294>)
 8013a56:	4655      	mov	r5, sl
 8013a58:	e7e2      	b.n	8013a20 <__sfvwrite_r+0xd8>
 8013a5a:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8013a5e:	f108 0808 	add.w	r8, r8, #8
 8013a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a66:	6820      	ldr	r0, [r4, #0]
 8013a68:	68a2      	ldr	r2, [r4, #8]
 8013a6a:	f1ba 0f00 	cmp.w	sl, #0
 8013a6e:	d0f4      	beq.n	8013a5a <__sfvwrite_r+0x112>
 8013a70:	0599      	lsls	r1, r3, #22
 8013a72:	d563      	bpl.n	8013b3c <__sfvwrite_r+0x1f4>
 8013a74:	4552      	cmp	r2, sl
 8013a76:	d836      	bhi.n	8013ae6 <__sfvwrite_r+0x19e>
 8013a78:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8013a7c:	d033      	beq.n	8013ae6 <__sfvwrite_r+0x19e>
 8013a7e:	6921      	ldr	r1, [r4, #16]
 8013a80:	6965      	ldr	r5, [r4, #20]
 8013a82:	eba0 0b01 	sub.w	fp, r0, r1
 8013a86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013a8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013a8e:	f10b 0201 	add.w	r2, fp, #1
 8013a92:	106d      	asrs	r5, r5, #1
 8013a94:	4452      	add	r2, sl
 8013a96:	4295      	cmp	r5, r2
 8013a98:	bf38      	it	cc
 8013a9a:	4615      	movcc	r5, r2
 8013a9c:	055b      	lsls	r3, r3, #21
 8013a9e:	d53d      	bpl.n	8013b1c <__sfvwrite_r+0x1d4>
 8013aa0:	4629      	mov	r1, r5
 8013aa2:	4630      	mov	r0, r6
 8013aa4:	f001 faf2 	bl	801508c <_malloc_r>
 8013aa8:	b948      	cbnz	r0, 8013abe <__sfvwrite_r+0x176>
 8013aaa:	230c      	movs	r3, #12
 8013aac:	6033      	str	r3, [r6, #0]
 8013aae:	89a3      	ldrh	r3, [r4, #12]
 8013ab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ab4:	81a3      	strh	r3, [r4, #12]
 8013ab6:	e7ac      	b.n	8013a12 <__sfvwrite_r+0xca>
 8013ab8:	461f      	mov	r7, r3
 8013aba:	469a      	mov	sl, r3
 8013abc:	e7d1      	b.n	8013a62 <__sfvwrite_r+0x11a>
 8013abe:	465a      	mov	r2, fp
 8013ac0:	6921      	ldr	r1, [r4, #16]
 8013ac2:	9001      	str	r0, [sp, #4]
 8013ac4:	f000 fb3a 	bl	801413c <memcpy>
 8013ac8:	89a2      	ldrh	r2, [r4, #12]
 8013aca:	9b01      	ldr	r3, [sp, #4]
 8013acc:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8013ad0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8013ad4:	81a2      	strh	r2, [r4, #12]
 8013ad6:	6123      	str	r3, [r4, #16]
 8013ad8:	6165      	str	r5, [r4, #20]
 8013ada:	445b      	add	r3, fp
 8013adc:	eba5 050b 	sub.w	r5, r5, fp
 8013ae0:	6023      	str	r3, [r4, #0]
 8013ae2:	4652      	mov	r2, sl
 8013ae4:	60a5      	str	r5, [r4, #8]
 8013ae6:	4552      	cmp	r2, sl
 8013ae8:	bf28      	it	cs
 8013aea:	4652      	movcs	r2, sl
 8013aec:	6820      	ldr	r0, [r4, #0]
 8013aee:	9201      	str	r2, [sp, #4]
 8013af0:	4639      	mov	r1, r7
 8013af2:	f000 fa6f 	bl	8013fd4 <memmove>
 8013af6:	68a3      	ldr	r3, [r4, #8]
 8013af8:	9a01      	ldr	r2, [sp, #4]
 8013afa:	1a9b      	subs	r3, r3, r2
 8013afc:	60a3      	str	r3, [r4, #8]
 8013afe:	6823      	ldr	r3, [r4, #0]
 8013b00:	4413      	add	r3, r2
 8013b02:	4655      	mov	r5, sl
 8013b04:	6023      	str	r3, [r4, #0]
 8013b06:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013b0a:	1b5b      	subs	r3, r3, r5
 8013b0c:	442f      	add	r7, r5
 8013b0e:	ebaa 0a05 	sub.w	sl, sl, r5
 8013b12:	f8c9 3008 	str.w	r3, [r9, #8]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d1a3      	bne.n	8013a62 <__sfvwrite_r+0x11a>
 8013b1a:	e71c      	b.n	8013956 <__sfvwrite_r+0xe>
 8013b1c:	462a      	mov	r2, r5
 8013b1e:	4630      	mov	r0, r6
 8013b20:	f002 f840 	bl	8015ba4 <_realloc_r>
 8013b24:	4603      	mov	r3, r0
 8013b26:	2800      	cmp	r0, #0
 8013b28:	d1d5      	bne.n	8013ad6 <__sfvwrite_r+0x18e>
 8013b2a:	6921      	ldr	r1, [r4, #16]
 8013b2c:	4630      	mov	r0, r6
 8013b2e:	f001 f9ed 	bl	8014f0c <_free_r>
 8013b32:	89a3      	ldrh	r3, [r4, #12]
 8013b34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013b38:	81a3      	strh	r3, [r4, #12]
 8013b3a:	e7b6      	b.n	8013aaa <__sfvwrite_r+0x162>
 8013b3c:	6923      	ldr	r3, [r4, #16]
 8013b3e:	4283      	cmp	r3, r0
 8013b40:	d302      	bcc.n	8013b48 <__sfvwrite_r+0x200>
 8013b42:	6961      	ldr	r1, [r4, #20]
 8013b44:	4551      	cmp	r1, sl
 8013b46:	d915      	bls.n	8013b74 <__sfvwrite_r+0x22c>
 8013b48:	4552      	cmp	r2, sl
 8013b4a:	bf28      	it	cs
 8013b4c:	4652      	movcs	r2, sl
 8013b4e:	4639      	mov	r1, r7
 8013b50:	4615      	mov	r5, r2
 8013b52:	f000 fa3f 	bl	8013fd4 <memmove>
 8013b56:	68a3      	ldr	r3, [r4, #8]
 8013b58:	6822      	ldr	r2, [r4, #0]
 8013b5a:	1b5b      	subs	r3, r3, r5
 8013b5c:	442a      	add	r2, r5
 8013b5e:	60a3      	str	r3, [r4, #8]
 8013b60:	6022      	str	r2, [r4, #0]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d1cf      	bne.n	8013b06 <__sfvwrite_r+0x1be>
 8013b66:	4621      	mov	r1, r4
 8013b68:	4630      	mov	r0, r6
 8013b6a:	f7ff fe23 	bl	80137b4 <_fflush_r>
 8013b6e:	2800      	cmp	r0, #0
 8013b70:	d0c9      	beq.n	8013b06 <__sfvwrite_r+0x1be>
 8013b72:	e79c      	b.n	8013aae <__sfvwrite_r+0x166>
 8013b74:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8013b78:	4553      	cmp	r3, sl
 8013b7a:	bf28      	it	cs
 8013b7c:	4653      	movcs	r3, sl
 8013b7e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8013b80:	fb93 f3f1 	sdiv	r3, r3, r1
 8013b84:	463a      	mov	r2, r7
 8013b86:	434b      	muls	r3, r1
 8013b88:	4630      	mov	r0, r6
 8013b8a:	69e1      	ldr	r1, [r4, #28]
 8013b8c:	47a8      	blx	r5
 8013b8e:	1e05      	subs	r5, r0, #0
 8013b90:	dcb9      	bgt.n	8013b06 <__sfvwrite_r+0x1be>
 8013b92:	e78c      	b.n	8013aae <__sfvwrite_r+0x166>
 8013b94:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8013b98:	2000      	movs	r0, #0
 8013b9a:	f108 0808 	add.w	r8, r8, #8
 8013b9e:	e6f2      	b.n	8013986 <__sfvwrite_r+0x3e>
 8013ba0:	f10b 0701 	add.w	r7, fp, #1
 8013ba4:	e6ff      	b.n	80139a6 <__sfvwrite_r+0x5e>
 8013ba6:	4293      	cmp	r3, r2
 8013ba8:	dc08      	bgt.n	8013bbc <__sfvwrite_r+0x274>
 8013baa:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8013bac:	69e1      	ldr	r1, [r4, #28]
 8013bae:	4652      	mov	r2, sl
 8013bb0:	4630      	mov	r0, r6
 8013bb2:	47a8      	blx	r5
 8013bb4:	1e05      	subs	r5, r0, #0
 8013bb6:	f73f af12 	bgt.w	80139de <__sfvwrite_r+0x96>
 8013bba:	e778      	b.n	8013aae <__sfvwrite_r+0x166>
 8013bbc:	4651      	mov	r1, sl
 8013bbe:	9201      	str	r2, [sp, #4]
 8013bc0:	f000 fa08 	bl	8013fd4 <memmove>
 8013bc4:	9a01      	ldr	r2, [sp, #4]
 8013bc6:	68a3      	ldr	r3, [r4, #8]
 8013bc8:	1a9b      	subs	r3, r3, r2
 8013bca:	60a3      	str	r3, [r4, #8]
 8013bcc:	6823      	ldr	r3, [r4, #0]
 8013bce:	4413      	add	r3, r2
 8013bd0:	6023      	str	r3, [r4, #0]
 8013bd2:	4615      	mov	r5, r2
 8013bd4:	e703      	b.n	80139de <__sfvwrite_r+0x96>
 8013bd6:	2001      	movs	r0, #1
 8013bd8:	e70a      	b.n	80139f0 <__sfvwrite_r+0xa8>
 8013bda:	bf00      	nop
 8013bdc:	7ffffc00 	.word	0x7ffffc00

08013be0 <_fwalk_sglue>:
 8013be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013be4:	4607      	mov	r7, r0
 8013be6:	4688      	mov	r8, r1
 8013be8:	4614      	mov	r4, r2
 8013bea:	2600      	movs	r6, #0
 8013bec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013bf0:	f1b9 0901 	subs.w	r9, r9, #1
 8013bf4:	d505      	bpl.n	8013c02 <_fwalk_sglue+0x22>
 8013bf6:	6824      	ldr	r4, [r4, #0]
 8013bf8:	2c00      	cmp	r4, #0
 8013bfa:	d1f7      	bne.n	8013bec <_fwalk_sglue+0xc>
 8013bfc:	4630      	mov	r0, r6
 8013bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c02:	89ab      	ldrh	r3, [r5, #12]
 8013c04:	2b01      	cmp	r3, #1
 8013c06:	d907      	bls.n	8013c18 <_fwalk_sglue+0x38>
 8013c08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013c0c:	3301      	adds	r3, #1
 8013c0e:	d003      	beq.n	8013c18 <_fwalk_sglue+0x38>
 8013c10:	4629      	mov	r1, r5
 8013c12:	4638      	mov	r0, r7
 8013c14:	47c0      	blx	r8
 8013c16:	4306      	orrs	r6, r0
 8013c18:	3568      	adds	r5, #104	@ 0x68
 8013c1a:	e7e9      	b.n	8013bf0 <_fwalk_sglue+0x10>

08013c1c <printf>:
 8013c1c:	b40f      	push	{r0, r1, r2, r3}
 8013c1e:	b507      	push	{r0, r1, r2, lr}
 8013c20:	4906      	ldr	r1, [pc, #24]	@ (8013c3c <printf+0x20>)
 8013c22:	ab04      	add	r3, sp, #16
 8013c24:	6808      	ldr	r0, [r1, #0]
 8013c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c2a:	6881      	ldr	r1, [r0, #8]
 8013c2c:	9301      	str	r3, [sp, #4]
 8013c2e:	f7fd fdd3 	bl	80117d8 <_vfprintf_r>
 8013c32:	b003      	add	sp, #12
 8013c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c38:	b004      	add	sp, #16
 8013c3a:	4770      	bx	lr
 8013c3c:	200003a0 	.word	0x200003a0

08013c40 <snprintf>:
 8013c40:	b40c      	push	{r2, r3}
 8013c42:	b530      	push	{r4, r5, lr}
 8013c44:	4b17      	ldr	r3, [pc, #92]	@ (8013ca4 <snprintf+0x64>)
 8013c46:	1e0c      	subs	r4, r1, #0
 8013c48:	681d      	ldr	r5, [r3, #0]
 8013c4a:	b09d      	sub	sp, #116	@ 0x74
 8013c4c:	da08      	bge.n	8013c60 <snprintf+0x20>
 8013c4e:	238b      	movs	r3, #139	@ 0x8b
 8013c50:	602b      	str	r3, [r5, #0]
 8013c52:	f04f 30ff 	mov.w	r0, #4294967295
 8013c56:	b01d      	add	sp, #116	@ 0x74
 8013c58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c5c:	b002      	add	sp, #8
 8013c5e:	4770      	bx	lr
 8013c60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013c64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013c68:	bf14      	ite	ne
 8013c6a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013c6e:	4623      	moveq	r3, r4
 8013c70:	9304      	str	r3, [sp, #16]
 8013c72:	9307      	str	r3, [sp, #28]
 8013c74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013c78:	9002      	str	r0, [sp, #8]
 8013c7a:	9006      	str	r0, [sp, #24]
 8013c7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013c80:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013c82:	ab21      	add	r3, sp, #132	@ 0x84
 8013c84:	a902      	add	r1, sp, #8
 8013c86:	4628      	mov	r0, r5
 8013c88:	9301      	str	r3, [sp, #4]
 8013c8a:	f002 f959 	bl	8015f40 <_svfprintf_r>
 8013c8e:	1c43      	adds	r3, r0, #1
 8013c90:	bfbc      	itt	lt
 8013c92:	238b      	movlt	r3, #139	@ 0x8b
 8013c94:	602b      	strlt	r3, [r5, #0]
 8013c96:	2c00      	cmp	r4, #0
 8013c98:	d0dd      	beq.n	8013c56 <snprintf+0x16>
 8013c9a:	9b02      	ldr	r3, [sp, #8]
 8013c9c:	2200      	movs	r2, #0
 8013c9e:	701a      	strb	r2, [r3, #0]
 8013ca0:	e7d9      	b.n	8013c56 <snprintf+0x16>
 8013ca2:	bf00      	nop
 8013ca4:	200003a0 	.word	0x200003a0

08013ca8 <__sread>:
 8013ca8:	b510      	push	{r4, lr}
 8013caa:	460c      	mov	r4, r1
 8013cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013cb0:	f000 f9f2 	bl	8014098 <_read_r>
 8013cb4:	2800      	cmp	r0, #0
 8013cb6:	bfab      	itete	ge
 8013cb8:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8013cba:	89a3      	ldrhlt	r3, [r4, #12]
 8013cbc:	181b      	addge	r3, r3, r0
 8013cbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013cc2:	bfac      	ite	ge
 8013cc4:	6523      	strge	r3, [r4, #80]	@ 0x50
 8013cc6:	81a3      	strhlt	r3, [r4, #12]
 8013cc8:	bd10      	pop	{r4, pc}

08013cca <__swrite>:
 8013cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cce:	461f      	mov	r7, r3
 8013cd0:	898b      	ldrh	r3, [r1, #12]
 8013cd2:	05db      	lsls	r3, r3, #23
 8013cd4:	4605      	mov	r5, r0
 8013cd6:	460c      	mov	r4, r1
 8013cd8:	4616      	mov	r6, r2
 8013cda:	d505      	bpl.n	8013ce8 <__swrite+0x1e>
 8013cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ce0:	2302      	movs	r3, #2
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	f000 f9c6 	bl	8014074 <_lseek_r>
 8013ce8:	89a3      	ldrh	r3, [r4, #12]
 8013cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013cee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013cf2:	81a3      	strh	r3, [r4, #12]
 8013cf4:	4632      	mov	r2, r6
 8013cf6:	463b      	mov	r3, r7
 8013cf8:	4628      	mov	r0, r5
 8013cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013cfe:	f000 b9dd 	b.w	80140bc <_write_r>

08013d02 <__sseek>:
 8013d02:	b510      	push	{r4, lr}
 8013d04:	460c      	mov	r4, r1
 8013d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d0a:	f000 f9b3 	bl	8014074 <_lseek_r>
 8013d0e:	1c43      	adds	r3, r0, #1
 8013d10:	89a3      	ldrh	r3, [r4, #12]
 8013d12:	bf15      	itete	ne
 8013d14:	6520      	strne	r0, [r4, #80]	@ 0x50
 8013d16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013d1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013d1e:	81a3      	strheq	r3, [r4, #12]
 8013d20:	bf18      	it	ne
 8013d22:	81a3      	strhne	r3, [r4, #12]
 8013d24:	bd10      	pop	{r4, pc}

08013d26 <__sclose>:
 8013d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d2a:	f000 b993 	b.w	8014054 <_close_r>

08013d2e <_vsnprintf_r>:
 8013d2e:	b530      	push	{r4, r5, lr}
 8013d30:	4614      	mov	r4, r2
 8013d32:	2c00      	cmp	r4, #0
 8013d34:	b09b      	sub	sp, #108	@ 0x6c
 8013d36:	4605      	mov	r5, r0
 8013d38:	461a      	mov	r2, r3
 8013d3a:	da05      	bge.n	8013d48 <_vsnprintf_r+0x1a>
 8013d3c:	238b      	movs	r3, #139	@ 0x8b
 8013d3e:	6003      	str	r3, [r0, #0]
 8013d40:	f04f 30ff 	mov.w	r0, #4294967295
 8013d44:	b01b      	add	sp, #108	@ 0x6c
 8013d46:	bd30      	pop	{r4, r5, pc}
 8013d48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013d4c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013d50:	bf14      	ite	ne
 8013d52:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013d56:	4623      	moveq	r3, r4
 8013d58:	9302      	str	r3, [sp, #8]
 8013d5a:	9305      	str	r3, [sp, #20]
 8013d5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013d60:	9100      	str	r1, [sp, #0]
 8013d62:	9104      	str	r1, [sp, #16]
 8013d64:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013d68:	4669      	mov	r1, sp
 8013d6a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013d6c:	f002 f8e8 	bl	8015f40 <_svfprintf_r>
 8013d70:	1c43      	adds	r3, r0, #1
 8013d72:	bfbc      	itt	lt
 8013d74:	238b      	movlt	r3, #139	@ 0x8b
 8013d76:	602b      	strlt	r3, [r5, #0]
 8013d78:	2c00      	cmp	r4, #0
 8013d7a:	d0e3      	beq.n	8013d44 <_vsnprintf_r+0x16>
 8013d7c:	9b00      	ldr	r3, [sp, #0]
 8013d7e:	2200      	movs	r2, #0
 8013d80:	701a      	strb	r2, [r3, #0]
 8013d82:	e7df      	b.n	8013d44 <_vsnprintf_r+0x16>

08013d84 <vsnprintf>:
 8013d84:	b507      	push	{r0, r1, r2, lr}
 8013d86:	9300      	str	r3, [sp, #0]
 8013d88:	4613      	mov	r3, r2
 8013d8a:	460a      	mov	r2, r1
 8013d8c:	4601      	mov	r1, r0
 8013d8e:	4803      	ldr	r0, [pc, #12]	@ (8013d9c <vsnprintf+0x18>)
 8013d90:	6800      	ldr	r0, [r0, #0]
 8013d92:	f7ff ffcc 	bl	8013d2e <_vsnprintf_r>
 8013d96:	b003      	add	sp, #12
 8013d98:	f85d fb04 	ldr.w	pc, [sp], #4
 8013d9c:	200003a0 	.word	0x200003a0

08013da0 <__swbuf_r>:
 8013da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013da2:	460e      	mov	r6, r1
 8013da4:	4614      	mov	r4, r2
 8013da6:	4605      	mov	r5, r0
 8013da8:	b118      	cbz	r0, 8013db2 <__swbuf_r+0x12>
 8013daa:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8013dac:	b90b      	cbnz	r3, 8013db2 <__swbuf_r+0x12>
 8013dae:	f7ff fdb3 	bl	8013918 <__sinit>
 8013db2:	69a3      	ldr	r3, [r4, #24]
 8013db4:	60a3      	str	r3, [r4, #8]
 8013db6:	89a3      	ldrh	r3, [r4, #12]
 8013db8:	0719      	lsls	r1, r3, #28
 8013dba:	d501      	bpl.n	8013dc0 <__swbuf_r+0x20>
 8013dbc:	6923      	ldr	r3, [r4, #16]
 8013dbe:	b943      	cbnz	r3, 8013dd2 <__swbuf_r+0x32>
 8013dc0:	4621      	mov	r1, r4
 8013dc2:	4628      	mov	r0, r5
 8013dc4:	f000 f836 	bl	8013e34 <__swsetup_r>
 8013dc8:	b118      	cbz	r0, 8013dd2 <__swbuf_r+0x32>
 8013dca:	f04f 37ff 	mov.w	r7, #4294967295
 8013dce:	4638      	mov	r0, r7
 8013dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dd6:	b2f6      	uxtb	r6, r6
 8013dd8:	049a      	lsls	r2, r3, #18
 8013dda:	4637      	mov	r7, r6
 8013ddc:	d406      	bmi.n	8013dec <__swbuf_r+0x4c>
 8013dde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013de2:	81a3      	strh	r3, [r4, #12]
 8013de4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013de6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8013dea:	6663      	str	r3, [r4, #100]	@ 0x64
 8013dec:	6823      	ldr	r3, [r4, #0]
 8013dee:	6922      	ldr	r2, [r4, #16]
 8013df0:	1a98      	subs	r0, r3, r2
 8013df2:	6963      	ldr	r3, [r4, #20]
 8013df4:	4283      	cmp	r3, r0
 8013df6:	dc05      	bgt.n	8013e04 <__swbuf_r+0x64>
 8013df8:	4621      	mov	r1, r4
 8013dfa:	4628      	mov	r0, r5
 8013dfc:	f7ff fcda 	bl	80137b4 <_fflush_r>
 8013e00:	2800      	cmp	r0, #0
 8013e02:	d1e2      	bne.n	8013dca <__swbuf_r+0x2a>
 8013e04:	68a3      	ldr	r3, [r4, #8]
 8013e06:	3b01      	subs	r3, #1
 8013e08:	60a3      	str	r3, [r4, #8]
 8013e0a:	6823      	ldr	r3, [r4, #0]
 8013e0c:	1c5a      	adds	r2, r3, #1
 8013e0e:	6022      	str	r2, [r4, #0]
 8013e10:	701e      	strb	r6, [r3, #0]
 8013e12:	6962      	ldr	r2, [r4, #20]
 8013e14:	1c43      	adds	r3, r0, #1
 8013e16:	429a      	cmp	r2, r3
 8013e18:	d004      	beq.n	8013e24 <__swbuf_r+0x84>
 8013e1a:	89a3      	ldrh	r3, [r4, #12]
 8013e1c:	07db      	lsls	r3, r3, #31
 8013e1e:	d5d6      	bpl.n	8013dce <__swbuf_r+0x2e>
 8013e20:	2e0a      	cmp	r6, #10
 8013e22:	d1d4      	bne.n	8013dce <__swbuf_r+0x2e>
 8013e24:	4621      	mov	r1, r4
 8013e26:	4628      	mov	r0, r5
 8013e28:	f7ff fcc4 	bl	80137b4 <_fflush_r>
 8013e2c:	2800      	cmp	r0, #0
 8013e2e:	d0ce      	beq.n	8013dce <__swbuf_r+0x2e>
 8013e30:	e7cb      	b.n	8013dca <__swbuf_r+0x2a>
	...

08013e34 <__swsetup_r>:
 8013e34:	b538      	push	{r3, r4, r5, lr}
 8013e36:	4b29      	ldr	r3, [pc, #164]	@ (8013edc <__swsetup_r+0xa8>)
 8013e38:	4605      	mov	r5, r0
 8013e3a:	6818      	ldr	r0, [r3, #0]
 8013e3c:	460c      	mov	r4, r1
 8013e3e:	b118      	cbz	r0, 8013e48 <__swsetup_r+0x14>
 8013e40:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8013e42:	b90b      	cbnz	r3, 8013e48 <__swsetup_r+0x14>
 8013e44:	f7ff fd68 	bl	8013918 <__sinit>
 8013e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e4c:	0719      	lsls	r1, r3, #28
 8013e4e:	d422      	bmi.n	8013e96 <__swsetup_r+0x62>
 8013e50:	06da      	lsls	r2, r3, #27
 8013e52:	d407      	bmi.n	8013e64 <__swsetup_r+0x30>
 8013e54:	2209      	movs	r2, #9
 8013e56:	602a      	str	r2, [r5, #0]
 8013e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e5c:	81a3      	strh	r3, [r4, #12]
 8013e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8013e62:	e033      	b.n	8013ecc <__swsetup_r+0x98>
 8013e64:	0758      	lsls	r0, r3, #29
 8013e66:	d512      	bpl.n	8013e8e <__swsetup_r+0x5a>
 8013e68:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8013e6a:	b141      	cbz	r1, 8013e7e <__swsetup_r+0x4a>
 8013e6c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8013e70:	4299      	cmp	r1, r3
 8013e72:	d002      	beq.n	8013e7a <__swsetup_r+0x46>
 8013e74:	4628      	mov	r0, r5
 8013e76:	f001 f849 	bl	8014f0c <_free_r>
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8013e7e:	89a3      	ldrh	r3, [r4, #12]
 8013e80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013e84:	81a3      	strh	r3, [r4, #12]
 8013e86:	2300      	movs	r3, #0
 8013e88:	6063      	str	r3, [r4, #4]
 8013e8a:	6923      	ldr	r3, [r4, #16]
 8013e8c:	6023      	str	r3, [r4, #0]
 8013e8e:	89a3      	ldrh	r3, [r4, #12]
 8013e90:	f043 0308 	orr.w	r3, r3, #8
 8013e94:	81a3      	strh	r3, [r4, #12]
 8013e96:	6923      	ldr	r3, [r4, #16]
 8013e98:	b94b      	cbnz	r3, 8013eae <__swsetup_r+0x7a>
 8013e9a:	89a3      	ldrh	r3, [r4, #12]
 8013e9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013ea4:	d003      	beq.n	8013eae <__swsetup_r+0x7a>
 8013ea6:	4621      	mov	r1, r4
 8013ea8:	4628      	mov	r0, r5
 8013eaa:	f003 faa4 	bl	80173f6 <__smakebuf_r>
 8013eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013eb2:	f013 0201 	ands.w	r2, r3, #1
 8013eb6:	d00a      	beq.n	8013ece <__swsetup_r+0x9a>
 8013eb8:	2200      	movs	r2, #0
 8013eba:	60a2      	str	r2, [r4, #8]
 8013ebc:	6962      	ldr	r2, [r4, #20]
 8013ebe:	4252      	negs	r2, r2
 8013ec0:	61a2      	str	r2, [r4, #24]
 8013ec2:	6922      	ldr	r2, [r4, #16]
 8013ec4:	b942      	cbnz	r2, 8013ed8 <__swsetup_r+0xa4>
 8013ec6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013eca:	d1c5      	bne.n	8013e58 <__swsetup_r+0x24>
 8013ecc:	bd38      	pop	{r3, r4, r5, pc}
 8013ece:	0799      	lsls	r1, r3, #30
 8013ed0:	bf58      	it	pl
 8013ed2:	6962      	ldrpl	r2, [r4, #20]
 8013ed4:	60a2      	str	r2, [r4, #8]
 8013ed6:	e7f4      	b.n	8013ec2 <__swsetup_r+0x8e>
 8013ed8:	2000      	movs	r0, #0
 8013eda:	e7f7      	b.n	8013ecc <__swsetup_r+0x98>
 8013edc:	200003a0 	.word	0x200003a0

08013ee0 <__fputwc>:
 8013ee0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013ee4:	4680      	mov	r8, r0
 8013ee6:	460f      	mov	r7, r1
 8013ee8:	4614      	mov	r4, r2
 8013eea:	f000 f8a9 	bl	8014040 <__locale_mb_cur_max>
 8013eee:	2801      	cmp	r0, #1
 8013ef0:	4605      	mov	r5, r0
 8013ef2:	d11b      	bne.n	8013f2c <__fputwc+0x4c>
 8013ef4:	1e7b      	subs	r3, r7, #1
 8013ef6:	2bfe      	cmp	r3, #254	@ 0xfe
 8013ef8:	d818      	bhi.n	8013f2c <__fputwc+0x4c>
 8013efa:	f88d 7004 	strb.w	r7, [sp, #4]
 8013efe:	2600      	movs	r6, #0
 8013f00:	f10d 0904 	add.w	r9, sp, #4
 8013f04:	42ae      	cmp	r6, r5
 8013f06:	d021      	beq.n	8013f4c <__fputwc+0x6c>
 8013f08:	68a3      	ldr	r3, [r4, #8]
 8013f0a:	f816 1009 	ldrb.w	r1, [r6, r9]
 8013f0e:	3b01      	subs	r3, #1
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	60a3      	str	r3, [r4, #8]
 8013f14:	da04      	bge.n	8013f20 <__fputwc+0x40>
 8013f16:	69a2      	ldr	r2, [r4, #24]
 8013f18:	4293      	cmp	r3, r2
 8013f1a:	db1b      	blt.n	8013f54 <__fputwc+0x74>
 8013f1c:	290a      	cmp	r1, #10
 8013f1e:	d019      	beq.n	8013f54 <__fputwc+0x74>
 8013f20:	6823      	ldr	r3, [r4, #0]
 8013f22:	1c5a      	adds	r2, r3, #1
 8013f24:	6022      	str	r2, [r4, #0]
 8013f26:	7019      	strb	r1, [r3, #0]
 8013f28:	3601      	adds	r6, #1
 8013f2a:	e7eb      	b.n	8013f04 <__fputwc+0x24>
 8013f2c:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8013f30:	463a      	mov	r2, r7
 8013f32:	a901      	add	r1, sp, #4
 8013f34:	4640      	mov	r0, r8
 8013f36:	f001 ffeb 	bl	8015f10 <_wcrtomb_r>
 8013f3a:	1c43      	adds	r3, r0, #1
 8013f3c:	4605      	mov	r5, r0
 8013f3e:	d1de      	bne.n	8013efe <__fputwc+0x1e>
 8013f40:	89a3      	ldrh	r3, [r4, #12]
 8013f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f46:	81a3      	strh	r3, [r4, #12]
 8013f48:	f04f 37ff 	mov.w	r7, #4294967295
 8013f4c:	4638      	mov	r0, r7
 8013f4e:	b003      	add	sp, #12
 8013f50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013f54:	4622      	mov	r2, r4
 8013f56:	4640      	mov	r0, r8
 8013f58:	f7ff ff22 	bl	8013da0 <__swbuf_r>
 8013f5c:	3001      	adds	r0, #1
 8013f5e:	d1e3      	bne.n	8013f28 <__fputwc+0x48>
 8013f60:	e7f2      	b.n	8013f48 <__fputwc+0x68>

08013f62 <_fputwc_r>:
 8013f62:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8013f64:	07db      	lsls	r3, r3, #31
 8013f66:	b570      	push	{r4, r5, r6, lr}
 8013f68:	4605      	mov	r5, r0
 8013f6a:	460e      	mov	r6, r1
 8013f6c:	4614      	mov	r4, r2
 8013f6e:	d405      	bmi.n	8013f7c <_fputwc_r+0x1a>
 8013f70:	8993      	ldrh	r3, [r2, #12]
 8013f72:	0598      	lsls	r0, r3, #22
 8013f74:	d402      	bmi.n	8013f7c <_fputwc_r+0x1a>
 8013f76:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 8013f78:	f000 f8de 	bl	8014138 <__retarget_lock_acquire_recursive>
 8013f7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f80:	0499      	lsls	r1, r3, #18
 8013f82:	d406      	bmi.n	8013f92 <_fputwc_r+0x30>
 8013f84:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013f88:	81a3      	strh	r3, [r4, #12]
 8013f8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f8c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013f90:	6663      	str	r3, [r4, #100]	@ 0x64
 8013f92:	4622      	mov	r2, r4
 8013f94:	4628      	mov	r0, r5
 8013f96:	4631      	mov	r1, r6
 8013f98:	f7ff ffa2 	bl	8013ee0 <__fputwc>
 8013f9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f9e:	07da      	lsls	r2, r3, #31
 8013fa0:	4605      	mov	r5, r0
 8013fa2:	d405      	bmi.n	8013fb0 <_fputwc_r+0x4e>
 8013fa4:	89a3      	ldrh	r3, [r4, #12]
 8013fa6:	059b      	lsls	r3, r3, #22
 8013fa8:	d402      	bmi.n	8013fb0 <_fputwc_r+0x4e>
 8013faa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013fac:	f000 f8c5 	bl	801413a <__retarget_lock_release_recursive>
 8013fb0:	4628      	mov	r0, r5
 8013fb2:	bd70      	pop	{r4, r5, r6, pc}

08013fb4 <memcmp>:
 8013fb4:	b510      	push	{r4, lr}
 8013fb6:	3901      	subs	r1, #1
 8013fb8:	4402      	add	r2, r0
 8013fba:	4290      	cmp	r0, r2
 8013fbc:	d101      	bne.n	8013fc2 <memcmp+0xe>
 8013fbe:	2000      	movs	r0, #0
 8013fc0:	e005      	b.n	8013fce <memcmp+0x1a>
 8013fc2:	7803      	ldrb	r3, [r0, #0]
 8013fc4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013fc8:	42a3      	cmp	r3, r4
 8013fca:	d001      	beq.n	8013fd0 <memcmp+0x1c>
 8013fcc:	1b18      	subs	r0, r3, r4
 8013fce:	bd10      	pop	{r4, pc}
 8013fd0:	3001      	adds	r0, #1
 8013fd2:	e7f2      	b.n	8013fba <memcmp+0x6>

08013fd4 <memmove>:
 8013fd4:	4288      	cmp	r0, r1
 8013fd6:	b510      	push	{r4, lr}
 8013fd8:	eb01 0402 	add.w	r4, r1, r2
 8013fdc:	d902      	bls.n	8013fe4 <memmove+0x10>
 8013fde:	4284      	cmp	r4, r0
 8013fe0:	4623      	mov	r3, r4
 8013fe2:	d807      	bhi.n	8013ff4 <memmove+0x20>
 8013fe4:	1e43      	subs	r3, r0, #1
 8013fe6:	42a1      	cmp	r1, r4
 8013fe8:	d008      	beq.n	8013ffc <memmove+0x28>
 8013fea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013fee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013ff2:	e7f8      	b.n	8013fe6 <memmove+0x12>
 8013ff4:	4402      	add	r2, r0
 8013ff6:	4601      	mov	r1, r0
 8013ff8:	428a      	cmp	r2, r1
 8013ffa:	d100      	bne.n	8013ffe <memmove+0x2a>
 8013ffc:	bd10      	pop	{r4, pc}
 8013ffe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014002:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014006:	e7f7      	b.n	8013ff8 <memmove+0x24>

08014008 <memset>:
 8014008:	4402      	add	r2, r0
 801400a:	4603      	mov	r3, r0
 801400c:	4293      	cmp	r3, r2
 801400e:	d100      	bne.n	8014012 <memset+0xa>
 8014010:	4770      	bx	lr
 8014012:	f803 1b01 	strb.w	r1, [r3], #1
 8014016:	e7f9      	b.n	801400c <memset+0x4>

08014018 <strncpy>:
 8014018:	b510      	push	{r4, lr}
 801401a:	3901      	subs	r1, #1
 801401c:	4603      	mov	r3, r0
 801401e:	b132      	cbz	r2, 801402e <strncpy+0x16>
 8014020:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014024:	f803 4b01 	strb.w	r4, [r3], #1
 8014028:	3a01      	subs	r2, #1
 801402a:	2c00      	cmp	r4, #0
 801402c:	d1f7      	bne.n	801401e <strncpy+0x6>
 801402e:	441a      	add	r2, r3
 8014030:	2100      	movs	r1, #0
 8014032:	4293      	cmp	r3, r2
 8014034:	d100      	bne.n	8014038 <strncpy+0x20>
 8014036:	bd10      	pop	{r4, pc}
 8014038:	f803 1b01 	strb.w	r1, [r3], #1
 801403c:	e7f9      	b.n	8014032 <strncpy+0x1a>
	...

08014040 <__locale_mb_cur_max>:
 8014040:	4b01      	ldr	r3, [pc, #4]	@ (8014048 <__locale_mb_cur_max+0x8>)
 8014042:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8014046:	4770      	bx	lr
 8014048:	20000234 	.word	0x20000234

0801404c <_localeconv_r>:
 801404c:	4800      	ldr	r0, [pc, #0]	@ (8014050 <_localeconv_r+0x4>)
 801404e:	4770      	bx	lr
 8014050:	20000324 	.word	0x20000324

08014054 <_close_r>:
 8014054:	b538      	push	{r3, r4, r5, lr}
 8014056:	4d06      	ldr	r5, [pc, #24]	@ (8014070 <_close_r+0x1c>)
 8014058:	2300      	movs	r3, #0
 801405a:	4604      	mov	r4, r0
 801405c:	4608      	mov	r0, r1
 801405e:	602b      	str	r3, [r5, #0]
 8014060:	f7ee fa58 	bl	8002514 <_close>
 8014064:	1c43      	adds	r3, r0, #1
 8014066:	d102      	bne.n	801406e <_close_r+0x1a>
 8014068:	682b      	ldr	r3, [r5, #0]
 801406a:	b103      	cbz	r3, 801406e <_close_r+0x1a>
 801406c:	6023      	str	r3, [r4, #0]
 801406e:	bd38      	pop	{r3, r4, r5, pc}
 8014070:	200016b8 	.word	0x200016b8

08014074 <_lseek_r>:
 8014074:	b538      	push	{r3, r4, r5, lr}
 8014076:	4d07      	ldr	r5, [pc, #28]	@ (8014094 <_lseek_r+0x20>)
 8014078:	4604      	mov	r4, r0
 801407a:	4608      	mov	r0, r1
 801407c:	4611      	mov	r1, r2
 801407e:	2200      	movs	r2, #0
 8014080:	602a      	str	r2, [r5, #0]
 8014082:	461a      	mov	r2, r3
 8014084:	f7ee fa6d 	bl	8002562 <_lseek>
 8014088:	1c43      	adds	r3, r0, #1
 801408a:	d102      	bne.n	8014092 <_lseek_r+0x1e>
 801408c:	682b      	ldr	r3, [r5, #0]
 801408e:	b103      	cbz	r3, 8014092 <_lseek_r+0x1e>
 8014090:	6023      	str	r3, [r4, #0]
 8014092:	bd38      	pop	{r3, r4, r5, pc}
 8014094:	200016b8 	.word	0x200016b8

08014098 <_read_r>:
 8014098:	b538      	push	{r3, r4, r5, lr}
 801409a:	4d07      	ldr	r5, [pc, #28]	@ (80140b8 <_read_r+0x20>)
 801409c:	4604      	mov	r4, r0
 801409e:	4608      	mov	r0, r1
 80140a0:	4611      	mov	r1, r2
 80140a2:	2200      	movs	r2, #0
 80140a4:	602a      	str	r2, [r5, #0]
 80140a6:	461a      	mov	r2, r3
 80140a8:	f7ee fa17 	bl	80024da <_read>
 80140ac:	1c43      	adds	r3, r0, #1
 80140ae:	d102      	bne.n	80140b6 <_read_r+0x1e>
 80140b0:	682b      	ldr	r3, [r5, #0]
 80140b2:	b103      	cbz	r3, 80140b6 <_read_r+0x1e>
 80140b4:	6023      	str	r3, [r4, #0]
 80140b6:	bd38      	pop	{r3, r4, r5, pc}
 80140b8:	200016b8 	.word	0x200016b8

080140bc <_write_r>:
 80140bc:	b538      	push	{r3, r4, r5, lr}
 80140be:	4d07      	ldr	r5, [pc, #28]	@ (80140dc <_write_r+0x20>)
 80140c0:	4604      	mov	r4, r0
 80140c2:	4608      	mov	r0, r1
 80140c4:	4611      	mov	r1, r2
 80140c6:	2200      	movs	r2, #0
 80140c8:	602a      	str	r2, [r5, #0]
 80140ca:	461a      	mov	r2, r3
 80140cc:	f7ed f93c 	bl	8001348 <_write>
 80140d0:	1c43      	adds	r3, r0, #1
 80140d2:	d102      	bne.n	80140da <_write_r+0x1e>
 80140d4:	682b      	ldr	r3, [r5, #0]
 80140d6:	b103      	cbz	r3, 80140da <_write_r+0x1e>
 80140d8:	6023      	str	r3, [r4, #0]
 80140da:	bd38      	pop	{r3, r4, r5, pc}
 80140dc:	200016b8 	.word	0x200016b8

080140e0 <__errno>:
 80140e0:	4b01      	ldr	r3, [pc, #4]	@ (80140e8 <__errno+0x8>)
 80140e2:	6818      	ldr	r0, [r3, #0]
 80140e4:	4770      	bx	lr
 80140e6:	bf00      	nop
 80140e8:	200003a0 	.word	0x200003a0

080140ec <__libc_init_array>:
 80140ec:	b570      	push	{r4, r5, r6, lr}
 80140ee:	4d0d      	ldr	r5, [pc, #52]	@ (8014124 <__libc_init_array+0x38>)
 80140f0:	4c0d      	ldr	r4, [pc, #52]	@ (8014128 <__libc_init_array+0x3c>)
 80140f2:	1b64      	subs	r4, r4, r5
 80140f4:	10a4      	asrs	r4, r4, #2
 80140f6:	2600      	movs	r6, #0
 80140f8:	42a6      	cmp	r6, r4
 80140fa:	d109      	bne.n	8014110 <__libc_init_array+0x24>
 80140fc:	4d0b      	ldr	r5, [pc, #44]	@ (801412c <__libc_init_array+0x40>)
 80140fe:	4c0c      	ldr	r4, [pc, #48]	@ (8014130 <__libc_init_array+0x44>)
 8014100:	f004 f8de 	bl	80182c0 <_init>
 8014104:	1b64      	subs	r4, r4, r5
 8014106:	10a4      	asrs	r4, r4, #2
 8014108:	2600      	movs	r6, #0
 801410a:	42a6      	cmp	r6, r4
 801410c:	d105      	bne.n	801411a <__libc_init_array+0x2e>
 801410e:	bd70      	pop	{r4, r5, r6, pc}
 8014110:	f855 3b04 	ldr.w	r3, [r5], #4
 8014114:	4798      	blx	r3
 8014116:	3601      	adds	r6, #1
 8014118:	e7ee      	b.n	80140f8 <__libc_init_array+0xc>
 801411a:	f855 3b04 	ldr.w	r3, [r5], #4
 801411e:	4798      	blx	r3
 8014120:	3601      	adds	r6, #1
 8014122:	e7f2      	b.n	801410a <__libc_init_array+0x1e>
 8014124:	0801d964 	.word	0x0801d964
 8014128:	0801d964 	.word	0x0801d964
 801412c:	0801d964 	.word	0x0801d964
 8014130:	0801d96c 	.word	0x0801d96c

08014134 <__retarget_lock_init_recursive>:
 8014134:	4770      	bx	lr

08014136 <__retarget_lock_close_recursive>:
 8014136:	4770      	bx	lr

08014138 <__retarget_lock_acquire_recursive>:
 8014138:	4770      	bx	lr

0801413a <__retarget_lock_release_recursive>:
 801413a:	4770      	bx	lr

0801413c <memcpy>:
 801413c:	440a      	add	r2, r1
 801413e:	4291      	cmp	r1, r2
 8014140:	f100 33ff 	add.w	r3, r0, #4294967295
 8014144:	d100      	bne.n	8014148 <memcpy+0xc>
 8014146:	4770      	bx	lr
 8014148:	b510      	push	{r4, lr}
 801414a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801414e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014152:	4291      	cmp	r1, r2
 8014154:	d1f9      	bne.n	801414a <memcpy+0xe>
 8014156:	bd10      	pop	{r4, pc}

08014158 <frexp>:
 8014158:	b570      	push	{r4, r5, r6, lr}
 801415a:	2100      	movs	r1, #0
 801415c:	ec55 4b10 	vmov	r4, r5, d0
 8014160:	6001      	str	r1, [r0, #0]
 8014162:	4915      	ldr	r1, [pc, #84]	@ (80141b8 <frexp+0x60>)
 8014164:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014168:	428a      	cmp	r2, r1
 801416a:	4606      	mov	r6, r0
 801416c:	462b      	mov	r3, r5
 801416e:	d820      	bhi.n	80141b2 <frexp+0x5a>
 8014170:	4621      	mov	r1, r4
 8014172:	4311      	orrs	r1, r2
 8014174:	d01d      	beq.n	80141b2 <frexp+0x5a>
 8014176:	4911      	ldr	r1, [pc, #68]	@ (80141bc <frexp+0x64>)
 8014178:	4029      	ands	r1, r5
 801417a:	b961      	cbnz	r1, 8014196 <frexp+0x3e>
 801417c:	4b10      	ldr	r3, [pc, #64]	@ (80141c0 <frexp+0x68>)
 801417e:	2200      	movs	r2, #0
 8014180:	4620      	mov	r0, r4
 8014182:	4629      	mov	r1, r5
 8014184:	f7ec fa58 	bl	8000638 <__aeabi_dmul>
 8014188:	460b      	mov	r3, r1
 801418a:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 801418e:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8014192:	4604      	mov	r4, r0
 8014194:	6031      	str	r1, [r6, #0]
 8014196:	6831      	ldr	r1, [r6, #0]
 8014198:	1512      	asrs	r2, r2, #20
 801419a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801419e:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 80141a2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80141a6:	4411      	add	r1, r2
 80141a8:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80141ac:	6031      	str	r1, [r6, #0]
 80141ae:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80141b2:	ec45 4b10 	vmov	d0, r4, r5
 80141b6:	bd70      	pop	{r4, r5, r6, pc}
 80141b8:	7fefffff 	.word	0x7fefffff
 80141bc:	7ff00000 	.word	0x7ff00000
 80141c0:	43500000 	.word	0x43500000

080141c4 <register_fini>:
 80141c4:	4b02      	ldr	r3, [pc, #8]	@ (80141d0 <register_fini+0xc>)
 80141c6:	b113      	cbz	r3, 80141ce <register_fini+0xa>
 80141c8:	4802      	ldr	r0, [pc, #8]	@ (80141d4 <register_fini+0x10>)
 80141ca:	f000 b80c 	b.w	80141e6 <atexit>
 80141ce:	4770      	bx	lr
 80141d0:	00000000 	.word	0x00000000
 80141d4:	0801755d 	.word	0x0801755d

080141d8 <abort>:
 80141d8:	b508      	push	{r3, lr}
 80141da:	2006      	movs	r0, #6
 80141dc:	f003 f970 	bl	80174c0 <raise>
 80141e0:	2001      	movs	r0, #1
 80141e2:	f7ee f96f 	bl	80024c4 <_exit>

080141e6 <atexit>:
 80141e6:	2300      	movs	r3, #0
 80141e8:	4601      	mov	r1, r0
 80141ea:	461a      	mov	r2, r3
 80141ec:	4618      	mov	r0, r3
 80141ee:	f003 b9d5 	b.w	801759c <__register_exitproc>

080141f2 <quorem>:
 80141f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141f6:	6903      	ldr	r3, [r0, #16]
 80141f8:	690c      	ldr	r4, [r1, #16]
 80141fa:	42a3      	cmp	r3, r4
 80141fc:	4607      	mov	r7, r0
 80141fe:	db7e      	blt.n	80142fe <quorem+0x10c>
 8014200:	3c01      	subs	r4, #1
 8014202:	f101 0814 	add.w	r8, r1, #20
 8014206:	00a3      	lsls	r3, r4, #2
 8014208:	f100 0514 	add.w	r5, r0, #20
 801420c:	9300      	str	r3, [sp, #0]
 801420e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014212:	9301      	str	r3, [sp, #4]
 8014214:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014218:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801421c:	3301      	adds	r3, #1
 801421e:	429a      	cmp	r2, r3
 8014220:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014224:	fbb2 f6f3 	udiv	r6, r2, r3
 8014228:	d32e      	bcc.n	8014288 <quorem+0x96>
 801422a:	f04f 0a00 	mov.w	sl, #0
 801422e:	46c4      	mov	ip, r8
 8014230:	46ae      	mov	lr, r5
 8014232:	46d3      	mov	fp, sl
 8014234:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014238:	b298      	uxth	r0, r3
 801423a:	fb06 a000 	mla	r0, r6, r0, sl
 801423e:	0c02      	lsrs	r2, r0, #16
 8014240:	0c1b      	lsrs	r3, r3, #16
 8014242:	fb06 2303 	mla	r3, r6, r3, r2
 8014246:	f8de 2000 	ldr.w	r2, [lr]
 801424a:	b280      	uxth	r0, r0
 801424c:	b292      	uxth	r2, r2
 801424e:	1a12      	subs	r2, r2, r0
 8014250:	445a      	add	r2, fp
 8014252:	f8de 0000 	ldr.w	r0, [lr]
 8014256:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801425a:	b29b      	uxth	r3, r3
 801425c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014260:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014264:	b292      	uxth	r2, r2
 8014266:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801426a:	45e1      	cmp	r9, ip
 801426c:	f84e 2b04 	str.w	r2, [lr], #4
 8014270:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014274:	d2de      	bcs.n	8014234 <quorem+0x42>
 8014276:	9b00      	ldr	r3, [sp, #0]
 8014278:	58eb      	ldr	r3, [r5, r3]
 801427a:	b92b      	cbnz	r3, 8014288 <quorem+0x96>
 801427c:	9b01      	ldr	r3, [sp, #4]
 801427e:	3b04      	subs	r3, #4
 8014280:	429d      	cmp	r5, r3
 8014282:	461a      	mov	r2, r3
 8014284:	d32f      	bcc.n	80142e6 <quorem+0xf4>
 8014286:	613c      	str	r4, [r7, #16]
 8014288:	4638      	mov	r0, r7
 801428a:	f001 fb83 	bl	8015994 <__mcmp>
 801428e:	2800      	cmp	r0, #0
 8014290:	db25      	blt.n	80142de <quorem+0xec>
 8014292:	4629      	mov	r1, r5
 8014294:	2000      	movs	r0, #0
 8014296:	f858 2b04 	ldr.w	r2, [r8], #4
 801429a:	f8d1 c000 	ldr.w	ip, [r1]
 801429e:	fa1f fe82 	uxth.w	lr, r2
 80142a2:	fa1f f38c 	uxth.w	r3, ip
 80142a6:	eba3 030e 	sub.w	r3, r3, lr
 80142aa:	4403      	add	r3, r0
 80142ac:	0c12      	lsrs	r2, r2, #16
 80142ae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80142b2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80142b6:	b29b      	uxth	r3, r3
 80142b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80142bc:	45c1      	cmp	r9, r8
 80142be:	f841 3b04 	str.w	r3, [r1], #4
 80142c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80142c6:	d2e6      	bcs.n	8014296 <quorem+0xa4>
 80142c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80142cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80142d0:	b922      	cbnz	r2, 80142dc <quorem+0xea>
 80142d2:	3b04      	subs	r3, #4
 80142d4:	429d      	cmp	r5, r3
 80142d6:	461a      	mov	r2, r3
 80142d8:	d30b      	bcc.n	80142f2 <quorem+0x100>
 80142da:	613c      	str	r4, [r7, #16]
 80142dc:	3601      	adds	r6, #1
 80142de:	4630      	mov	r0, r6
 80142e0:	b003      	add	sp, #12
 80142e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142e6:	6812      	ldr	r2, [r2, #0]
 80142e8:	3b04      	subs	r3, #4
 80142ea:	2a00      	cmp	r2, #0
 80142ec:	d1cb      	bne.n	8014286 <quorem+0x94>
 80142ee:	3c01      	subs	r4, #1
 80142f0:	e7c6      	b.n	8014280 <quorem+0x8e>
 80142f2:	6812      	ldr	r2, [r2, #0]
 80142f4:	3b04      	subs	r3, #4
 80142f6:	2a00      	cmp	r2, #0
 80142f8:	d1ef      	bne.n	80142da <quorem+0xe8>
 80142fa:	3c01      	subs	r4, #1
 80142fc:	e7ea      	b.n	80142d4 <quorem+0xe2>
 80142fe:	2000      	movs	r0, #0
 8014300:	e7ee      	b.n	80142e0 <quorem+0xee>
 8014302:	0000      	movs	r0, r0
 8014304:	0000      	movs	r0, r0
	...

08014308 <_dtoa_r>:
 8014308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801430c:	b099      	sub	sp, #100	@ 0x64
 801430e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014312:	9109      	str	r1, [sp, #36]	@ 0x24
 8014314:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8014316:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014318:	920e      	str	r2, [sp, #56]	@ 0x38
 801431a:	ec55 4b10 	vmov	r4, r5, d0
 801431e:	4683      	mov	fp, r0
 8014320:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014322:	b149      	cbz	r1, 8014338 <_dtoa_r+0x30>
 8014324:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014326:	604a      	str	r2, [r1, #4]
 8014328:	2301      	movs	r3, #1
 801432a:	4093      	lsls	r3, r2
 801432c:	608b      	str	r3, [r1, #8]
 801432e:	f001 f92a 	bl	8015586 <_Bfree>
 8014332:	2300      	movs	r3, #0
 8014334:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8014338:	1e2b      	subs	r3, r5, #0
 801433a:	bfb9      	ittee	lt
 801433c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014340:	9303      	strlt	r3, [sp, #12]
 8014342:	2300      	movge	r3, #0
 8014344:	6033      	strge	r3, [r6, #0]
 8014346:	9f03      	ldr	r7, [sp, #12]
 8014348:	4b97      	ldr	r3, [pc, #604]	@ (80145a8 <_dtoa_r+0x2a0>)
 801434a:	bfbc      	itt	lt
 801434c:	2201      	movlt	r2, #1
 801434e:	6032      	strlt	r2, [r6, #0]
 8014350:	43bb      	bics	r3, r7
 8014352:	d114      	bne.n	801437e <_dtoa_r+0x76>
 8014354:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014356:	f242 730f 	movw	r3, #9999	@ 0x270f
 801435a:	6013      	str	r3, [r2, #0]
 801435c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014360:	4323      	orrs	r3, r4
 8014362:	f000 854c 	beq.w	8014dfe <_dtoa_r+0xaf6>
 8014366:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014368:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80145c0 <_dtoa_r+0x2b8>
 801436c:	b11b      	cbz	r3, 8014376 <_dtoa_r+0x6e>
 801436e:	f10a 0303 	add.w	r3, sl, #3
 8014372:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014374:	6013      	str	r3, [r2, #0]
 8014376:	4650      	mov	r0, sl
 8014378:	b019      	add	sp, #100	@ 0x64
 801437a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801437e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014382:	2200      	movs	r2, #0
 8014384:	ec51 0b17 	vmov	r0, r1, d7
 8014388:	2300      	movs	r3, #0
 801438a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801438e:	f7ec fbbb 	bl	8000b08 <__aeabi_dcmpeq>
 8014392:	4680      	mov	r8, r0
 8014394:	b150      	cbz	r0, 80143ac <_dtoa_r+0xa4>
 8014396:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014398:	2301      	movs	r3, #1
 801439a:	6013      	str	r3, [r2, #0]
 801439c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801439e:	b113      	cbz	r3, 80143a6 <_dtoa_r+0x9e>
 80143a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80143a2:	4b82      	ldr	r3, [pc, #520]	@ (80145ac <_dtoa_r+0x2a4>)
 80143a4:	6013      	str	r3, [r2, #0]
 80143a6:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 80145c4 <_dtoa_r+0x2bc>
 80143aa:	e7e4      	b.n	8014376 <_dtoa_r+0x6e>
 80143ac:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80143b0:	aa16      	add	r2, sp, #88	@ 0x58
 80143b2:	a917      	add	r1, sp, #92	@ 0x5c
 80143b4:	4658      	mov	r0, fp
 80143b6:	f001 fb9d 	bl	8015af4 <__d2b>
 80143ba:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80143be:	4681      	mov	r9, r0
 80143c0:	2e00      	cmp	r6, #0
 80143c2:	d077      	beq.n	80144b4 <_dtoa_r+0x1ac>
 80143c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80143c6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80143ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80143ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80143d2:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80143d6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80143da:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80143de:	4619      	mov	r1, r3
 80143e0:	2200      	movs	r2, #0
 80143e2:	4b73      	ldr	r3, [pc, #460]	@ (80145b0 <_dtoa_r+0x2a8>)
 80143e4:	f7eb ff70 	bl	80002c8 <__aeabi_dsub>
 80143e8:	a369      	add	r3, pc, #420	@ (adr r3, 8014590 <_dtoa_r+0x288>)
 80143ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ee:	f7ec f923 	bl	8000638 <__aeabi_dmul>
 80143f2:	a369      	add	r3, pc, #420	@ (adr r3, 8014598 <_dtoa_r+0x290>)
 80143f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f8:	f7eb ff68 	bl	80002cc <__adddf3>
 80143fc:	4604      	mov	r4, r0
 80143fe:	4630      	mov	r0, r6
 8014400:	460d      	mov	r5, r1
 8014402:	f7ec f8af 	bl	8000564 <__aeabi_i2d>
 8014406:	a366      	add	r3, pc, #408	@ (adr r3, 80145a0 <_dtoa_r+0x298>)
 8014408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440c:	f7ec f914 	bl	8000638 <__aeabi_dmul>
 8014410:	4602      	mov	r2, r0
 8014412:	460b      	mov	r3, r1
 8014414:	4620      	mov	r0, r4
 8014416:	4629      	mov	r1, r5
 8014418:	f7eb ff58 	bl	80002cc <__adddf3>
 801441c:	4604      	mov	r4, r0
 801441e:	460d      	mov	r5, r1
 8014420:	f7ec fbba 	bl	8000b98 <__aeabi_d2iz>
 8014424:	2200      	movs	r2, #0
 8014426:	4607      	mov	r7, r0
 8014428:	2300      	movs	r3, #0
 801442a:	4620      	mov	r0, r4
 801442c:	4629      	mov	r1, r5
 801442e:	f7ec fb75 	bl	8000b1c <__aeabi_dcmplt>
 8014432:	b140      	cbz	r0, 8014446 <_dtoa_r+0x13e>
 8014434:	4638      	mov	r0, r7
 8014436:	f7ec f895 	bl	8000564 <__aeabi_i2d>
 801443a:	4622      	mov	r2, r4
 801443c:	462b      	mov	r3, r5
 801443e:	f7ec fb63 	bl	8000b08 <__aeabi_dcmpeq>
 8014442:	b900      	cbnz	r0, 8014446 <_dtoa_r+0x13e>
 8014444:	3f01      	subs	r7, #1
 8014446:	2f16      	cmp	r7, #22
 8014448:	d851      	bhi.n	80144ee <_dtoa_r+0x1e6>
 801444a:	4b5a      	ldr	r3, [pc, #360]	@ (80145b4 <_dtoa_r+0x2ac>)
 801444c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014458:	f7ec fb60 	bl	8000b1c <__aeabi_dcmplt>
 801445c:	2800      	cmp	r0, #0
 801445e:	d048      	beq.n	80144f2 <_dtoa_r+0x1ea>
 8014460:	3f01      	subs	r7, #1
 8014462:	2300      	movs	r3, #0
 8014464:	9312      	str	r3, [sp, #72]	@ 0x48
 8014466:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014468:	1b9b      	subs	r3, r3, r6
 801446a:	1e5a      	subs	r2, r3, #1
 801446c:	bf44      	itt	mi
 801446e:	f1c3 0801 	rsbmi	r8, r3, #1
 8014472:	2300      	movmi	r3, #0
 8014474:	9208      	str	r2, [sp, #32]
 8014476:	bf54      	ite	pl
 8014478:	f04f 0800 	movpl.w	r8, #0
 801447c:	9308      	strmi	r3, [sp, #32]
 801447e:	2f00      	cmp	r7, #0
 8014480:	db39      	blt.n	80144f6 <_dtoa_r+0x1ee>
 8014482:	9b08      	ldr	r3, [sp, #32]
 8014484:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014486:	443b      	add	r3, r7
 8014488:	9308      	str	r3, [sp, #32]
 801448a:	2300      	movs	r3, #0
 801448c:	930a      	str	r3, [sp, #40]	@ 0x28
 801448e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014490:	2b09      	cmp	r3, #9
 8014492:	d865      	bhi.n	8014560 <_dtoa_r+0x258>
 8014494:	2b05      	cmp	r3, #5
 8014496:	bfc4      	itt	gt
 8014498:	3b04      	subgt	r3, #4
 801449a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801449c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801449e:	f1a3 0302 	sub.w	r3, r3, #2
 80144a2:	bfcc      	ite	gt
 80144a4:	2400      	movgt	r4, #0
 80144a6:	2401      	movle	r4, #1
 80144a8:	2b03      	cmp	r3, #3
 80144aa:	d864      	bhi.n	8014576 <_dtoa_r+0x26e>
 80144ac:	e8df f003 	tbb	[pc, r3]
 80144b0:	5635372a 	.word	0x5635372a
 80144b4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80144b8:	441e      	add	r6, r3
 80144ba:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80144be:	2b20      	cmp	r3, #32
 80144c0:	bfc1      	itttt	gt
 80144c2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80144c6:	409f      	lslgt	r7, r3
 80144c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80144cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80144d0:	bfd6      	itet	le
 80144d2:	f1c3 0320 	rsble	r3, r3, #32
 80144d6:	ea47 0003 	orrgt.w	r0, r7, r3
 80144da:	fa04 f003 	lslle.w	r0, r4, r3
 80144de:	f7ec f831 	bl	8000544 <__aeabi_ui2d>
 80144e2:	2201      	movs	r2, #1
 80144e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80144e8:	3e01      	subs	r6, #1
 80144ea:	9214      	str	r2, [sp, #80]	@ 0x50
 80144ec:	e777      	b.n	80143de <_dtoa_r+0xd6>
 80144ee:	2301      	movs	r3, #1
 80144f0:	e7b8      	b.n	8014464 <_dtoa_r+0x15c>
 80144f2:	9012      	str	r0, [sp, #72]	@ 0x48
 80144f4:	e7b7      	b.n	8014466 <_dtoa_r+0x15e>
 80144f6:	427b      	negs	r3, r7
 80144f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80144fa:	2300      	movs	r3, #0
 80144fc:	eba8 0807 	sub.w	r8, r8, r7
 8014500:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014502:	e7c4      	b.n	801448e <_dtoa_r+0x186>
 8014504:	2300      	movs	r3, #0
 8014506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014508:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801450a:	2b00      	cmp	r3, #0
 801450c:	dc36      	bgt.n	801457c <_dtoa_r+0x274>
 801450e:	2301      	movs	r3, #1
 8014510:	9300      	str	r3, [sp, #0]
 8014512:	9307      	str	r3, [sp, #28]
 8014514:	461a      	mov	r2, r3
 8014516:	920e      	str	r2, [sp, #56]	@ 0x38
 8014518:	e00b      	b.n	8014532 <_dtoa_r+0x22a>
 801451a:	2301      	movs	r3, #1
 801451c:	e7f3      	b.n	8014506 <_dtoa_r+0x1fe>
 801451e:	2300      	movs	r3, #0
 8014520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014524:	18fb      	adds	r3, r7, r3
 8014526:	9300      	str	r3, [sp, #0]
 8014528:	3301      	adds	r3, #1
 801452a:	2b01      	cmp	r3, #1
 801452c:	9307      	str	r3, [sp, #28]
 801452e:	bfb8      	it	lt
 8014530:	2301      	movlt	r3, #1
 8014532:	2100      	movs	r1, #0
 8014534:	2204      	movs	r2, #4
 8014536:	f102 0014 	add.w	r0, r2, #20
 801453a:	4298      	cmp	r0, r3
 801453c:	d922      	bls.n	8014584 <_dtoa_r+0x27c>
 801453e:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8014542:	4658      	mov	r0, fp
 8014544:	f000 fffa 	bl	801553c <_Balloc>
 8014548:	4682      	mov	sl, r0
 801454a:	2800      	cmp	r0, #0
 801454c:	d13c      	bne.n	80145c8 <_dtoa_r+0x2c0>
 801454e:	4b1a      	ldr	r3, [pc, #104]	@ (80145b8 <_dtoa_r+0x2b0>)
 8014550:	4602      	mov	r2, r0
 8014552:	f240 11af 	movw	r1, #431	@ 0x1af
 8014556:	4819      	ldr	r0, [pc, #100]	@ (80145bc <_dtoa_r+0x2b4>)
 8014558:	f7fd f90e 	bl	8011778 <__assert_func>
 801455c:	2301      	movs	r3, #1
 801455e:	e7df      	b.n	8014520 <_dtoa_r+0x218>
 8014560:	2401      	movs	r4, #1
 8014562:	2300      	movs	r3, #0
 8014564:	9309      	str	r3, [sp, #36]	@ 0x24
 8014566:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014568:	f04f 33ff 	mov.w	r3, #4294967295
 801456c:	9300      	str	r3, [sp, #0]
 801456e:	9307      	str	r3, [sp, #28]
 8014570:	2200      	movs	r2, #0
 8014572:	2312      	movs	r3, #18
 8014574:	e7cf      	b.n	8014516 <_dtoa_r+0x20e>
 8014576:	2301      	movs	r3, #1
 8014578:	930b      	str	r3, [sp, #44]	@ 0x2c
 801457a:	e7f5      	b.n	8014568 <_dtoa_r+0x260>
 801457c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801457e:	9300      	str	r3, [sp, #0]
 8014580:	9307      	str	r3, [sp, #28]
 8014582:	e7d6      	b.n	8014532 <_dtoa_r+0x22a>
 8014584:	3101      	adds	r1, #1
 8014586:	0052      	lsls	r2, r2, #1
 8014588:	e7d5      	b.n	8014536 <_dtoa_r+0x22e>
 801458a:	bf00      	nop
 801458c:	f3af 8000 	nop.w
 8014590:	636f4361 	.word	0x636f4361
 8014594:	3fd287a7 	.word	0x3fd287a7
 8014598:	8b60c8b3 	.word	0x8b60c8b3
 801459c:	3fc68a28 	.word	0x3fc68a28
 80145a0:	509f79fb 	.word	0x509f79fb
 80145a4:	3fd34413 	.word	0x3fd34413
 80145a8:	7ff00000 	.word	0x7ff00000
 80145ac:	0801d250 	.word	0x0801d250
 80145b0:	3ff80000 	.word	0x3ff80000
 80145b4:	0801d3a0 	.word	0x0801d3a0
 80145b8:	0801d2a8 	.word	0x0801d2a8
 80145bc:	0801d2b9 	.word	0x0801d2b9
 80145c0:	0801d2a4 	.word	0x0801d2a4
 80145c4:	0801d24f 	.word	0x0801d24f
 80145c8:	9b07      	ldr	r3, [sp, #28]
 80145ca:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 80145ce:	2b0e      	cmp	r3, #14
 80145d0:	f200 80a4 	bhi.w	801471c <_dtoa_r+0x414>
 80145d4:	2c00      	cmp	r4, #0
 80145d6:	f000 80a1 	beq.w	801471c <_dtoa_r+0x414>
 80145da:	2f00      	cmp	r7, #0
 80145dc:	dd33      	ble.n	8014646 <_dtoa_r+0x33e>
 80145de:	4bae      	ldr	r3, [pc, #696]	@ (8014898 <_dtoa_r+0x590>)
 80145e0:	f007 020f 	and.w	r2, r7, #15
 80145e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80145e8:	ed93 7b00 	vldr	d7, [r3]
 80145ec:	05f8      	lsls	r0, r7, #23
 80145ee:	ed8d 7b04 	vstr	d7, [sp, #16]
 80145f2:	ea4f 1427 	mov.w	r4, r7, asr #4
 80145f6:	d516      	bpl.n	8014626 <_dtoa_r+0x31e>
 80145f8:	4ba8      	ldr	r3, [pc, #672]	@ (801489c <_dtoa_r+0x594>)
 80145fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80145fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014602:	f7ec f943 	bl	800088c <__aeabi_ddiv>
 8014606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801460a:	f004 040f 	and.w	r4, r4, #15
 801460e:	2603      	movs	r6, #3
 8014610:	4da2      	ldr	r5, [pc, #648]	@ (801489c <_dtoa_r+0x594>)
 8014612:	b954      	cbnz	r4, 801462a <_dtoa_r+0x322>
 8014614:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801461c:	f7ec f936 	bl	800088c <__aeabi_ddiv>
 8014620:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014624:	e028      	b.n	8014678 <_dtoa_r+0x370>
 8014626:	2602      	movs	r6, #2
 8014628:	e7f2      	b.n	8014610 <_dtoa_r+0x308>
 801462a:	07e1      	lsls	r1, r4, #31
 801462c:	d508      	bpl.n	8014640 <_dtoa_r+0x338>
 801462e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014632:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014636:	f7eb ffff 	bl	8000638 <__aeabi_dmul>
 801463a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801463e:	3601      	adds	r6, #1
 8014640:	1064      	asrs	r4, r4, #1
 8014642:	3508      	adds	r5, #8
 8014644:	e7e5      	b.n	8014612 <_dtoa_r+0x30a>
 8014646:	f000 80d2 	beq.w	80147ee <_dtoa_r+0x4e6>
 801464a:	427c      	negs	r4, r7
 801464c:	4b92      	ldr	r3, [pc, #584]	@ (8014898 <_dtoa_r+0x590>)
 801464e:	4d93      	ldr	r5, [pc, #588]	@ (801489c <_dtoa_r+0x594>)
 8014650:	f004 020f 	and.w	r2, r4, #15
 8014654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801465c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014660:	f7eb ffea 	bl	8000638 <__aeabi_dmul>
 8014664:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014668:	1124      	asrs	r4, r4, #4
 801466a:	2300      	movs	r3, #0
 801466c:	2602      	movs	r6, #2
 801466e:	2c00      	cmp	r4, #0
 8014670:	f040 80b2 	bne.w	80147d8 <_dtoa_r+0x4d0>
 8014674:	2b00      	cmp	r3, #0
 8014676:	d1d3      	bne.n	8014620 <_dtoa_r+0x318>
 8014678:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801467a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801467e:	2b00      	cmp	r3, #0
 8014680:	f000 80b7 	beq.w	80147f2 <_dtoa_r+0x4ea>
 8014684:	4b86      	ldr	r3, [pc, #536]	@ (80148a0 <_dtoa_r+0x598>)
 8014686:	2200      	movs	r2, #0
 8014688:	4620      	mov	r0, r4
 801468a:	4629      	mov	r1, r5
 801468c:	f7ec fa46 	bl	8000b1c <__aeabi_dcmplt>
 8014690:	2800      	cmp	r0, #0
 8014692:	f000 80ae 	beq.w	80147f2 <_dtoa_r+0x4ea>
 8014696:	9b07      	ldr	r3, [sp, #28]
 8014698:	2b00      	cmp	r3, #0
 801469a:	f000 80aa 	beq.w	80147f2 <_dtoa_r+0x4ea>
 801469e:	9b00      	ldr	r3, [sp, #0]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	dd37      	ble.n	8014714 <_dtoa_r+0x40c>
 80146a4:	1e7b      	subs	r3, r7, #1
 80146a6:	9304      	str	r3, [sp, #16]
 80146a8:	4620      	mov	r0, r4
 80146aa:	4b7e      	ldr	r3, [pc, #504]	@ (80148a4 <_dtoa_r+0x59c>)
 80146ac:	2200      	movs	r2, #0
 80146ae:	4629      	mov	r1, r5
 80146b0:	f7eb ffc2 	bl	8000638 <__aeabi_dmul>
 80146b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146b8:	9c00      	ldr	r4, [sp, #0]
 80146ba:	3601      	adds	r6, #1
 80146bc:	4630      	mov	r0, r6
 80146be:	f7eb ff51 	bl	8000564 <__aeabi_i2d>
 80146c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80146c6:	f7eb ffb7 	bl	8000638 <__aeabi_dmul>
 80146ca:	4b77      	ldr	r3, [pc, #476]	@ (80148a8 <_dtoa_r+0x5a0>)
 80146cc:	2200      	movs	r2, #0
 80146ce:	f7eb fdfd 	bl	80002cc <__adddf3>
 80146d2:	4605      	mov	r5, r0
 80146d4:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80146d8:	2c00      	cmp	r4, #0
 80146da:	f040 808d 	bne.w	80147f8 <_dtoa_r+0x4f0>
 80146de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146e2:	4b72      	ldr	r3, [pc, #456]	@ (80148ac <_dtoa_r+0x5a4>)
 80146e4:	2200      	movs	r2, #0
 80146e6:	f7eb fdef 	bl	80002c8 <__aeabi_dsub>
 80146ea:	4602      	mov	r2, r0
 80146ec:	460b      	mov	r3, r1
 80146ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80146f2:	462a      	mov	r2, r5
 80146f4:	4633      	mov	r3, r6
 80146f6:	f7ec fa2f 	bl	8000b58 <__aeabi_dcmpgt>
 80146fa:	2800      	cmp	r0, #0
 80146fc:	f040 828c 	bne.w	8014c18 <_dtoa_r+0x910>
 8014700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014704:	462a      	mov	r2, r5
 8014706:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801470a:	f7ec fa07 	bl	8000b1c <__aeabi_dcmplt>
 801470e:	2800      	cmp	r0, #0
 8014710:	f040 8129 	bne.w	8014966 <_dtoa_r+0x65e>
 8014714:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8014718:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801471c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801471e:	2b00      	cmp	r3, #0
 8014720:	f2c0 815b 	blt.w	80149da <_dtoa_r+0x6d2>
 8014724:	2f0e      	cmp	r7, #14
 8014726:	f300 8158 	bgt.w	80149da <_dtoa_r+0x6d2>
 801472a:	4b5b      	ldr	r3, [pc, #364]	@ (8014898 <_dtoa_r+0x590>)
 801472c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014730:	ed93 7b00 	vldr	d7, [r3]
 8014734:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014736:	2b00      	cmp	r3, #0
 8014738:	ed8d 7b00 	vstr	d7, [sp]
 801473c:	da03      	bge.n	8014746 <_dtoa_r+0x43e>
 801473e:	9b07      	ldr	r3, [sp, #28]
 8014740:	2b00      	cmp	r3, #0
 8014742:	f340 8102 	ble.w	801494a <_dtoa_r+0x642>
 8014746:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801474a:	4656      	mov	r6, sl
 801474c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014750:	4620      	mov	r0, r4
 8014752:	4629      	mov	r1, r5
 8014754:	f7ec f89a 	bl	800088c <__aeabi_ddiv>
 8014758:	f7ec fa1e 	bl	8000b98 <__aeabi_d2iz>
 801475c:	4680      	mov	r8, r0
 801475e:	f7eb ff01 	bl	8000564 <__aeabi_i2d>
 8014762:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014766:	f7eb ff67 	bl	8000638 <__aeabi_dmul>
 801476a:	4602      	mov	r2, r0
 801476c:	460b      	mov	r3, r1
 801476e:	4620      	mov	r0, r4
 8014770:	4629      	mov	r1, r5
 8014772:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014776:	f7eb fda7 	bl	80002c8 <__aeabi_dsub>
 801477a:	f806 4b01 	strb.w	r4, [r6], #1
 801477e:	9d07      	ldr	r5, [sp, #28]
 8014780:	eba6 040a 	sub.w	r4, r6, sl
 8014784:	42a5      	cmp	r5, r4
 8014786:	4602      	mov	r2, r0
 8014788:	460b      	mov	r3, r1
 801478a:	f040 8118 	bne.w	80149be <_dtoa_r+0x6b6>
 801478e:	f7eb fd9d 	bl	80002cc <__adddf3>
 8014792:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014796:	4604      	mov	r4, r0
 8014798:	460d      	mov	r5, r1
 801479a:	f7ec f9dd 	bl	8000b58 <__aeabi_dcmpgt>
 801479e:	2800      	cmp	r0, #0
 80147a0:	f040 80fa 	bne.w	8014998 <_dtoa_r+0x690>
 80147a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147a8:	4620      	mov	r0, r4
 80147aa:	4629      	mov	r1, r5
 80147ac:	f7ec f9ac 	bl	8000b08 <__aeabi_dcmpeq>
 80147b0:	b118      	cbz	r0, 80147ba <_dtoa_r+0x4b2>
 80147b2:	f018 0f01 	tst.w	r8, #1
 80147b6:	f040 80ef 	bne.w	8014998 <_dtoa_r+0x690>
 80147ba:	4649      	mov	r1, r9
 80147bc:	4658      	mov	r0, fp
 80147be:	f000 fee2 	bl	8015586 <_Bfree>
 80147c2:	2300      	movs	r3, #0
 80147c4:	7033      	strb	r3, [r6, #0]
 80147c6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80147c8:	3701      	adds	r7, #1
 80147ca:	601f      	str	r7, [r3, #0]
 80147cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	f43f add1 	beq.w	8014376 <_dtoa_r+0x6e>
 80147d4:	601e      	str	r6, [r3, #0]
 80147d6:	e5ce      	b.n	8014376 <_dtoa_r+0x6e>
 80147d8:	07e2      	lsls	r2, r4, #31
 80147da:	d505      	bpl.n	80147e8 <_dtoa_r+0x4e0>
 80147dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80147e0:	f7eb ff2a 	bl	8000638 <__aeabi_dmul>
 80147e4:	3601      	adds	r6, #1
 80147e6:	2301      	movs	r3, #1
 80147e8:	1064      	asrs	r4, r4, #1
 80147ea:	3508      	adds	r5, #8
 80147ec:	e73f      	b.n	801466e <_dtoa_r+0x366>
 80147ee:	2602      	movs	r6, #2
 80147f0:	e742      	b.n	8014678 <_dtoa_r+0x370>
 80147f2:	9c07      	ldr	r4, [sp, #28]
 80147f4:	9704      	str	r7, [sp, #16]
 80147f6:	e761      	b.n	80146bc <_dtoa_r+0x3b4>
 80147f8:	4b27      	ldr	r3, [pc, #156]	@ (8014898 <_dtoa_r+0x590>)
 80147fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80147fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014800:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014804:	4454      	add	r4, sl
 8014806:	2900      	cmp	r1, #0
 8014808:	d054      	beq.n	80148b4 <_dtoa_r+0x5ac>
 801480a:	4929      	ldr	r1, [pc, #164]	@ (80148b0 <_dtoa_r+0x5a8>)
 801480c:	2000      	movs	r0, #0
 801480e:	f7ec f83d 	bl	800088c <__aeabi_ddiv>
 8014812:	4633      	mov	r3, r6
 8014814:	462a      	mov	r2, r5
 8014816:	f7eb fd57 	bl	80002c8 <__aeabi_dsub>
 801481a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801481e:	4656      	mov	r6, sl
 8014820:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014824:	f7ec f9b8 	bl	8000b98 <__aeabi_d2iz>
 8014828:	4605      	mov	r5, r0
 801482a:	f7eb fe9b 	bl	8000564 <__aeabi_i2d>
 801482e:	4602      	mov	r2, r0
 8014830:	460b      	mov	r3, r1
 8014832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014836:	f7eb fd47 	bl	80002c8 <__aeabi_dsub>
 801483a:	3530      	adds	r5, #48	@ 0x30
 801483c:	4602      	mov	r2, r0
 801483e:	460b      	mov	r3, r1
 8014840:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014844:	f806 5b01 	strb.w	r5, [r6], #1
 8014848:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801484c:	f7ec f966 	bl	8000b1c <__aeabi_dcmplt>
 8014850:	2800      	cmp	r0, #0
 8014852:	d172      	bne.n	801493a <_dtoa_r+0x632>
 8014854:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014858:	4911      	ldr	r1, [pc, #68]	@ (80148a0 <_dtoa_r+0x598>)
 801485a:	2000      	movs	r0, #0
 801485c:	f7eb fd34 	bl	80002c8 <__aeabi_dsub>
 8014860:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014864:	f7ec f95a 	bl	8000b1c <__aeabi_dcmplt>
 8014868:	2800      	cmp	r0, #0
 801486a:	f040 8096 	bne.w	801499a <_dtoa_r+0x692>
 801486e:	42a6      	cmp	r6, r4
 8014870:	f43f af50 	beq.w	8014714 <_dtoa_r+0x40c>
 8014874:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014878:	4b0a      	ldr	r3, [pc, #40]	@ (80148a4 <_dtoa_r+0x59c>)
 801487a:	2200      	movs	r2, #0
 801487c:	f7eb fedc 	bl	8000638 <__aeabi_dmul>
 8014880:	4b08      	ldr	r3, [pc, #32]	@ (80148a4 <_dtoa_r+0x59c>)
 8014882:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014886:	2200      	movs	r2, #0
 8014888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801488c:	f7eb fed4 	bl	8000638 <__aeabi_dmul>
 8014890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014894:	e7c4      	b.n	8014820 <_dtoa_r+0x518>
 8014896:	bf00      	nop
 8014898:	0801d3a0 	.word	0x0801d3a0
 801489c:	0801d378 	.word	0x0801d378
 80148a0:	3ff00000 	.word	0x3ff00000
 80148a4:	40240000 	.word	0x40240000
 80148a8:	401c0000 	.word	0x401c0000
 80148ac:	40140000 	.word	0x40140000
 80148b0:	3fe00000 	.word	0x3fe00000
 80148b4:	4631      	mov	r1, r6
 80148b6:	4628      	mov	r0, r5
 80148b8:	f7eb febe 	bl	8000638 <__aeabi_dmul>
 80148bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80148c0:	9415      	str	r4, [sp, #84]	@ 0x54
 80148c2:	4656      	mov	r6, sl
 80148c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148c8:	f7ec f966 	bl	8000b98 <__aeabi_d2iz>
 80148cc:	4605      	mov	r5, r0
 80148ce:	f7eb fe49 	bl	8000564 <__aeabi_i2d>
 80148d2:	4602      	mov	r2, r0
 80148d4:	460b      	mov	r3, r1
 80148d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148da:	f7eb fcf5 	bl	80002c8 <__aeabi_dsub>
 80148de:	3530      	adds	r5, #48	@ 0x30
 80148e0:	f806 5b01 	strb.w	r5, [r6], #1
 80148e4:	4602      	mov	r2, r0
 80148e6:	460b      	mov	r3, r1
 80148e8:	42a6      	cmp	r6, r4
 80148ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80148ee:	f04f 0200 	mov.w	r2, #0
 80148f2:	d124      	bne.n	801493e <_dtoa_r+0x636>
 80148f4:	4bac      	ldr	r3, [pc, #688]	@ (8014ba8 <_dtoa_r+0x8a0>)
 80148f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80148fa:	f7eb fce7 	bl	80002cc <__adddf3>
 80148fe:	4602      	mov	r2, r0
 8014900:	460b      	mov	r3, r1
 8014902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014906:	f7ec f927 	bl	8000b58 <__aeabi_dcmpgt>
 801490a:	2800      	cmp	r0, #0
 801490c:	d145      	bne.n	801499a <_dtoa_r+0x692>
 801490e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014912:	49a5      	ldr	r1, [pc, #660]	@ (8014ba8 <_dtoa_r+0x8a0>)
 8014914:	2000      	movs	r0, #0
 8014916:	f7eb fcd7 	bl	80002c8 <__aeabi_dsub>
 801491a:	4602      	mov	r2, r0
 801491c:	460b      	mov	r3, r1
 801491e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014922:	f7ec f8fb 	bl	8000b1c <__aeabi_dcmplt>
 8014926:	2800      	cmp	r0, #0
 8014928:	f43f aef4 	beq.w	8014714 <_dtoa_r+0x40c>
 801492c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801492e:	1e73      	subs	r3, r6, #1
 8014930:	9315      	str	r3, [sp, #84]	@ 0x54
 8014932:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014936:	2b30      	cmp	r3, #48	@ 0x30
 8014938:	d0f8      	beq.n	801492c <_dtoa_r+0x624>
 801493a:	9f04      	ldr	r7, [sp, #16]
 801493c:	e73d      	b.n	80147ba <_dtoa_r+0x4b2>
 801493e:	4b9b      	ldr	r3, [pc, #620]	@ (8014bac <_dtoa_r+0x8a4>)
 8014940:	f7eb fe7a 	bl	8000638 <__aeabi_dmul>
 8014944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014948:	e7bc      	b.n	80148c4 <_dtoa_r+0x5bc>
 801494a:	d10c      	bne.n	8014966 <_dtoa_r+0x65e>
 801494c:	4b98      	ldr	r3, [pc, #608]	@ (8014bb0 <_dtoa_r+0x8a8>)
 801494e:	2200      	movs	r2, #0
 8014950:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014954:	f7eb fe70 	bl	8000638 <__aeabi_dmul>
 8014958:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801495c:	f7ec f8f2 	bl	8000b44 <__aeabi_dcmpge>
 8014960:	2800      	cmp	r0, #0
 8014962:	f000 8157 	beq.w	8014c14 <_dtoa_r+0x90c>
 8014966:	2400      	movs	r4, #0
 8014968:	4625      	mov	r5, r4
 801496a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801496c:	43db      	mvns	r3, r3
 801496e:	9304      	str	r3, [sp, #16]
 8014970:	4656      	mov	r6, sl
 8014972:	2700      	movs	r7, #0
 8014974:	4621      	mov	r1, r4
 8014976:	4658      	mov	r0, fp
 8014978:	f000 fe05 	bl	8015586 <_Bfree>
 801497c:	2d00      	cmp	r5, #0
 801497e:	d0dc      	beq.n	801493a <_dtoa_r+0x632>
 8014980:	b12f      	cbz	r7, 801498e <_dtoa_r+0x686>
 8014982:	42af      	cmp	r7, r5
 8014984:	d003      	beq.n	801498e <_dtoa_r+0x686>
 8014986:	4639      	mov	r1, r7
 8014988:	4658      	mov	r0, fp
 801498a:	f000 fdfc 	bl	8015586 <_Bfree>
 801498e:	4629      	mov	r1, r5
 8014990:	4658      	mov	r0, fp
 8014992:	f000 fdf8 	bl	8015586 <_Bfree>
 8014996:	e7d0      	b.n	801493a <_dtoa_r+0x632>
 8014998:	9704      	str	r7, [sp, #16]
 801499a:	4633      	mov	r3, r6
 801499c:	461e      	mov	r6, r3
 801499e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80149a2:	2a39      	cmp	r2, #57	@ 0x39
 80149a4:	d107      	bne.n	80149b6 <_dtoa_r+0x6ae>
 80149a6:	459a      	cmp	sl, r3
 80149a8:	d1f8      	bne.n	801499c <_dtoa_r+0x694>
 80149aa:	9a04      	ldr	r2, [sp, #16]
 80149ac:	3201      	adds	r2, #1
 80149ae:	9204      	str	r2, [sp, #16]
 80149b0:	2230      	movs	r2, #48	@ 0x30
 80149b2:	f88a 2000 	strb.w	r2, [sl]
 80149b6:	781a      	ldrb	r2, [r3, #0]
 80149b8:	3201      	adds	r2, #1
 80149ba:	701a      	strb	r2, [r3, #0]
 80149bc:	e7bd      	b.n	801493a <_dtoa_r+0x632>
 80149be:	4b7b      	ldr	r3, [pc, #492]	@ (8014bac <_dtoa_r+0x8a4>)
 80149c0:	2200      	movs	r2, #0
 80149c2:	f7eb fe39 	bl	8000638 <__aeabi_dmul>
 80149c6:	2200      	movs	r2, #0
 80149c8:	2300      	movs	r3, #0
 80149ca:	4604      	mov	r4, r0
 80149cc:	460d      	mov	r5, r1
 80149ce:	f7ec f89b 	bl	8000b08 <__aeabi_dcmpeq>
 80149d2:	2800      	cmp	r0, #0
 80149d4:	f43f aeba 	beq.w	801474c <_dtoa_r+0x444>
 80149d8:	e6ef      	b.n	80147ba <_dtoa_r+0x4b2>
 80149da:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80149dc:	2a00      	cmp	r2, #0
 80149de:	f000 80db 	beq.w	8014b98 <_dtoa_r+0x890>
 80149e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80149e4:	2a01      	cmp	r2, #1
 80149e6:	f300 80bf 	bgt.w	8014b68 <_dtoa_r+0x860>
 80149ea:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80149ec:	2a00      	cmp	r2, #0
 80149ee:	f000 80b7 	beq.w	8014b60 <_dtoa_r+0x858>
 80149f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80149f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80149f8:	4646      	mov	r6, r8
 80149fa:	9a08      	ldr	r2, [sp, #32]
 80149fc:	2101      	movs	r1, #1
 80149fe:	441a      	add	r2, r3
 8014a00:	4658      	mov	r0, fp
 8014a02:	4498      	add	r8, r3
 8014a04:	9208      	str	r2, [sp, #32]
 8014a06:	f000 fe59 	bl	80156bc <__i2b>
 8014a0a:	4605      	mov	r5, r0
 8014a0c:	b15e      	cbz	r6, 8014a26 <_dtoa_r+0x71e>
 8014a0e:	9b08      	ldr	r3, [sp, #32]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	dd08      	ble.n	8014a26 <_dtoa_r+0x71e>
 8014a14:	42b3      	cmp	r3, r6
 8014a16:	9a08      	ldr	r2, [sp, #32]
 8014a18:	bfa8      	it	ge
 8014a1a:	4633      	movge	r3, r6
 8014a1c:	eba8 0803 	sub.w	r8, r8, r3
 8014a20:	1af6      	subs	r6, r6, r3
 8014a22:	1ad3      	subs	r3, r2, r3
 8014a24:	9308      	str	r3, [sp, #32]
 8014a26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a28:	b1f3      	cbz	r3, 8014a68 <_dtoa_r+0x760>
 8014a2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	f000 80b7 	beq.w	8014ba0 <_dtoa_r+0x898>
 8014a32:	b18c      	cbz	r4, 8014a58 <_dtoa_r+0x750>
 8014a34:	4629      	mov	r1, r5
 8014a36:	4622      	mov	r2, r4
 8014a38:	4658      	mov	r0, fp
 8014a3a:	f000 feff 	bl	801583c <__pow5mult>
 8014a3e:	464a      	mov	r2, r9
 8014a40:	4601      	mov	r1, r0
 8014a42:	4605      	mov	r5, r0
 8014a44:	4658      	mov	r0, fp
 8014a46:	f000 fe4f 	bl	80156e8 <__multiply>
 8014a4a:	4649      	mov	r1, r9
 8014a4c:	9004      	str	r0, [sp, #16]
 8014a4e:	4658      	mov	r0, fp
 8014a50:	f000 fd99 	bl	8015586 <_Bfree>
 8014a54:	9b04      	ldr	r3, [sp, #16]
 8014a56:	4699      	mov	r9, r3
 8014a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a5a:	1b1a      	subs	r2, r3, r4
 8014a5c:	d004      	beq.n	8014a68 <_dtoa_r+0x760>
 8014a5e:	4649      	mov	r1, r9
 8014a60:	4658      	mov	r0, fp
 8014a62:	f000 feeb 	bl	801583c <__pow5mult>
 8014a66:	4681      	mov	r9, r0
 8014a68:	2101      	movs	r1, #1
 8014a6a:	4658      	mov	r0, fp
 8014a6c:	f000 fe26 	bl	80156bc <__i2b>
 8014a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014a72:	4604      	mov	r4, r0
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	f000 81cc 	beq.w	8014e12 <_dtoa_r+0xb0a>
 8014a7a:	461a      	mov	r2, r3
 8014a7c:	4601      	mov	r1, r0
 8014a7e:	4658      	mov	r0, fp
 8014a80:	f000 fedc 	bl	801583c <__pow5mult>
 8014a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a86:	2b01      	cmp	r3, #1
 8014a88:	4604      	mov	r4, r0
 8014a8a:	f300 8095 	bgt.w	8014bb8 <_dtoa_r+0x8b0>
 8014a8e:	9b02      	ldr	r3, [sp, #8]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	f040 8087 	bne.w	8014ba4 <_dtoa_r+0x89c>
 8014a96:	9b03      	ldr	r3, [sp, #12]
 8014a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	f040 8089 	bne.w	8014bb4 <_dtoa_r+0x8ac>
 8014aa2:	9b03      	ldr	r3, [sp, #12]
 8014aa4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014aa8:	0d1b      	lsrs	r3, r3, #20
 8014aaa:	051b      	lsls	r3, r3, #20
 8014aac:	b12b      	cbz	r3, 8014aba <_dtoa_r+0x7b2>
 8014aae:	9b08      	ldr	r3, [sp, #32]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	9308      	str	r3, [sp, #32]
 8014ab4:	f108 0801 	add.w	r8, r8, #1
 8014ab8:	2301      	movs	r3, #1
 8014aba:	930a      	str	r3, [sp, #40]	@ 0x28
 8014abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	f000 81ad 	beq.w	8014e1e <_dtoa_r+0xb16>
 8014ac4:	6923      	ldr	r3, [r4, #16]
 8014ac6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014aca:	6918      	ldr	r0, [r3, #16]
 8014acc:	f000 fdaa 	bl	8015624 <__hi0bits>
 8014ad0:	f1c0 0020 	rsb	r0, r0, #32
 8014ad4:	9b08      	ldr	r3, [sp, #32]
 8014ad6:	4418      	add	r0, r3
 8014ad8:	f010 001f 	ands.w	r0, r0, #31
 8014adc:	d077      	beq.n	8014bce <_dtoa_r+0x8c6>
 8014ade:	f1c0 0320 	rsb	r3, r0, #32
 8014ae2:	2b04      	cmp	r3, #4
 8014ae4:	dd6b      	ble.n	8014bbe <_dtoa_r+0x8b6>
 8014ae6:	9b08      	ldr	r3, [sp, #32]
 8014ae8:	f1c0 001c 	rsb	r0, r0, #28
 8014aec:	4403      	add	r3, r0
 8014aee:	4480      	add	r8, r0
 8014af0:	4406      	add	r6, r0
 8014af2:	9308      	str	r3, [sp, #32]
 8014af4:	f1b8 0f00 	cmp.w	r8, #0
 8014af8:	dd05      	ble.n	8014b06 <_dtoa_r+0x7fe>
 8014afa:	4649      	mov	r1, r9
 8014afc:	4642      	mov	r2, r8
 8014afe:	4658      	mov	r0, fp
 8014b00:	f000 fedc 	bl	80158bc <__lshift>
 8014b04:	4681      	mov	r9, r0
 8014b06:	9b08      	ldr	r3, [sp, #32]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	dd05      	ble.n	8014b18 <_dtoa_r+0x810>
 8014b0c:	4621      	mov	r1, r4
 8014b0e:	461a      	mov	r2, r3
 8014b10:	4658      	mov	r0, fp
 8014b12:	f000 fed3 	bl	80158bc <__lshift>
 8014b16:	4604      	mov	r4, r0
 8014b18:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d059      	beq.n	8014bd2 <_dtoa_r+0x8ca>
 8014b1e:	4621      	mov	r1, r4
 8014b20:	4648      	mov	r0, r9
 8014b22:	f000 ff37 	bl	8015994 <__mcmp>
 8014b26:	2800      	cmp	r0, #0
 8014b28:	da53      	bge.n	8014bd2 <_dtoa_r+0x8ca>
 8014b2a:	1e7b      	subs	r3, r7, #1
 8014b2c:	9304      	str	r3, [sp, #16]
 8014b2e:	4649      	mov	r1, r9
 8014b30:	2300      	movs	r3, #0
 8014b32:	220a      	movs	r2, #10
 8014b34:	4658      	mov	r0, fp
 8014b36:	f000 fd2f 	bl	8015598 <__multadd>
 8014b3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014b3c:	4681      	mov	r9, r0
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	f000 816f 	beq.w	8014e22 <_dtoa_r+0xb1a>
 8014b44:	2300      	movs	r3, #0
 8014b46:	4629      	mov	r1, r5
 8014b48:	220a      	movs	r2, #10
 8014b4a:	4658      	mov	r0, fp
 8014b4c:	f000 fd24 	bl	8015598 <__multadd>
 8014b50:	9b00      	ldr	r3, [sp, #0]
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	4605      	mov	r5, r0
 8014b56:	dc67      	bgt.n	8014c28 <_dtoa_r+0x920>
 8014b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b5a:	2b02      	cmp	r3, #2
 8014b5c:	dc41      	bgt.n	8014be2 <_dtoa_r+0x8da>
 8014b5e:	e063      	b.n	8014c28 <_dtoa_r+0x920>
 8014b60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014b62:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014b66:	e746      	b.n	80149f6 <_dtoa_r+0x6ee>
 8014b68:	9b07      	ldr	r3, [sp, #28]
 8014b6a:	1e5c      	subs	r4, r3, #1
 8014b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b6e:	42a3      	cmp	r3, r4
 8014b70:	bfbf      	itttt	lt
 8014b72:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014b74:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8014b76:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8014b78:	1ae3      	sublt	r3, r4, r3
 8014b7a:	bfb4      	ite	lt
 8014b7c:	18d2      	addlt	r2, r2, r3
 8014b7e:	1b1c      	subge	r4, r3, r4
 8014b80:	9b07      	ldr	r3, [sp, #28]
 8014b82:	bfbc      	itt	lt
 8014b84:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8014b86:	2400      	movlt	r4, #0
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	bfb5      	itete	lt
 8014b8c:	eba8 0603 	sublt.w	r6, r8, r3
 8014b90:	9b07      	ldrge	r3, [sp, #28]
 8014b92:	2300      	movlt	r3, #0
 8014b94:	4646      	movge	r6, r8
 8014b96:	e730      	b.n	80149fa <_dtoa_r+0x6f2>
 8014b98:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014b9a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014b9c:	4646      	mov	r6, r8
 8014b9e:	e735      	b.n	8014a0c <_dtoa_r+0x704>
 8014ba0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014ba2:	e75c      	b.n	8014a5e <_dtoa_r+0x756>
 8014ba4:	2300      	movs	r3, #0
 8014ba6:	e788      	b.n	8014aba <_dtoa_r+0x7b2>
 8014ba8:	3fe00000 	.word	0x3fe00000
 8014bac:	40240000 	.word	0x40240000
 8014bb0:	40140000 	.word	0x40140000
 8014bb4:	9b02      	ldr	r3, [sp, #8]
 8014bb6:	e780      	b.n	8014aba <_dtoa_r+0x7b2>
 8014bb8:	2300      	movs	r3, #0
 8014bba:	930a      	str	r3, [sp, #40]	@ 0x28
 8014bbc:	e782      	b.n	8014ac4 <_dtoa_r+0x7bc>
 8014bbe:	d099      	beq.n	8014af4 <_dtoa_r+0x7ec>
 8014bc0:	9a08      	ldr	r2, [sp, #32]
 8014bc2:	331c      	adds	r3, #28
 8014bc4:	441a      	add	r2, r3
 8014bc6:	4498      	add	r8, r3
 8014bc8:	441e      	add	r6, r3
 8014bca:	9208      	str	r2, [sp, #32]
 8014bcc:	e792      	b.n	8014af4 <_dtoa_r+0x7ec>
 8014bce:	4603      	mov	r3, r0
 8014bd0:	e7f6      	b.n	8014bc0 <_dtoa_r+0x8b8>
 8014bd2:	9b07      	ldr	r3, [sp, #28]
 8014bd4:	9704      	str	r7, [sp, #16]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	dc20      	bgt.n	8014c1c <_dtoa_r+0x914>
 8014bda:	9300      	str	r3, [sp, #0]
 8014bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bde:	2b02      	cmp	r3, #2
 8014be0:	dd1e      	ble.n	8014c20 <_dtoa_r+0x918>
 8014be2:	9b00      	ldr	r3, [sp, #0]
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	f47f aec0 	bne.w	801496a <_dtoa_r+0x662>
 8014bea:	4621      	mov	r1, r4
 8014bec:	2205      	movs	r2, #5
 8014bee:	4658      	mov	r0, fp
 8014bf0:	f000 fcd2 	bl	8015598 <__multadd>
 8014bf4:	4601      	mov	r1, r0
 8014bf6:	4604      	mov	r4, r0
 8014bf8:	4648      	mov	r0, r9
 8014bfa:	f000 fecb 	bl	8015994 <__mcmp>
 8014bfe:	2800      	cmp	r0, #0
 8014c00:	f77f aeb3 	ble.w	801496a <_dtoa_r+0x662>
 8014c04:	4656      	mov	r6, sl
 8014c06:	2331      	movs	r3, #49	@ 0x31
 8014c08:	f806 3b01 	strb.w	r3, [r6], #1
 8014c0c:	9b04      	ldr	r3, [sp, #16]
 8014c0e:	3301      	adds	r3, #1
 8014c10:	9304      	str	r3, [sp, #16]
 8014c12:	e6ae      	b.n	8014972 <_dtoa_r+0x66a>
 8014c14:	9c07      	ldr	r4, [sp, #28]
 8014c16:	9704      	str	r7, [sp, #16]
 8014c18:	4625      	mov	r5, r4
 8014c1a:	e7f3      	b.n	8014c04 <_dtoa_r+0x8fc>
 8014c1c:	9b07      	ldr	r3, [sp, #28]
 8014c1e:	9300      	str	r3, [sp, #0]
 8014c20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	f000 8101 	beq.w	8014e2a <_dtoa_r+0xb22>
 8014c28:	2e00      	cmp	r6, #0
 8014c2a:	dd05      	ble.n	8014c38 <_dtoa_r+0x930>
 8014c2c:	4629      	mov	r1, r5
 8014c2e:	4632      	mov	r2, r6
 8014c30:	4658      	mov	r0, fp
 8014c32:	f000 fe43 	bl	80158bc <__lshift>
 8014c36:	4605      	mov	r5, r0
 8014c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d059      	beq.n	8014cf2 <_dtoa_r+0x9ea>
 8014c3e:	6869      	ldr	r1, [r5, #4]
 8014c40:	4658      	mov	r0, fp
 8014c42:	f000 fc7b 	bl	801553c <_Balloc>
 8014c46:	4606      	mov	r6, r0
 8014c48:	b920      	cbnz	r0, 8014c54 <_dtoa_r+0x94c>
 8014c4a:	4b83      	ldr	r3, [pc, #524]	@ (8014e58 <_dtoa_r+0xb50>)
 8014c4c:	4602      	mov	r2, r0
 8014c4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014c52:	e480      	b.n	8014556 <_dtoa_r+0x24e>
 8014c54:	692a      	ldr	r2, [r5, #16]
 8014c56:	3202      	adds	r2, #2
 8014c58:	0092      	lsls	r2, r2, #2
 8014c5a:	f105 010c 	add.w	r1, r5, #12
 8014c5e:	300c      	adds	r0, #12
 8014c60:	f7ff fa6c 	bl	801413c <memcpy>
 8014c64:	2201      	movs	r2, #1
 8014c66:	4631      	mov	r1, r6
 8014c68:	4658      	mov	r0, fp
 8014c6a:	f000 fe27 	bl	80158bc <__lshift>
 8014c6e:	f10a 0301 	add.w	r3, sl, #1
 8014c72:	9307      	str	r3, [sp, #28]
 8014c74:	9b00      	ldr	r3, [sp, #0]
 8014c76:	4453      	add	r3, sl
 8014c78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014c7a:	9b02      	ldr	r3, [sp, #8]
 8014c7c:	f003 0301 	and.w	r3, r3, #1
 8014c80:	462f      	mov	r7, r5
 8014c82:	930a      	str	r3, [sp, #40]	@ 0x28
 8014c84:	4605      	mov	r5, r0
 8014c86:	9b07      	ldr	r3, [sp, #28]
 8014c88:	4621      	mov	r1, r4
 8014c8a:	3b01      	subs	r3, #1
 8014c8c:	4648      	mov	r0, r9
 8014c8e:	9300      	str	r3, [sp, #0]
 8014c90:	f7ff faaf 	bl	80141f2 <quorem>
 8014c94:	4639      	mov	r1, r7
 8014c96:	9002      	str	r0, [sp, #8]
 8014c98:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014c9c:	4648      	mov	r0, r9
 8014c9e:	f000 fe79 	bl	8015994 <__mcmp>
 8014ca2:	462a      	mov	r2, r5
 8014ca4:	9008      	str	r0, [sp, #32]
 8014ca6:	4621      	mov	r1, r4
 8014ca8:	4658      	mov	r0, fp
 8014caa:	f000 fe8f 	bl	80159cc <__mdiff>
 8014cae:	68c2      	ldr	r2, [r0, #12]
 8014cb0:	4606      	mov	r6, r0
 8014cb2:	bb02      	cbnz	r2, 8014cf6 <_dtoa_r+0x9ee>
 8014cb4:	4601      	mov	r1, r0
 8014cb6:	4648      	mov	r0, r9
 8014cb8:	f000 fe6c 	bl	8015994 <__mcmp>
 8014cbc:	4602      	mov	r2, r0
 8014cbe:	4631      	mov	r1, r6
 8014cc0:	4658      	mov	r0, fp
 8014cc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8014cc4:	f000 fc5f 	bl	8015586 <_Bfree>
 8014cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014ccc:	9e07      	ldr	r6, [sp, #28]
 8014cce:	ea43 0102 	orr.w	r1, r3, r2
 8014cd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cd4:	4319      	orrs	r1, r3
 8014cd6:	d110      	bne.n	8014cfa <_dtoa_r+0x9f2>
 8014cd8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014cdc:	d029      	beq.n	8014d32 <_dtoa_r+0xa2a>
 8014cde:	9b08      	ldr	r3, [sp, #32]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	dd02      	ble.n	8014cea <_dtoa_r+0x9e2>
 8014ce4:	9b02      	ldr	r3, [sp, #8]
 8014ce6:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8014cea:	9b00      	ldr	r3, [sp, #0]
 8014cec:	f883 8000 	strb.w	r8, [r3]
 8014cf0:	e640      	b.n	8014974 <_dtoa_r+0x66c>
 8014cf2:	4628      	mov	r0, r5
 8014cf4:	e7bb      	b.n	8014c6e <_dtoa_r+0x966>
 8014cf6:	2201      	movs	r2, #1
 8014cf8:	e7e1      	b.n	8014cbe <_dtoa_r+0x9b6>
 8014cfa:	9b08      	ldr	r3, [sp, #32]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	db04      	blt.n	8014d0a <_dtoa_r+0xa02>
 8014d00:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014d02:	430b      	orrs	r3, r1
 8014d04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014d06:	430b      	orrs	r3, r1
 8014d08:	d120      	bne.n	8014d4c <_dtoa_r+0xa44>
 8014d0a:	2a00      	cmp	r2, #0
 8014d0c:	dded      	ble.n	8014cea <_dtoa_r+0x9e2>
 8014d0e:	4649      	mov	r1, r9
 8014d10:	2201      	movs	r2, #1
 8014d12:	4658      	mov	r0, fp
 8014d14:	f000 fdd2 	bl	80158bc <__lshift>
 8014d18:	4621      	mov	r1, r4
 8014d1a:	4681      	mov	r9, r0
 8014d1c:	f000 fe3a 	bl	8015994 <__mcmp>
 8014d20:	2800      	cmp	r0, #0
 8014d22:	dc03      	bgt.n	8014d2c <_dtoa_r+0xa24>
 8014d24:	d1e1      	bne.n	8014cea <_dtoa_r+0x9e2>
 8014d26:	f018 0f01 	tst.w	r8, #1
 8014d2a:	d0de      	beq.n	8014cea <_dtoa_r+0x9e2>
 8014d2c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014d30:	d1d8      	bne.n	8014ce4 <_dtoa_r+0x9dc>
 8014d32:	9a00      	ldr	r2, [sp, #0]
 8014d34:	2339      	movs	r3, #57	@ 0x39
 8014d36:	7013      	strb	r3, [r2, #0]
 8014d38:	4633      	mov	r3, r6
 8014d3a:	461e      	mov	r6, r3
 8014d3c:	3b01      	subs	r3, #1
 8014d3e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014d42:	2a39      	cmp	r2, #57	@ 0x39
 8014d44:	d052      	beq.n	8014dec <_dtoa_r+0xae4>
 8014d46:	3201      	adds	r2, #1
 8014d48:	701a      	strb	r2, [r3, #0]
 8014d4a:	e613      	b.n	8014974 <_dtoa_r+0x66c>
 8014d4c:	2a00      	cmp	r2, #0
 8014d4e:	dd07      	ble.n	8014d60 <_dtoa_r+0xa58>
 8014d50:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014d54:	d0ed      	beq.n	8014d32 <_dtoa_r+0xa2a>
 8014d56:	9a00      	ldr	r2, [sp, #0]
 8014d58:	f108 0301 	add.w	r3, r8, #1
 8014d5c:	7013      	strb	r3, [r2, #0]
 8014d5e:	e609      	b.n	8014974 <_dtoa_r+0x66c>
 8014d60:	9b07      	ldr	r3, [sp, #28]
 8014d62:	9a07      	ldr	r2, [sp, #28]
 8014d64:	f803 8c01 	strb.w	r8, [r3, #-1]
 8014d68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014d6a:	4293      	cmp	r3, r2
 8014d6c:	d028      	beq.n	8014dc0 <_dtoa_r+0xab8>
 8014d6e:	4649      	mov	r1, r9
 8014d70:	2300      	movs	r3, #0
 8014d72:	220a      	movs	r2, #10
 8014d74:	4658      	mov	r0, fp
 8014d76:	f000 fc0f 	bl	8015598 <__multadd>
 8014d7a:	42af      	cmp	r7, r5
 8014d7c:	4681      	mov	r9, r0
 8014d7e:	f04f 0300 	mov.w	r3, #0
 8014d82:	f04f 020a 	mov.w	r2, #10
 8014d86:	4639      	mov	r1, r7
 8014d88:	4658      	mov	r0, fp
 8014d8a:	d107      	bne.n	8014d9c <_dtoa_r+0xa94>
 8014d8c:	f000 fc04 	bl	8015598 <__multadd>
 8014d90:	4607      	mov	r7, r0
 8014d92:	4605      	mov	r5, r0
 8014d94:	9b07      	ldr	r3, [sp, #28]
 8014d96:	3301      	adds	r3, #1
 8014d98:	9307      	str	r3, [sp, #28]
 8014d9a:	e774      	b.n	8014c86 <_dtoa_r+0x97e>
 8014d9c:	f000 fbfc 	bl	8015598 <__multadd>
 8014da0:	4629      	mov	r1, r5
 8014da2:	4607      	mov	r7, r0
 8014da4:	2300      	movs	r3, #0
 8014da6:	220a      	movs	r2, #10
 8014da8:	4658      	mov	r0, fp
 8014daa:	f000 fbf5 	bl	8015598 <__multadd>
 8014dae:	4605      	mov	r5, r0
 8014db0:	e7f0      	b.n	8014d94 <_dtoa_r+0xa8c>
 8014db2:	9b00      	ldr	r3, [sp, #0]
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	bfcc      	ite	gt
 8014db8:	461e      	movgt	r6, r3
 8014dba:	2601      	movle	r6, #1
 8014dbc:	4456      	add	r6, sl
 8014dbe:	2700      	movs	r7, #0
 8014dc0:	4649      	mov	r1, r9
 8014dc2:	2201      	movs	r2, #1
 8014dc4:	4658      	mov	r0, fp
 8014dc6:	f000 fd79 	bl	80158bc <__lshift>
 8014dca:	4621      	mov	r1, r4
 8014dcc:	4681      	mov	r9, r0
 8014dce:	f000 fde1 	bl	8015994 <__mcmp>
 8014dd2:	2800      	cmp	r0, #0
 8014dd4:	dcb0      	bgt.n	8014d38 <_dtoa_r+0xa30>
 8014dd6:	d102      	bne.n	8014dde <_dtoa_r+0xad6>
 8014dd8:	f018 0f01 	tst.w	r8, #1
 8014ddc:	d1ac      	bne.n	8014d38 <_dtoa_r+0xa30>
 8014dde:	4633      	mov	r3, r6
 8014de0:	461e      	mov	r6, r3
 8014de2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014de6:	2a30      	cmp	r2, #48	@ 0x30
 8014de8:	d0fa      	beq.n	8014de0 <_dtoa_r+0xad8>
 8014dea:	e5c3      	b.n	8014974 <_dtoa_r+0x66c>
 8014dec:	459a      	cmp	sl, r3
 8014dee:	d1a4      	bne.n	8014d3a <_dtoa_r+0xa32>
 8014df0:	9b04      	ldr	r3, [sp, #16]
 8014df2:	3301      	adds	r3, #1
 8014df4:	9304      	str	r3, [sp, #16]
 8014df6:	2331      	movs	r3, #49	@ 0x31
 8014df8:	f88a 3000 	strb.w	r3, [sl]
 8014dfc:	e5ba      	b.n	8014974 <_dtoa_r+0x66c>
 8014dfe:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014e00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014e5c <_dtoa_r+0xb54>
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	f43f aab6 	beq.w	8014376 <_dtoa_r+0x6e>
 8014e0a:	f10a 0308 	add.w	r3, sl, #8
 8014e0e:	f7ff bab0 	b.w	8014372 <_dtoa_r+0x6a>
 8014e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e14:	2b01      	cmp	r3, #1
 8014e16:	f77f ae3a 	ble.w	8014a8e <_dtoa_r+0x786>
 8014e1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8014e1e:	2001      	movs	r0, #1
 8014e20:	e658      	b.n	8014ad4 <_dtoa_r+0x7cc>
 8014e22:	9b00      	ldr	r3, [sp, #0]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	f77f aed9 	ble.w	8014bdc <_dtoa_r+0x8d4>
 8014e2a:	4656      	mov	r6, sl
 8014e2c:	4621      	mov	r1, r4
 8014e2e:	4648      	mov	r0, r9
 8014e30:	f7ff f9df 	bl	80141f2 <quorem>
 8014e34:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014e38:	f806 8b01 	strb.w	r8, [r6], #1
 8014e3c:	9b00      	ldr	r3, [sp, #0]
 8014e3e:	eba6 020a 	sub.w	r2, r6, sl
 8014e42:	4293      	cmp	r3, r2
 8014e44:	ddb5      	ble.n	8014db2 <_dtoa_r+0xaaa>
 8014e46:	4649      	mov	r1, r9
 8014e48:	2300      	movs	r3, #0
 8014e4a:	220a      	movs	r2, #10
 8014e4c:	4658      	mov	r0, fp
 8014e4e:	f000 fba3 	bl	8015598 <__multadd>
 8014e52:	4681      	mov	r9, r0
 8014e54:	e7ea      	b.n	8014e2c <_dtoa_r+0xb24>
 8014e56:	bf00      	nop
 8014e58:	0801d2a8 	.word	0x0801d2a8
 8014e5c:	0801d29b 	.word	0x0801d29b

08014e60 <_malloc_trim_r>:
 8014e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014e64:	4606      	mov	r6, r0
 8014e66:	2008      	movs	r0, #8
 8014e68:	4689      	mov	r9, r1
 8014e6a:	f002 fb8b 	bl	8017584 <sysconf>
 8014e6e:	4f24      	ldr	r7, [pc, #144]	@ (8014f00 <_malloc_trim_r+0xa0>)
 8014e70:	4680      	mov	r8, r0
 8014e72:	4630      	mov	r0, r6
 8014e74:	f000 fb56 	bl	8015524 <__malloc_lock>
 8014e78:	68bb      	ldr	r3, [r7, #8]
 8014e7a:	685d      	ldr	r5, [r3, #4]
 8014e7c:	f025 0503 	bic.w	r5, r5, #3
 8014e80:	f1a5 0411 	sub.w	r4, r5, #17
 8014e84:	eba4 0409 	sub.w	r4, r4, r9
 8014e88:	4444      	add	r4, r8
 8014e8a:	fbb4 f4f8 	udiv	r4, r4, r8
 8014e8e:	3c01      	subs	r4, #1
 8014e90:	fb08 f404 	mul.w	r4, r8, r4
 8014e94:	45a0      	cmp	r8, r4
 8014e96:	dd05      	ble.n	8014ea4 <_malloc_trim_r+0x44>
 8014e98:	4630      	mov	r0, r6
 8014e9a:	f000 fb49 	bl	8015530 <__malloc_unlock>
 8014e9e:	2000      	movs	r0, #0
 8014ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ea4:	2100      	movs	r1, #0
 8014ea6:	4630      	mov	r0, r6
 8014ea8:	f002 fb48 	bl	801753c <_sbrk_r>
 8014eac:	68bb      	ldr	r3, [r7, #8]
 8014eae:	442b      	add	r3, r5
 8014eb0:	4298      	cmp	r0, r3
 8014eb2:	d1f1      	bne.n	8014e98 <_malloc_trim_r+0x38>
 8014eb4:	4261      	negs	r1, r4
 8014eb6:	4630      	mov	r0, r6
 8014eb8:	f002 fb40 	bl	801753c <_sbrk_r>
 8014ebc:	3001      	adds	r0, #1
 8014ebe:	d110      	bne.n	8014ee2 <_malloc_trim_r+0x82>
 8014ec0:	2100      	movs	r1, #0
 8014ec2:	4630      	mov	r0, r6
 8014ec4:	f002 fb3a 	bl	801753c <_sbrk_r>
 8014ec8:	68ba      	ldr	r2, [r7, #8]
 8014eca:	1a83      	subs	r3, r0, r2
 8014ecc:	2b0f      	cmp	r3, #15
 8014ece:	dde3      	ble.n	8014e98 <_malloc_trim_r+0x38>
 8014ed0:	490c      	ldr	r1, [pc, #48]	@ (8014f04 <_malloc_trim_r+0xa4>)
 8014ed2:	6809      	ldr	r1, [r1, #0]
 8014ed4:	1a40      	subs	r0, r0, r1
 8014ed6:	490c      	ldr	r1, [pc, #48]	@ (8014f08 <_malloc_trim_r+0xa8>)
 8014ed8:	f043 0301 	orr.w	r3, r3, #1
 8014edc:	6008      	str	r0, [r1, #0]
 8014ede:	6053      	str	r3, [r2, #4]
 8014ee0:	e7da      	b.n	8014e98 <_malloc_trim_r+0x38>
 8014ee2:	68bb      	ldr	r3, [r7, #8]
 8014ee4:	4a08      	ldr	r2, [pc, #32]	@ (8014f08 <_malloc_trim_r+0xa8>)
 8014ee6:	1b2d      	subs	r5, r5, r4
 8014ee8:	f045 0501 	orr.w	r5, r5, #1
 8014eec:	605d      	str	r5, [r3, #4]
 8014eee:	6813      	ldr	r3, [r2, #0]
 8014ef0:	4630      	mov	r0, r6
 8014ef2:	1b1b      	subs	r3, r3, r4
 8014ef4:	6013      	str	r3, [r2, #0]
 8014ef6:	f000 fb1b 	bl	8015530 <__malloc_unlock>
 8014efa:	2001      	movs	r0, #1
 8014efc:	e7d0      	b.n	8014ea0 <_malloc_trim_r+0x40>
 8014efe:	bf00      	nop
 8014f00:	200004d4 	.word	0x200004d4
 8014f04:	200004cc 	.word	0x200004cc
 8014f08:	200016c4 	.word	0x200016c4

08014f0c <_free_r>:
 8014f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f0e:	4604      	mov	r4, r0
 8014f10:	460f      	mov	r7, r1
 8014f12:	2900      	cmp	r1, #0
 8014f14:	f000 80b1 	beq.w	801507a <_free_r+0x16e>
 8014f18:	f000 fb04 	bl	8015524 <__malloc_lock>
 8014f1c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8014f20:	4d56      	ldr	r5, [pc, #344]	@ (801507c <_free_r+0x170>)
 8014f22:	f022 0001 	bic.w	r0, r2, #1
 8014f26:	f1a7 0308 	sub.w	r3, r7, #8
 8014f2a:	eb03 0c00 	add.w	ip, r3, r0
 8014f2e:	68a9      	ldr	r1, [r5, #8]
 8014f30:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8014f34:	4561      	cmp	r1, ip
 8014f36:	f026 0603 	bic.w	r6, r6, #3
 8014f3a:	f002 0201 	and.w	r2, r2, #1
 8014f3e:	d11b      	bne.n	8014f78 <_free_r+0x6c>
 8014f40:	4406      	add	r6, r0
 8014f42:	b93a      	cbnz	r2, 8014f54 <_free_r+0x48>
 8014f44:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8014f48:	1a9b      	subs	r3, r3, r2
 8014f4a:	4416      	add	r6, r2
 8014f4c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8014f50:	60ca      	str	r2, [r1, #12]
 8014f52:	6091      	str	r1, [r2, #8]
 8014f54:	f046 0201 	orr.w	r2, r6, #1
 8014f58:	605a      	str	r2, [r3, #4]
 8014f5a:	60ab      	str	r3, [r5, #8]
 8014f5c:	4b48      	ldr	r3, [pc, #288]	@ (8015080 <_free_r+0x174>)
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	42b3      	cmp	r3, r6
 8014f62:	d804      	bhi.n	8014f6e <_free_r+0x62>
 8014f64:	4b47      	ldr	r3, [pc, #284]	@ (8015084 <_free_r+0x178>)
 8014f66:	4620      	mov	r0, r4
 8014f68:	6819      	ldr	r1, [r3, #0]
 8014f6a:	f7ff ff79 	bl	8014e60 <_malloc_trim_r>
 8014f6e:	4620      	mov	r0, r4
 8014f70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014f74:	f000 badc 	b.w	8015530 <__malloc_unlock>
 8014f78:	f8cc 6004 	str.w	r6, [ip, #4]
 8014f7c:	2a00      	cmp	r2, #0
 8014f7e:	d138      	bne.n	8014ff2 <_free_r+0xe6>
 8014f80:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8014f84:	1a5b      	subs	r3, r3, r1
 8014f86:	4408      	add	r0, r1
 8014f88:	6899      	ldr	r1, [r3, #8]
 8014f8a:	f105 0708 	add.w	r7, r5, #8
 8014f8e:	42b9      	cmp	r1, r7
 8014f90:	d031      	beq.n	8014ff6 <_free_r+0xea>
 8014f92:	68df      	ldr	r7, [r3, #12]
 8014f94:	60cf      	str	r7, [r1, #12]
 8014f96:	60b9      	str	r1, [r7, #8]
 8014f98:	eb0c 0106 	add.w	r1, ip, r6
 8014f9c:	6849      	ldr	r1, [r1, #4]
 8014f9e:	07c9      	lsls	r1, r1, #31
 8014fa0:	d40b      	bmi.n	8014fba <_free_r+0xae>
 8014fa2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8014fa6:	4430      	add	r0, r6
 8014fa8:	bb3a      	cbnz	r2, 8014ffa <_free_r+0xee>
 8014faa:	4e37      	ldr	r6, [pc, #220]	@ (8015088 <_free_r+0x17c>)
 8014fac:	42b1      	cmp	r1, r6
 8014fae:	d124      	bne.n	8014ffa <_free_r+0xee>
 8014fb0:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8014fb4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8014fb8:	2201      	movs	r2, #1
 8014fba:	f040 0101 	orr.w	r1, r0, #1
 8014fbe:	6059      	str	r1, [r3, #4]
 8014fc0:	5018      	str	r0, [r3, r0]
 8014fc2:	2a00      	cmp	r2, #0
 8014fc4:	d1d3      	bne.n	8014f6e <_free_r+0x62>
 8014fc6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8014fca:	d21b      	bcs.n	8015004 <_free_r+0xf8>
 8014fcc:	08c2      	lsrs	r2, r0, #3
 8014fce:	2101      	movs	r1, #1
 8014fd0:	0940      	lsrs	r0, r0, #5
 8014fd2:	4081      	lsls	r1, r0
 8014fd4:	6868      	ldr	r0, [r5, #4]
 8014fd6:	3201      	adds	r2, #1
 8014fd8:	4301      	orrs	r1, r0
 8014fda:	6069      	str	r1, [r5, #4]
 8014fdc:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8014fe0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8014fe4:	3908      	subs	r1, #8
 8014fe6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014fea:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8014fee:	60c3      	str	r3, [r0, #12]
 8014ff0:	e7bd      	b.n	8014f6e <_free_r+0x62>
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	e7d0      	b.n	8014f98 <_free_r+0x8c>
 8014ff6:	2201      	movs	r2, #1
 8014ff8:	e7ce      	b.n	8014f98 <_free_r+0x8c>
 8014ffa:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8014ffe:	60ce      	str	r6, [r1, #12]
 8015000:	60b1      	str	r1, [r6, #8]
 8015002:	e7da      	b.n	8014fba <_free_r+0xae>
 8015004:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8015008:	ea4f 2250 	mov.w	r2, r0, lsr #9
 801500c:	d214      	bcs.n	8015038 <_free_r+0x12c>
 801500e:	0982      	lsrs	r2, r0, #6
 8015010:	3238      	adds	r2, #56	@ 0x38
 8015012:	1c51      	adds	r1, r2, #1
 8015014:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8015018:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 801501c:	428e      	cmp	r6, r1
 801501e:	d125      	bne.n	801506c <_free_r+0x160>
 8015020:	2001      	movs	r0, #1
 8015022:	1092      	asrs	r2, r2, #2
 8015024:	fa00 f202 	lsl.w	r2, r0, r2
 8015028:	6868      	ldr	r0, [r5, #4]
 801502a:	4302      	orrs	r2, r0
 801502c:	606a      	str	r2, [r5, #4]
 801502e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8015032:	60b3      	str	r3, [r6, #8]
 8015034:	60cb      	str	r3, [r1, #12]
 8015036:	e79a      	b.n	8014f6e <_free_r+0x62>
 8015038:	2a14      	cmp	r2, #20
 801503a:	d801      	bhi.n	8015040 <_free_r+0x134>
 801503c:	325b      	adds	r2, #91	@ 0x5b
 801503e:	e7e8      	b.n	8015012 <_free_r+0x106>
 8015040:	2a54      	cmp	r2, #84	@ 0x54
 8015042:	d802      	bhi.n	801504a <_free_r+0x13e>
 8015044:	0b02      	lsrs	r2, r0, #12
 8015046:	326e      	adds	r2, #110	@ 0x6e
 8015048:	e7e3      	b.n	8015012 <_free_r+0x106>
 801504a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 801504e:	d802      	bhi.n	8015056 <_free_r+0x14a>
 8015050:	0bc2      	lsrs	r2, r0, #15
 8015052:	3277      	adds	r2, #119	@ 0x77
 8015054:	e7dd      	b.n	8015012 <_free_r+0x106>
 8015056:	f240 5154 	movw	r1, #1364	@ 0x554
 801505a:	428a      	cmp	r2, r1
 801505c:	bf9a      	itte	ls
 801505e:	0c82      	lsrls	r2, r0, #18
 8015060:	327c      	addls	r2, #124	@ 0x7c
 8015062:	227e      	movhi	r2, #126	@ 0x7e
 8015064:	e7d5      	b.n	8015012 <_free_r+0x106>
 8015066:	6889      	ldr	r1, [r1, #8]
 8015068:	428e      	cmp	r6, r1
 801506a:	d004      	beq.n	8015076 <_free_r+0x16a>
 801506c:	684a      	ldr	r2, [r1, #4]
 801506e:	f022 0203 	bic.w	r2, r2, #3
 8015072:	4282      	cmp	r2, r0
 8015074:	d8f7      	bhi.n	8015066 <_free_r+0x15a>
 8015076:	68ce      	ldr	r6, [r1, #12]
 8015078:	e7d9      	b.n	801502e <_free_r+0x122>
 801507a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801507c:	200004d4 	.word	0x200004d4
 8015080:	200004d0 	.word	0x200004d0
 8015084:	200016f4 	.word	0x200016f4
 8015088:	200004dc 	.word	0x200004dc

0801508c <_malloc_r>:
 801508c:	f101 030b 	add.w	r3, r1, #11
 8015090:	2b16      	cmp	r3, #22
 8015092:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015096:	4605      	mov	r5, r0
 8015098:	d906      	bls.n	80150a8 <_malloc_r+0x1c>
 801509a:	f033 0707 	bics.w	r7, r3, #7
 801509e:	d504      	bpl.n	80150aa <_malloc_r+0x1e>
 80150a0:	230c      	movs	r3, #12
 80150a2:	602b      	str	r3, [r5, #0]
 80150a4:	2400      	movs	r4, #0
 80150a6:	e1a3      	b.n	80153f0 <_malloc_r+0x364>
 80150a8:	2710      	movs	r7, #16
 80150aa:	42b9      	cmp	r1, r7
 80150ac:	d8f8      	bhi.n	80150a0 <_malloc_r+0x14>
 80150ae:	4628      	mov	r0, r5
 80150b0:	f000 fa38 	bl	8015524 <__malloc_lock>
 80150b4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 80150b8:	4eaf      	ldr	r6, [pc, #700]	@ (8015378 <_malloc_r+0x2ec>)
 80150ba:	d237      	bcs.n	801512c <_malloc_r+0xa0>
 80150bc:	f107 0208 	add.w	r2, r7, #8
 80150c0:	4432      	add	r2, r6
 80150c2:	f1a2 0108 	sub.w	r1, r2, #8
 80150c6:	6854      	ldr	r4, [r2, #4]
 80150c8:	428c      	cmp	r4, r1
 80150ca:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80150ce:	d102      	bne.n	80150d6 <_malloc_r+0x4a>
 80150d0:	68d4      	ldr	r4, [r2, #12]
 80150d2:	42a2      	cmp	r2, r4
 80150d4:	d010      	beq.n	80150f8 <_malloc_r+0x6c>
 80150d6:	6863      	ldr	r3, [r4, #4]
 80150d8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80150dc:	f023 0303 	bic.w	r3, r3, #3
 80150e0:	60ca      	str	r2, [r1, #12]
 80150e2:	4423      	add	r3, r4
 80150e4:	6091      	str	r1, [r2, #8]
 80150e6:	685a      	ldr	r2, [r3, #4]
 80150e8:	f042 0201 	orr.w	r2, r2, #1
 80150ec:	605a      	str	r2, [r3, #4]
 80150ee:	4628      	mov	r0, r5
 80150f0:	f000 fa1e 	bl	8015530 <__malloc_unlock>
 80150f4:	3408      	adds	r4, #8
 80150f6:	e17b      	b.n	80153f0 <_malloc_r+0x364>
 80150f8:	3302      	adds	r3, #2
 80150fa:	6934      	ldr	r4, [r6, #16]
 80150fc:	499f      	ldr	r1, [pc, #636]	@ (801537c <_malloc_r+0x2f0>)
 80150fe:	428c      	cmp	r4, r1
 8015100:	d077      	beq.n	80151f2 <_malloc_r+0x166>
 8015102:	6862      	ldr	r2, [r4, #4]
 8015104:	f022 0c03 	bic.w	ip, r2, #3
 8015108:	ebac 0007 	sub.w	r0, ip, r7
 801510c:	280f      	cmp	r0, #15
 801510e:	dd48      	ble.n	80151a2 <_malloc_r+0x116>
 8015110:	19e2      	adds	r2, r4, r7
 8015112:	f040 0301 	orr.w	r3, r0, #1
 8015116:	f047 0701 	orr.w	r7, r7, #1
 801511a:	6067      	str	r7, [r4, #4]
 801511c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8015120:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8015124:	6053      	str	r3, [r2, #4]
 8015126:	f844 000c 	str.w	r0, [r4, ip]
 801512a:	e7e0      	b.n	80150ee <_malloc_r+0x62>
 801512c:	0a7b      	lsrs	r3, r7, #9
 801512e:	d02a      	beq.n	8015186 <_malloc_r+0xfa>
 8015130:	2b04      	cmp	r3, #4
 8015132:	d812      	bhi.n	801515a <_malloc_r+0xce>
 8015134:	09bb      	lsrs	r3, r7, #6
 8015136:	3338      	adds	r3, #56	@ 0x38
 8015138:	1c5a      	adds	r2, r3, #1
 801513a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 801513e:	f1a2 0c08 	sub.w	ip, r2, #8
 8015142:	6854      	ldr	r4, [r2, #4]
 8015144:	4564      	cmp	r4, ip
 8015146:	d006      	beq.n	8015156 <_malloc_r+0xca>
 8015148:	6862      	ldr	r2, [r4, #4]
 801514a:	f022 0203 	bic.w	r2, r2, #3
 801514e:	1bd0      	subs	r0, r2, r7
 8015150:	280f      	cmp	r0, #15
 8015152:	dd1c      	ble.n	801518e <_malloc_r+0x102>
 8015154:	3b01      	subs	r3, #1
 8015156:	3301      	adds	r3, #1
 8015158:	e7cf      	b.n	80150fa <_malloc_r+0x6e>
 801515a:	2b14      	cmp	r3, #20
 801515c:	d801      	bhi.n	8015162 <_malloc_r+0xd6>
 801515e:	335b      	adds	r3, #91	@ 0x5b
 8015160:	e7ea      	b.n	8015138 <_malloc_r+0xac>
 8015162:	2b54      	cmp	r3, #84	@ 0x54
 8015164:	d802      	bhi.n	801516c <_malloc_r+0xe0>
 8015166:	0b3b      	lsrs	r3, r7, #12
 8015168:	336e      	adds	r3, #110	@ 0x6e
 801516a:	e7e5      	b.n	8015138 <_malloc_r+0xac>
 801516c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8015170:	d802      	bhi.n	8015178 <_malloc_r+0xec>
 8015172:	0bfb      	lsrs	r3, r7, #15
 8015174:	3377      	adds	r3, #119	@ 0x77
 8015176:	e7df      	b.n	8015138 <_malloc_r+0xac>
 8015178:	f240 5254 	movw	r2, #1364	@ 0x554
 801517c:	4293      	cmp	r3, r2
 801517e:	d804      	bhi.n	801518a <_malloc_r+0xfe>
 8015180:	0cbb      	lsrs	r3, r7, #18
 8015182:	337c      	adds	r3, #124	@ 0x7c
 8015184:	e7d8      	b.n	8015138 <_malloc_r+0xac>
 8015186:	233f      	movs	r3, #63	@ 0x3f
 8015188:	e7d6      	b.n	8015138 <_malloc_r+0xac>
 801518a:	237e      	movs	r3, #126	@ 0x7e
 801518c:	e7d4      	b.n	8015138 <_malloc_r+0xac>
 801518e:	2800      	cmp	r0, #0
 8015190:	68e1      	ldr	r1, [r4, #12]
 8015192:	db04      	blt.n	801519e <_malloc_r+0x112>
 8015194:	68a3      	ldr	r3, [r4, #8]
 8015196:	60d9      	str	r1, [r3, #12]
 8015198:	608b      	str	r3, [r1, #8]
 801519a:	18a3      	adds	r3, r4, r2
 801519c:	e7a3      	b.n	80150e6 <_malloc_r+0x5a>
 801519e:	460c      	mov	r4, r1
 80151a0:	e7d0      	b.n	8015144 <_malloc_r+0xb8>
 80151a2:	2800      	cmp	r0, #0
 80151a4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80151a8:	db07      	blt.n	80151ba <_malloc_r+0x12e>
 80151aa:	44a4      	add	ip, r4
 80151ac:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80151b0:	f043 0301 	orr.w	r3, r3, #1
 80151b4:	f8cc 3004 	str.w	r3, [ip, #4]
 80151b8:	e799      	b.n	80150ee <_malloc_r+0x62>
 80151ba:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 80151be:	6870      	ldr	r0, [r6, #4]
 80151c0:	f080 8095 	bcs.w	80152ee <_malloc_r+0x262>
 80151c4:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80151c8:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80151cc:	f04f 0c01 	mov.w	ip, #1
 80151d0:	3201      	adds	r2, #1
 80151d2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80151d6:	ea4c 0000 	orr.w	r0, ip, r0
 80151da:	6070      	str	r0, [r6, #4]
 80151dc:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80151e0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80151e4:	3808      	subs	r0, #8
 80151e6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80151ea:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80151ee:	f8cc 400c 	str.w	r4, [ip, #12]
 80151f2:	1098      	asrs	r0, r3, #2
 80151f4:	2201      	movs	r2, #1
 80151f6:	4082      	lsls	r2, r0
 80151f8:	6870      	ldr	r0, [r6, #4]
 80151fa:	4290      	cmp	r0, r2
 80151fc:	d326      	bcc.n	801524c <_malloc_r+0x1c0>
 80151fe:	4210      	tst	r0, r2
 8015200:	d106      	bne.n	8015210 <_malloc_r+0x184>
 8015202:	f023 0303 	bic.w	r3, r3, #3
 8015206:	0052      	lsls	r2, r2, #1
 8015208:	4210      	tst	r0, r2
 801520a:	f103 0304 	add.w	r3, r3, #4
 801520e:	d0fa      	beq.n	8015206 <_malloc_r+0x17a>
 8015210:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8015214:	46c1      	mov	r9, r8
 8015216:	469e      	mov	lr, r3
 8015218:	f8d9 400c 	ldr.w	r4, [r9, #12]
 801521c:	454c      	cmp	r4, r9
 801521e:	f040 80b9 	bne.w	8015394 <_malloc_r+0x308>
 8015222:	f10e 0e01 	add.w	lr, lr, #1
 8015226:	f01e 0f03 	tst.w	lr, #3
 801522a:	f109 0908 	add.w	r9, r9, #8
 801522e:	d1f3      	bne.n	8015218 <_malloc_r+0x18c>
 8015230:	0798      	lsls	r0, r3, #30
 8015232:	f040 80e3 	bne.w	80153fc <_malloc_r+0x370>
 8015236:	6873      	ldr	r3, [r6, #4]
 8015238:	ea23 0302 	bic.w	r3, r3, r2
 801523c:	6073      	str	r3, [r6, #4]
 801523e:	6870      	ldr	r0, [r6, #4]
 8015240:	0052      	lsls	r2, r2, #1
 8015242:	4290      	cmp	r0, r2
 8015244:	d302      	bcc.n	801524c <_malloc_r+0x1c0>
 8015246:	2a00      	cmp	r2, #0
 8015248:	f040 80e5 	bne.w	8015416 <_malloc_r+0x38a>
 801524c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8015250:	f8da 3004 	ldr.w	r3, [sl, #4]
 8015254:	f023 0903 	bic.w	r9, r3, #3
 8015258:	45b9      	cmp	r9, r7
 801525a:	d304      	bcc.n	8015266 <_malloc_r+0x1da>
 801525c:	eba9 0207 	sub.w	r2, r9, r7
 8015260:	2a0f      	cmp	r2, #15
 8015262:	f300 8141 	bgt.w	80154e8 <_malloc_r+0x45c>
 8015266:	4b46      	ldr	r3, [pc, #280]	@ (8015380 <_malloc_r+0x2f4>)
 8015268:	6819      	ldr	r1, [r3, #0]
 801526a:	3110      	adds	r1, #16
 801526c:	4439      	add	r1, r7
 801526e:	2008      	movs	r0, #8
 8015270:	9101      	str	r1, [sp, #4]
 8015272:	f002 f987 	bl	8017584 <sysconf>
 8015276:	4a43      	ldr	r2, [pc, #268]	@ (8015384 <_malloc_r+0x2f8>)
 8015278:	9901      	ldr	r1, [sp, #4]
 801527a:	6813      	ldr	r3, [r2, #0]
 801527c:	3301      	adds	r3, #1
 801527e:	bf1f      	itttt	ne
 8015280:	f101 31ff 	addne.w	r1, r1, #4294967295
 8015284:	1809      	addne	r1, r1, r0
 8015286:	4243      	negne	r3, r0
 8015288:	4019      	andne	r1, r3
 801528a:	4680      	mov	r8, r0
 801528c:	4628      	mov	r0, r5
 801528e:	9101      	str	r1, [sp, #4]
 8015290:	f002 f954 	bl	801753c <_sbrk_r>
 8015294:	1c42      	adds	r2, r0, #1
 8015296:	eb0a 0b09 	add.w	fp, sl, r9
 801529a:	4604      	mov	r4, r0
 801529c:	f000 80f7 	beq.w	801548e <_malloc_r+0x402>
 80152a0:	4583      	cmp	fp, r0
 80152a2:	9901      	ldr	r1, [sp, #4]
 80152a4:	4a37      	ldr	r2, [pc, #220]	@ (8015384 <_malloc_r+0x2f8>)
 80152a6:	d902      	bls.n	80152ae <_malloc_r+0x222>
 80152a8:	45b2      	cmp	sl, r6
 80152aa:	f040 80f0 	bne.w	801548e <_malloc_r+0x402>
 80152ae:	4b36      	ldr	r3, [pc, #216]	@ (8015388 <_malloc_r+0x2fc>)
 80152b0:	6818      	ldr	r0, [r3, #0]
 80152b2:	45a3      	cmp	fp, r4
 80152b4:	eb00 0e01 	add.w	lr, r0, r1
 80152b8:	f8c3 e000 	str.w	lr, [r3]
 80152bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80152c0:	f040 80ab 	bne.w	801541a <_malloc_r+0x38e>
 80152c4:	ea1b 0f0c 	tst.w	fp, ip
 80152c8:	f040 80a7 	bne.w	801541a <_malloc_r+0x38e>
 80152cc:	68b2      	ldr	r2, [r6, #8]
 80152ce:	4449      	add	r1, r9
 80152d0:	f041 0101 	orr.w	r1, r1, #1
 80152d4:	6051      	str	r1, [r2, #4]
 80152d6:	4a2d      	ldr	r2, [pc, #180]	@ (801538c <_malloc_r+0x300>)
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	6811      	ldr	r1, [r2, #0]
 80152dc:	428b      	cmp	r3, r1
 80152de:	bf88      	it	hi
 80152e0:	6013      	strhi	r3, [r2, #0]
 80152e2:	4a2b      	ldr	r2, [pc, #172]	@ (8015390 <_malloc_r+0x304>)
 80152e4:	6811      	ldr	r1, [r2, #0]
 80152e6:	428b      	cmp	r3, r1
 80152e8:	bf88      	it	hi
 80152ea:	6013      	strhi	r3, [r2, #0]
 80152ec:	e0cf      	b.n	801548e <_malloc_r+0x402>
 80152ee:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 80152f2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80152f6:	d218      	bcs.n	801532a <_malloc_r+0x29e>
 80152f8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80152fc:	3238      	adds	r2, #56	@ 0x38
 80152fe:	f102 0e01 	add.w	lr, r2, #1
 8015302:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8015306:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 801530a:	45f0      	cmp	r8, lr
 801530c:	d12b      	bne.n	8015366 <_malloc_r+0x2da>
 801530e:	1092      	asrs	r2, r2, #2
 8015310:	f04f 0c01 	mov.w	ip, #1
 8015314:	fa0c f202 	lsl.w	r2, ip, r2
 8015318:	4302      	orrs	r2, r0
 801531a:	6072      	str	r2, [r6, #4]
 801531c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8015320:	f8c8 4008 	str.w	r4, [r8, #8]
 8015324:	f8ce 400c 	str.w	r4, [lr, #12]
 8015328:	e763      	b.n	80151f2 <_malloc_r+0x166>
 801532a:	2a14      	cmp	r2, #20
 801532c:	d801      	bhi.n	8015332 <_malloc_r+0x2a6>
 801532e:	325b      	adds	r2, #91	@ 0x5b
 8015330:	e7e5      	b.n	80152fe <_malloc_r+0x272>
 8015332:	2a54      	cmp	r2, #84	@ 0x54
 8015334:	d803      	bhi.n	801533e <_malloc_r+0x2b2>
 8015336:	ea4f 321c 	mov.w	r2, ip, lsr #12
 801533a:	326e      	adds	r2, #110	@ 0x6e
 801533c:	e7df      	b.n	80152fe <_malloc_r+0x272>
 801533e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8015342:	d803      	bhi.n	801534c <_malloc_r+0x2c0>
 8015344:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8015348:	3277      	adds	r2, #119	@ 0x77
 801534a:	e7d8      	b.n	80152fe <_malloc_r+0x272>
 801534c:	f240 5e54 	movw	lr, #1364	@ 0x554
 8015350:	4572      	cmp	r2, lr
 8015352:	bf9a      	itte	ls
 8015354:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8015358:	327c      	addls	r2, #124	@ 0x7c
 801535a:	227e      	movhi	r2, #126	@ 0x7e
 801535c:	e7cf      	b.n	80152fe <_malloc_r+0x272>
 801535e:	f8de e008 	ldr.w	lr, [lr, #8]
 8015362:	45f0      	cmp	r8, lr
 8015364:	d005      	beq.n	8015372 <_malloc_r+0x2e6>
 8015366:	f8de 2004 	ldr.w	r2, [lr, #4]
 801536a:	f022 0203 	bic.w	r2, r2, #3
 801536e:	4562      	cmp	r2, ip
 8015370:	d8f5      	bhi.n	801535e <_malloc_r+0x2d2>
 8015372:	f8de 800c 	ldr.w	r8, [lr, #12]
 8015376:	e7d1      	b.n	801531c <_malloc_r+0x290>
 8015378:	200004d4 	.word	0x200004d4
 801537c:	200004dc 	.word	0x200004dc
 8015380:	200016f4 	.word	0x200016f4
 8015384:	200004cc 	.word	0x200004cc
 8015388:	200016c4 	.word	0x200016c4
 801538c:	200016f0 	.word	0x200016f0
 8015390:	200016ec 	.word	0x200016ec
 8015394:	6860      	ldr	r0, [r4, #4]
 8015396:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801539a:	f020 0003 	bic.w	r0, r0, #3
 801539e:	eba0 0a07 	sub.w	sl, r0, r7
 80153a2:	f1ba 0f0f 	cmp.w	sl, #15
 80153a6:	dd12      	ble.n	80153ce <_malloc_r+0x342>
 80153a8:	68a3      	ldr	r3, [r4, #8]
 80153aa:	19e2      	adds	r2, r4, r7
 80153ac:	f047 0701 	orr.w	r7, r7, #1
 80153b0:	6067      	str	r7, [r4, #4]
 80153b2:	f8c3 c00c 	str.w	ip, [r3, #12]
 80153b6:	f8cc 3008 	str.w	r3, [ip, #8]
 80153ba:	f04a 0301 	orr.w	r3, sl, #1
 80153be:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80153c2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80153c6:	6053      	str	r3, [r2, #4]
 80153c8:	f844 a000 	str.w	sl, [r4, r0]
 80153cc:	e68f      	b.n	80150ee <_malloc_r+0x62>
 80153ce:	f1ba 0f00 	cmp.w	sl, #0
 80153d2:	db11      	blt.n	80153f8 <_malloc_r+0x36c>
 80153d4:	4420      	add	r0, r4
 80153d6:	6843      	ldr	r3, [r0, #4]
 80153d8:	f043 0301 	orr.w	r3, r3, #1
 80153dc:	6043      	str	r3, [r0, #4]
 80153de:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80153e2:	4628      	mov	r0, r5
 80153e4:	f8c3 c00c 	str.w	ip, [r3, #12]
 80153e8:	f8cc 3008 	str.w	r3, [ip, #8]
 80153ec:	f000 f8a0 	bl	8015530 <__malloc_unlock>
 80153f0:	4620      	mov	r0, r4
 80153f2:	b003      	add	sp, #12
 80153f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153f8:	4664      	mov	r4, ip
 80153fa:	e70f      	b.n	801521c <_malloc_r+0x190>
 80153fc:	f858 0908 	ldr.w	r0, [r8], #-8
 8015400:	4540      	cmp	r0, r8
 8015402:	f103 33ff 	add.w	r3, r3, #4294967295
 8015406:	f43f af13 	beq.w	8015230 <_malloc_r+0x1a4>
 801540a:	e718      	b.n	801523e <_malloc_r+0x1b2>
 801540c:	3304      	adds	r3, #4
 801540e:	0052      	lsls	r2, r2, #1
 8015410:	4210      	tst	r0, r2
 8015412:	d0fb      	beq.n	801540c <_malloc_r+0x380>
 8015414:	e6fc      	b.n	8015210 <_malloc_r+0x184>
 8015416:	4673      	mov	r3, lr
 8015418:	e7fa      	b.n	8015410 <_malloc_r+0x384>
 801541a:	6810      	ldr	r0, [r2, #0]
 801541c:	3001      	adds	r0, #1
 801541e:	bf1b      	ittet	ne
 8015420:	eba4 0b0b 	subne.w	fp, r4, fp
 8015424:	eb0b 020e 	addne.w	r2, fp, lr
 8015428:	6014      	streq	r4, [r2, #0]
 801542a:	601a      	strne	r2, [r3, #0]
 801542c:	f014 0b07 	ands.w	fp, r4, #7
 8015430:	bf1a      	itte	ne
 8015432:	f1cb 0008 	rsbne	r0, fp, #8
 8015436:	1824      	addne	r4, r4, r0
 8015438:	4658      	moveq	r0, fp
 801543a:	1862      	adds	r2, r4, r1
 801543c:	ea02 010c 	and.w	r1, r2, ip
 8015440:	4480      	add	r8, r0
 8015442:	eba8 0801 	sub.w	r8, r8, r1
 8015446:	ea08 080c 	and.w	r8, r8, ip
 801544a:	4641      	mov	r1, r8
 801544c:	4628      	mov	r0, r5
 801544e:	9201      	str	r2, [sp, #4]
 8015450:	f002 f874 	bl	801753c <_sbrk_r>
 8015454:	1c43      	adds	r3, r0, #1
 8015456:	9a01      	ldr	r2, [sp, #4]
 8015458:	4b28      	ldr	r3, [pc, #160]	@ (80154fc <_malloc_r+0x470>)
 801545a:	d107      	bne.n	801546c <_malloc_r+0x3e0>
 801545c:	f1bb 0f00 	cmp.w	fp, #0
 8015460:	d023      	beq.n	80154aa <_malloc_r+0x41e>
 8015462:	f1ab 0008 	sub.w	r0, fp, #8
 8015466:	4410      	add	r0, r2
 8015468:	f04f 0800 	mov.w	r8, #0
 801546c:	681a      	ldr	r2, [r3, #0]
 801546e:	60b4      	str	r4, [r6, #8]
 8015470:	1b00      	subs	r0, r0, r4
 8015472:	4440      	add	r0, r8
 8015474:	4442      	add	r2, r8
 8015476:	f040 0001 	orr.w	r0, r0, #1
 801547a:	45b2      	cmp	sl, r6
 801547c:	601a      	str	r2, [r3, #0]
 801547e:	6060      	str	r0, [r4, #4]
 8015480:	f43f af29 	beq.w	80152d6 <_malloc_r+0x24a>
 8015484:	f1b9 0f0f 	cmp.w	r9, #15
 8015488:	d812      	bhi.n	80154b0 <_malloc_r+0x424>
 801548a:	2301      	movs	r3, #1
 801548c:	6063      	str	r3, [r4, #4]
 801548e:	68b3      	ldr	r3, [r6, #8]
 8015490:	685b      	ldr	r3, [r3, #4]
 8015492:	f023 0303 	bic.w	r3, r3, #3
 8015496:	42bb      	cmp	r3, r7
 8015498:	eba3 0207 	sub.w	r2, r3, r7
 801549c:	d301      	bcc.n	80154a2 <_malloc_r+0x416>
 801549e:	2a0f      	cmp	r2, #15
 80154a0:	dc22      	bgt.n	80154e8 <_malloc_r+0x45c>
 80154a2:	4628      	mov	r0, r5
 80154a4:	f000 f844 	bl	8015530 <__malloc_unlock>
 80154a8:	e5fc      	b.n	80150a4 <_malloc_r+0x18>
 80154aa:	4610      	mov	r0, r2
 80154ac:	46d8      	mov	r8, fp
 80154ae:	e7dd      	b.n	801546c <_malloc_r+0x3e0>
 80154b0:	f8da 2004 	ldr.w	r2, [sl, #4]
 80154b4:	f1a9 090c 	sub.w	r9, r9, #12
 80154b8:	f029 0907 	bic.w	r9, r9, #7
 80154bc:	f002 0201 	and.w	r2, r2, #1
 80154c0:	ea42 0209 	orr.w	r2, r2, r9
 80154c4:	f8ca 2004 	str.w	r2, [sl, #4]
 80154c8:	2105      	movs	r1, #5
 80154ca:	eb0a 0209 	add.w	r2, sl, r9
 80154ce:	f1b9 0f0f 	cmp.w	r9, #15
 80154d2:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80154d6:	f67f aefe 	bls.w	80152d6 <_malloc_r+0x24a>
 80154da:	f10a 0108 	add.w	r1, sl, #8
 80154de:	4628      	mov	r0, r5
 80154e0:	f7ff fd14 	bl	8014f0c <_free_r>
 80154e4:	4b05      	ldr	r3, [pc, #20]	@ (80154fc <_malloc_r+0x470>)
 80154e6:	e6f6      	b.n	80152d6 <_malloc_r+0x24a>
 80154e8:	68b4      	ldr	r4, [r6, #8]
 80154ea:	f047 0301 	orr.w	r3, r7, #1
 80154ee:	4427      	add	r7, r4
 80154f0:	f042 0201 	orr.w	r2, r2, #1
 80154f4:	6063      	str	r3, [r4, #4]
 80154f6:	60b7      	str	r7, [r6, #8]
 80154f8:	607a      	str	r2, [r7, #4]
 80154fa:	e5f8      	b.n	80150ee <_malloc_r+0x62>
 80154fc:	200016c4 	.word	0x200016c4

08015500 <__ascii_mbtowc>:
 8015500:	b082      	sub	sp, #8
 8015502:	b901      	cbnz	r1, 8015506 <__ascii_mbtowc+0x6>
 8015504:	a901      	add	r1, sp, #4
 8015506:	b142      	cbz	r2, 801551a <__ascii_mbtowc+0x1a>
 8015508:	b14b      	cbz	r3, 801551e <__ascii_mbtowc+0x1e>
 801550a:	7813      	ldrb	r3, [r2, #0]
 801550c:	600b      	str	r3, [r1, #0]
 801550e:	7812      	ldrb	r2, [r2, #0]
 8015510:	1e10      	subs	r0, r2, #0
 8015512:	bf18      	it	ne
 8015514:	2001      	movne	r0, #1
 8015516:	b002      	add	sp, #8
 8015518:	4770      	bx	lr
 801551a:	4610      	mov	r0, r2
 801551c:	e7fb      	b.n	8015516 <__ascii_mbtowc+0x16>
 801551e:	f06f 0001 	mvn.w	r0, #1
 8015522:	e7f8      	b.n	8015516 <__ascii_mbtowc+0x16>

08015524 <__malloc_lock>:
 8015524:	4801      	ldr	r0, [pc, #4]	@ (801552c <__malloc_lock+0x8>)
 8015526:	f7fe be07 	b.w	8014138 <__retarget_lock_acquire_recursive>
 801552a:	bf00      	nop
 801552c:	200016bc 	.word	0x200016bc

08015530 <__malloc_unlock>:
 8015530:	4801      	ldr	r0, [pc, #4]	@ (8015538 <__malloc_unlock+0x8>)
 8015532:	f7fe be02 	b.w	801413a <__retarget_lock_release_recursive>
 8015536:	bf00      	nop
 8015538:	200016bc 	.word	0x200016bc

0801553c <_Balloc>:
 801553c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 801553e:	b570      	push	{r4, r5, r6, lr}
 8015540:	4605      	mov	r5, r0
 8015542:	460c      	mov	r4, r1
 8015544:	b17b      	cbz	r3, 8015566 <_Balloc+0x2a>
 8015546:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8015548:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801554c:	b9a0      	cbnz	r0, 8015578 <_Balloc+0x3c>
 801554e:	2101      	movs	r1, #1
 8015550:	fa01 f604 	lsl.w	r6, r1, r4
 8015554:	1d72      	adds	r2, r6, #5
 8015556:	0092      	lsls	r2, r2, #2
 8015558:	4628      	mov	r0, r5
 801555a:	f002 f85f 	bl	801761c <_calloc_r>
 801555e:	b148      	cbz	r0, 8015574 <_Balloc+0x38>
 8015560:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8015564:	e00b      	b.n	801557e <_Balloc+0x42>
 8015566:	2221      	movs	r2, #33	@ 0x21
 8015568:	2104      	movs	r1, #4
 801556a:	f002 f857 	bl	801761c <_calloc_r>
 801556e:	6468      	str	r0, [r5, #68]	@ 0x44
 8015570:	2800      	cmp	r0, #0
 8015572:	d1e8      	bne.n	8015546 <_Balloc+0xa>
 8015574:	2000      	movs	r0, #0
 8015576:	bd70      	pop	{r4, r5, r6, pc}
 8015578:	6802      	ldr	r2, [r0, #0]
 801557a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 801557e:	2300      	movs	r3, #0
 8015580:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015584:	e7f7      	b.n	8015576 <_Balloc+0x3a>

08015586 <_Bfree>:
 8015586:	b131      	cbz	r1, 8015596 <_Bfree+0x10>
 8015588:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 801558a:	684a      	ldr	r2, [r1, #4]
 801558c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8015590:	6008      	str	r0, [r1, #0]
 8015592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8015596:	4770      	bx	lr

08015598 <__multadd>:
 8015598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801559c:	690d      	ldr	r5, [r1, #16]
 801559e:	4607      	mov	r7, r0
 80155a0:	460c      	mov	r4, r1
 80155a2:	461e      	mov	r6, r3
 80155a4:	f101 0c14 	add.w	ip, r1, #20
 80155a8:	2000      	movs	r0, #0
 80155aa:	f8dc 3000 	ldr.w	r3, [ip]
 80155ae:	b299      	uxth	r1, r3
 80155b0:	fb02 6101 	mla	r1, r2, r1, r6
 80155b4:	0c1e      	lsrs	r6, r3, #16
 80155b6:	0c0b      	lsrs	r3, r1, #16
 80155b8:	fb02 3306 	mla	r3, r2, r6, r3
 80155bc:	b289      	uxth	r1, r1
 80155be:	3001      	adds	r0, #1
 80155c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80155c4:	4285      	cmp	r5, r0
 80155c6:	f84c 1b04 	str.w	r1, [ip], #4
 80155ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80155ce:	dcec      	bgt.n	80155aa <__multadd+0x12>
 80155d0:	b30e      	cbz	r6, 8015616 <__multadd+0x7e>
 80155d2:	68a3      	ldr	r3, [r4, #8]
 80155d4:	42ab      	cmp	r3, r5
 80155d6:	dc19      	bgt.n	801560c <__multadd+0x74>
 80155d8:	6861      	ldr	r1, [r4, #4]
 80155da:	4638      	mov	r0, r7
 80155dc:	3101      	adds	r1, #1
 80155de:	f7ff ffad 	bl	801553c <_Balloc>
 80155e2:	4680      	mov	r8, r0
 80155e4:	b928      	cbnz	r0, 80155f2 <__multadd+0x5a>
 80155e6:	4602      	mov	r2, r0
 80155e8:	4b0c      	ldr	r3, [pc, #48]	@ (801561c <__multadd+0x84>)
 80155ea:	480d      	ldr	r0, [pc, #52]	@ (8015620 <__multadd+0x88>)
 80155ec:	21ba      	movs	r1, #186	@ 0xba
 80155ee:	f7fc f8c3 	bl	8011778 <__assert_func>
 80155f2:	6922      	ldr	r2, [r4, #16]
 80155f4:	3202      	adds	r2, #2
 80155f6:	f104 010c 	add.w	r1, r4, #12
 80155fa:	0092      	lsls	r2, r2, #2
 80155fc:	300c      	adds	r0, #12
 80155fe:	f7fe fd9d 	bl	801413c <memcpy>
 8015602:	4621      	mov	r1, r4
 8015604:	4638      	mov	r0, r7
 8015606:	f7ff ffbe 	bl	8015586 <_Bfree>
 801560a:	4644      	mov	r4, r8
 801560c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015610:	3501      	adds	r5, #1
 8015612:	615e      	str	r6, [r3, #20]
 8015614:	6125      	str	r5, [r4, #16]
 8015616:	4620      	mov	r0, r4
 8015618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801561c:	0801d2a8 	.word	0x0801d2a8
 8015620:	0801d311 	.word	0x0801d311

08015624 <__hi0bits>:
 8015624:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015628:	4603      	mov	r3, r0
 801562a:	bf36      	itet	cc
 801562c:	0403      	lslcc	r3, r0, #16
 801562e:	2000      	movcs	r0, #0
 8015630:	2010      	movcc	r0, #16
 8015632:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015636:	bf3c      	itt	cc
 8015638:	021b      	lslcc	r3, r3, #8
 801563a:	3008      	addcc	r0, #8
 801563c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015640:	bf3c      	itt	cc
 8015642:	011b      	lslcc	r3, r3, #4
 8015644:	3004      	addcc	r0, #4
 8015646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801564a:	bf3c      	itt	cc
 801564c:	009b      	lslcc	r3, r3, #2
 801564e:	3002      	addcc	r0, #2
 8015650:	2b00      	cmp	r3, #0
 8015652:	db05      	blt.n	8015660 <__hi0bits+0x3c>
 8015654:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015658:	f100 0001 	add.w	r0, r0, #1
 801565c:	bf08      	it	eq
 801565e:	2020      	moveq	r0, #32
 8015660:	4770      	bx	lr

08015662 <__lo0bits>:
 8015662:	6803      	ldr	r3, [r0, #0]
 8015664:	4602      	mov	r2, r0
 8015666:	f013 0007 	ands.w	r0, r3, #7
 801566a:	d00b      	beq.n	8015684 <__lo0bits+0x22>
 801566c:	07d9      	lsls	r1, r3, #31
 801566e:	d421      	bmi.n	80156b4 <__lo0bits+0x52>
 8015670:	0798      	lsls	r0, r3, #30
 8015672:	bf49      	itett	mi
 8015674:	085b      	lsrmi	r3, r3, #1
 8015676:	089b      	lsrpl	r3, r3, #2
 8015678:	2001      	movmi	r0, #1
 801567a:	6013      	strmi	r3, [r2, #0]
 801567c:	bf5c      	itt	pl
 801567e:	6013      	strpl	r3, [r2, #0]
 8015680:	2002      	movpl	r0, #2
 8015682:	4770      	bx	lr
 8015684:	b299      	uxth	r1, r3
 8015686:	b909      	cbnz	r1, 801568c <__lo0bits+0x2a>
 8015688:	0c1b      	lsrs	r3, r3, #16
 801568a:	2010      	movs	r0, #16
 801568c:	b2d9      	uxtb	r1, r3
 801568e:	b909      	cbnz	r1, 8015694 <__lo0bits+0x32>
 8015690:	3008      	adds	r0, #8
 8015692:	0a1b      	lsrs	r3, r3, #8
 8015694:	0719      	lsls	r1, r3, #28
 8015696:	bf04      	itt	eq
 8015698:	091b      	lsreq	r3, r3, #4
 801569a:	3004      	addeq	r0, #4
 801569c:	0799      	lsls	r1, r3, #30
 801569e:	bf04      	itt	eq
 80156a0:	089b      	lsreq	r3, r3, #2
 80156a2:	3002      	addeq	r0, #2
 80156a4:	07d9      	lsls	r1, r3, #31
 80156a6:	d403      	bmi.n	80156b0 <__lo0bits+0x4e>
 80156a8:	085b      	lsrs	r3, r3, #1
 80156aa:	f100 0001 	add.w	r0, r0, #1
 80156ae:	d003      	beq.n	80156b8 <__lo0bits+0x56>
 80156b0:	6013      	str	r3, [r2, #0]
 80156b2:	4770      	bx	lr
 80156b4:	2000      	movs	r0, #0
 80156b6:	4770      	bx	lr
 80156b8:	2020      	movs	r0, #32
 80156ba:	4770      	bx	lr

080156bc <__i2b>:
 80156bc:	b510      	push	{r4, lr}
 80156be:	460c      	mov	r4, r1
 80156c0:	2101      	movs	r1, #1
 80156c2:	f7ff ff3b 	bl	801553c <_Balloc>
 80156c6:	4602      	mov	r2, r0
 80156c8:	b928      	cbnz	r0, 80156d6 <__i2b+0x1a>
 80156ca:	4b05      	ldr	r3, [pc, #20]	@ (80156e0 <__i2b+0x24>)
 80156cc:	4805      	ldr	r0, [pc, #20]	@ (80156e4 <__i2b+0x28>)
 80156ce:	f240 1145 	movw	r1, #325	@ 0x145
 80156d2:	f7fc f851 	bl	8011778 <__assert_func>
 80156d6:	2301      	movs	r3, #1
 80156d8:	6144      	str	r4, [r0, #20]
 80156da:	6103      	str	r3, [r0, #16]
 80156dc:	bd10      	pop	{r4, pc}
 80156de:	bf00      	nop
 80156e0:	0801d2a8 	.word	0x0801d2a8
 80156e4:	0801d311 	.word	0x0801d311

080156e8 <__multiply>:
 80156e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156ec:	4614      	mov	r4, r2
 80156ee:	690a      	ldr	r2, [r1, #16]
 80156f0:	6923      	ldr	r3, [r4, #16]
 80156f2:	429a      	cmp	r2, r3
 80156f4:	bfa8      	it	ge
 80156f6:	4623      	movge	r3, r4
 80156f8:	460f      	mov	r7, r1
 80156fa:	bfa4      	itt	ge
 80156fc:	460c      	movge	r4, r1
 80156fe:	461f      	movge	r7, r3
 8015700:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015704:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015708:	68a3      	ldr	r3, [r4, #8]
 801570a:	6861      	ldr	r1, [r4, #4]
 801570c:	eb0a 0609 	add.w	r6, sl, r9
 8015710:	42b3      	cmp	r3, r6
 8015712:	b085      	sub	sp, #20
 8015714:	bfb8      	it	lt
 8015716:	3101      	addlt	r1, #1
 8015718:	f7ff ff10 	bl	801553c <_Balloc>
 801571c:	b930      	cbnz	r0, 801572c <__multiply+0x44>
 801571e:	4602      	mov	r2, r0
 8015720:	4b44      	ldr	r3, [pc, #272]	@ (8015834 <__multiply+0x14c>)
 8015722:	4845      	ldr	r0, [pc, #276]	@ (8015838 <__multiply+0x150>)
 8015724:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015728:	f7fc f826 	bl	8011778 <__assert_func>
 801572c:	f100 0514 	add.w	r5, r0, #20
 8015730:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015734:	462b      	mov	r3, r5
 8015736:	2200      	movs	r2, #0
 8015738:	4543      	cmp	r3, r8
 801573a:	d321      	bcc.n	8015780 <__multiply+0x98>
 801573c:	f107 0114 	add.w	r1, r7, #20
 8015740:	f104 0214 	add.w	r2, r4, #20
 8015744:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015748:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801574c:	9302      	str	r3, [sp, #8]
 801574e:	1b13      	subs	r3, r2, r4
 8015750:	3b15      	subs	r3, #21
 8015752:	f023 0303 	bic.w	r3, r3, #3
 8015756:	3304      	adds	r3, #4
 8015758:	f104 0715 	add.w	r7, r4, #21
 801575c:	42ba      	cmp	r2, r7
 801575e:	bf38      	it	cc
 8015760:	2304      	movcc	r3, #4
 8015762:	9301      	str	r3, [sp, #4]
 8015764:	9b02      	ldr	r3, [sp, #8]
 8015766:	9103      	str	r1, [sp, #12]
 8015768:	428b      	cmp	r3, r1
 801576a:	d80c      	bhi.n	8015786 <__multiply+0x9e>
 801576c:	2e00      	cmp	r6, #0
 801576e:	dd03      	ble.n	8015778 <__multiply+0x90>
 8015770:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015774:	2b00      	cmp	r3, #0
 8015776:	d05b      	beq.n	8015830 <__multiply+0x148>
 8015778:	6106      	str	r6, [r0, #16]
 801577a:	b005      	add	sp, #20
 801577c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015780:	f843 2b04 	str.w	r2, [r3], #4
 8015784:	e7d8      	b.n	8015738 <__multiply+0x50>
 8015786:	f8b1 a000 	ldrh.w	sl, [r1]
 801578a:	f1ba 0f00 	cmp.w	sl, #0
 801578e:	d024      	beq.n	80157da <__multiply+0xf2>
 8015790:	f104 0e14 	add.w	lr, r4, #20
 8015794:	46a9      	mov	r9, r5
 8015796:	f04f 0c00 	mov.w	ip, #0
 801579a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801579e:	f8d9 3000 	ldr.w	r3, [r9]
 80157a2:	fa1f fb87 	uxth.w	fp, r7
 80157a6:	b29b      	uxth	r3, r3
 80157a8:	fb0a 330b 	mla	r3, sl, fp, r3
 80157ac:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80157b0:	f8d9 7000 	ldr.w	r7, [r9]
 80157b4:	4463      	add	r3, ip
 80157b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80157ba:	fb0a c70b 	mla	r7, sl, fp, ip
 80157be:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80157c2:	b29b      	uxth	r3, r3
 80157c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80157c8:	4572      	cmp	r2, lr
 80157ca:	f849 3b04 	str.w	r3, [r9], #4
 80157ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80157d2:	d8e2      	bhi.n	801579a <__multiply+0xb2>
 80157d4:	9b01      	ldr	r3, [sp, #4]
 80157d6:	f845 c003 	str.w	ip, [r5, r3]
 80157da:	9b03      	ldr	r3, [sp, #12]
 80157dc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80157e0:	3104      	adds	r1, #4
 80157e2:	f1b9 0f00 	cmp.w	r9, #0
 80157e6:	d021      	beq.n	801582c <__multiply+0x144>
 80157e8:	682b      	ldr	r3, [r5, #0]
 80157ea:	f104 0c14 	add.w	ip, r4, #20
 80157ee:	46ae      	mov	lr, r5
 80157f0:	f04f 0a00 	mov.w	sl, #0
 80157f4:	f8bc b000 	ldrh.w	fp, [ip]
 80157f8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80157fc:	fb09 770b 	mla	r7, r9, fp, r7
 8015800:	4457      	add	r7, sl
 8015802:	b29b      	uxth	r3, r3
 8015804:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015808:	f84e 3b04 	str.w	r3, [lr], #4
 801580c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015810:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015814:	f8be 3000 	ldrh.w	r3, [lr]
 8015818:	fb09 330a 	mla	r3, r9, sl, r3
 801581c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015820:	4562      	cmp	r2, ip
 8015822:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015826:	d8e5      	bhi.n	80157f4 <__multiply+0x10c>
 8015828:	9f01      	ldr	r7, [sp, #4]
 801582a:	51eb      	str	r3, [r5, r7]
 801582c:	3504      	adds	r5, #4
 801582e:	e799      	b.n	8015764 <__multiply+0x7c>
 8015830:	3e01      	subs	r6, #1
 8015832:	e79b      	b.n	801576c <__multiply+0x84>
 8015834:	0801d2a8 	.word	0x0801d2a8
 8015838:	0801d311 	.word	0x0801d311

0801583c <__pow5mult>:
 801583c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015840:	4615      	mov	r5, r2
 8015842:	f012 0203 	ands.w	r2, r2, #3
 8015846:	4607      	mov	r7, r0
 8015848:	460e      	mov	r6, r1
 801584a:	d007      	beq.n	801585c <__pow5mult+0x20>
 801584c:	4c1a      	ldr	r4, [pc, #104]	@ (80158b8 <__pow5mult+0x7c>)
 801584e:	3a01      	subs	r2, #1
 8015850:	2300      	movs	r3, #0
 8015852:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015856:	f7ff fe9f 	bl	8015598 <__multadd>
 801585a:	4606      	mov	r6, r0
 801585c:	10ad      	asrs	r5, r5, #2
 801585e:	d027      	beq.n	80158b0 <__pow5mult+0x74>
 8015860:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8015862:	b944      	cbnz	r4, 8015876 <__pow5mult+0x3a>
 8015864:	f240 2171 	movw	r1, #625	@ 0x271
 8015868:	4638      	mov	r0, r7
 801586a:	f7ff ff27 	bl	80156bc <__i2b>
 801586e:	2300      	movs	r3, #0
 8015870:	6438      	str	r0, [r7, #64]	@ 0x40
 8015872:	4604      	mov	r4, r0
 8015874:	6003      	str	r3, [r0, #0]
 8015876:	f04f 0900 	mov.w	r9, #0
 801587a:	07eb      	lsls	r3, r5, #31
 801587c:	d50a      	bpl.n	8015894 <__pow5mult+0x58>
 801587e:	4631      	mov	r1, r6
 8015880:	4622      	mov	r2, r4
 8015882:	4638      	mov	r0, r7
 8015884:	f7ff ff30 	bl	80156e8 <__multiply>
 8015888:	4631      	mov	r1, r6
 801588a:	4680      	mov	r8, r0
 801588c:	4638      	mov	r0, r7
 801588e:	f7ff fe7a 	bl	8015586 <_Bfree>
 8015892:	4646      	mov	r6, r8
 8015894:	106d      	asrs	r5, r5, #1
 8015896:	d00b      	beq.n	80158b0 <__pow5mult+0x74>
 8015898:	6820      	ldr	r0, [r4, #0]
 801589a:	b938      	cbnz	r0, 80158ac <__pow5mult+0x70>
 801589c:	4622      	mov	r2, r4
 801589e:	4621      	mov	r1, r4
 80158a0:	4638      	mov	r0, r7
 80158a2:	f7ff ff21 	bl	80156e8 <__multiply>
 80158a6:	6020      	str	r0, [r4, #0]
 80158a8:	f8c0 9000 	str.w	r9, [r0]
 80158ac:	4604      	mov	r4, r0
 80158ae:	e7e4      	b.n	801587a <__pow5mult+0x3e>
 80158b0:	4630      	mov	r0, r6
 80158b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158b6:	bf00      	nop
 80158b8:	0801d36c 	.word	0x0801d36c

080158bc <__lshift>:
 80158bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158c0:	460c      	mov	r4, r1
 80158c2:	6849      	ldr	r1, [r1, #4]
 80158c4:	6923      	ldr	r3, [r4, #16]
 80158c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80158ca:	68a3      	ldr	r3, [r4, #8]
 80158cc:	4607      	mov	r7, r0
 80158ce:	4691      	mov	r9, r2
 80158d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80158d4:	f108 0601 	add.w	r6, r8, #1
 80158d8:	42b3      	cmp	r3, r6
 80158da:	db0b      	blt.n	80158f4 <__lshift+0x38>
 80158dc:	4638      	mov	r0, r7
 80158de:	f7ff fe2d 	bl	801553c <_Balloc>
 80158e2:	4605      	mov	r5, r0
 80158e4:	b948      	cbnz	r0, 80158fa <__lshift+0x3e>
 80158e6:	4602      	mov	r2, r0
 80158e8:	4b28      	ldr	r3, [pc, #160]	@ (801598c <__lshift+0xd0>)
 80158ea:	4829      	ldr	r0, [pc, #164]	@ (8015990 <__lshift+0xd4>)
 80158ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80158f0:	f7fb ff42 	bl	8011778 <__assert_func>
 80158f4:	3101      	adds	r1, #1
 80158f6:	005b      	lsls	r3, r3, #1
 80158f8:	e7ee      	b.n	80158d8 <__lshift+0x1c>
 80158fa:	2300      	movs	r3, #0
 80158fc:	f100 0114 	add.w	r1, r0, #20
 8015900:	f100 0210 	add.w	r2, r0, #16
 8015904:	4618      	mov	r0, r3
 8015906:	4553      	cmp	r3, sl
 8015908:	db33      	blt.n	8015972 <__lshift+0xb6>
 801590a:	6920      	ldr	r0, [r4, #16]
 801590c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015910:	f104 0314 	add.w	r3, r4, #20
 8015914:	f019 091f 	ands.w	r9, r9, #31
 8015918:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801591c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015920:	d02b      	beq.n	801597a <__lshift+0xbe>
 8015922:	f1c9 0e20 	rsb	lr, r9, #32
 8015926:	468a      	mov	sl, r1
 8015928:	2200      	movs	r2, #0
 801592a:	6818      	ldr	r0, [r3, #0]
 801592c:	fa00 f009 	lsl.w	r0, r0, r9
 8015930:	4310      	orrs	r0, r2
 8015932:	f84a 0b04 	str.w	r0, [sl], #4
 8015936:	f853 2b04 	ldr.w	r2, [r3], #4
 801593a:	459c      	cmp	ip, r3
 801593c:	fa22 f20e 	lsr.w	r2, r2, lr
 8015940:	d8f3      	bhi.n	801592a <__lshift+0x6e>
 8015942:	ebac 0304 	sub.w	r3, ip, r4
 8015946:	3b15      	subs	r3, #21
 8015948:	f023 0303 	bic.w	r3, r3, #3
 801594c:	3304      	adds	r3, #4
 801594e:	f104 0015 	add.w	r0, r4, #21
 8015952:	4584      	cmp	ip, r0
 8015954:	bf38      	it	cc
 8015956:	2304      	movcc	r3, #4
 8015958:	50ca      	str	r2, [r1, r3]
 801595a:	b10a      	cbz	r2, 8015960 <__lshift+0xa4>
 801595c:	f108 0602 	add.w	r6, r8, #2
 8015960:	3e01      	subs	r6, #1
 8015962:	4638      	mov	r0, r7
 8015964:	612e      	str	r6, [r5, #16]
 8015966:	4621      	mov	r1, r4
 8015968:	f7ff fe0d 	bl	8015586 <_Bfree>
 801596c:	4628      	mov	r0, r5
 801596e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015972:	f842 0f04 	str.w	r0, [r2, #4]!
 8015976:	3301      	adds	r3, #1
 8015978:	e7c5      	b.n	8015906 <__lshift+0x4a>
 801597a:	3904      	subs	r1, #4
 801597c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015980:	f841 2f04 	str.w	r2, [r1, #4]!
 8015984:	459c      	cmp	ip, r3
 8015986:	d8f9      	bhi.n	801597c <__lshift+0xc0>
 8015988:	e7ea      	b.n	8015960 <__lshift+0xa4>
 801598a:	bf00      	nop
 801598c:	0801d2a8 	.word	0x0801d2a8
 8015990:	0801d311 	.word	0x0801d311

08015994 <__mcmp>:
 8015994:	690a      	ldr	r2, [r1, #16]
 8015996:	4603      	mov	r3, r0
 8015998:	6900      	ldr	r0, [r0, #16]
 801599a:	1a80      	subs	r0, r0, r2
 801599c:	b530      	push	{r4, r5, lr}
 801599e:	d10e      	bne.n	80159be <__mcmp+0x2a>
 80159a0:	3314      	adds	r3, #20
 80159a2:	3114      	adds	r1, #20
 80159a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80159a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80159ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80159b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80159b4:	4295      	cmp	r5, r2
 80159b6:	d003      	beq.n	80159c0 <__mcmp+0x2c>
 80159b8:	d205      	bcs.n	80159c6 <__mcmp+0x32>
 80159ba:	f04f 30ff 	mov.w	r0, #4294967295
 80159be:	bd30      	pop	{r4, r5, pc}
 80159c0:	42a3      	cmp	r3, r4
 80159c2:	d3f3      	bcc.n	80159ac <__mcmp+0x18>
 80159c4:	e7fb      	b.n	80159be <__mcmp+0x2a>
 80159c6:	2001      	movs	r0, #1
 80159c8:	e7f9      	b.n	80159be <__mcmp+0x2a>
	...

080159cc <__mdiff>:
 80159cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159d0:	4689      	mov	r9, r1
 80159d2:	4606      	mov	r6, r0
 80159d4:	4611      	mov	r1, r2
 80159d6:	4648      	mov	r0, r9
 80159d8:	4614      	mov	r4, r2
 80159da:	f7ff ffdb 	bl	8015994 <__mcmp>
 80159de:	1e05      	subs	r5, r0, #0
 80159e0:	d112      	bne.n	8015a08 <__mdiff+0x3c>
 80159e2:	4629      	mov	r1, r5
 80159e4:	4630      	mov	r0, r6
 80159e6:	f7ff fda9 	bl	801553c <_Balloc>
 80159ea:	4602      	mov	r2, r0
 80159ec:	b928      	cbnz	r0, 80159fa <__mdiff+0x2e>
 80159ee:	4b3f      	ldr	r3, [pc, #252]	@ (8015aec <__mdiff+0x120>)
 80159f0:	f240 2137 	movw	r1, #567	@ 0x237
 80159f4:	483e      	ldr	r0, [pc, #248]	@ (8015af0 <__mdiff+0x124>)
 80159f6:	f7fb febf 	bl	8011778 <__assert_func>
 80159fa:	2301      	movs	r3, #1
 80159fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015a00:	4610      	mov	r0, r2
 8015a02:	b003      	add	sp, #12
 8015a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a08:	bfbc      	itt	lt
 8015a0a:	464b      	movlt	r3, r9
 8015a0c:	46a1      	movlt	r9, r4
 8015a0e:	4630      	mov	r0, r6
 8015a10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015a14:	bfba      	itte	lt
 8015a16:	461c      	movlt	r4, r3
 8015a18:	2501      	movlt	r5, #1
 8015a1a:	2500      	movge	r5, #0
 8015a1c:	f7ff fd8e 	bl	801553c <_Balloc>
 8015a20:	4602      	mov	r2, r0
 8015a22:	b918      	cbnz	r0, 8015a2c <__mdiff+0x60>
 8015a24:	4b31      	ldr	r3, [pc, #196]	@ (8015aec <__mdiff+0x120>)
 8015a26:	f240 2145 	movw	r1, #581	@ 0x245
 8015a2a:	e7e3      	b.n	80159f4 <__mdiff+0x28>
 8015a2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015a30:	6926      	ldr	r6, [r4, #16]
 8015a32:	60c5      	str	r5, [r0, #12]
 8015a34:	f109 0310 	add.w	r3, r9, #16
 8015a38:	f109 0514 	add.w	r5, r9, #20
 8015a3c:	f104 0e14 	add.w	lr, r4, #20
 8015a40:	f100 0b14 	add.w	fp, r0, #20
 8015a44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015a48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015a4c:	9301      	str	r3, [sp, #4]
 8015a4e:	46d9      	mov	r9, fp
 8015a50:	f04f 0c00 	mov.w	ip, #0
 8015a54:	9b01      	ldr	r3, [sp, #4]
 8015a56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015a5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015a5e:	9301      	str	r3, [sp, #4]
 8015a60:	fa1f f38a 	uxth.w	r3, sl
 8015a64:	4619      	mov	r1, r3
 8015a66:	b283      	uxth	r3, r0
 8015a68:	1acb      	subs	r3, r1, r3
 8015a6a:	0c00      	lsrs	r0, r0, #16
 8015a6c:	4463      	add	r3, ip
 8015a6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015a72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015a76:	b29b      	uxth	r3, r3
 8015a78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015a7c:	4576      	cmp	r6, lr
 8015a7e:	f849 3b04 	str.w	r3, [r9], #4
 8015a82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015a86:	d8e5      	bhi.n	8015a54 <__mdiff+0x88>
 8015a88:	1b33      	subs	r3, r6, r4
 8015a8a:	3b15      	subs	r3, #21
 8015a8c:	f023 0303 	bic.w	r3, r3, #3
 8015a90:	3415      	adds	r4, #21
 8015a92:	3304      	adds	r3, #4
 8015a94:	42a6      	cmp	r6, r4
 8015a96:	bf38      	it	cc
 8015a98:	2304      	movcc	r3, #4
 8015a9a:	441d      	add	r5, r3
 8015a9c:	445b      	add	r3, fp
 8015a9e:	461e      	mov	r6, r3
 8015aa0:	462c      	mov	r4, r5
 8015aa2:	4544      	cmp	r4, r8
 8015aa4:	d30e      	bcc.n	8015ac4 <__mdiff+0xf8>
 8015aa6:	f108 0103 	add.w	r1, r8, #3
 8015aaa:	1b49      	subs	r1, r1, r5
 8015aac:	f021 0103 	bic.w	r1, r1, #3
 8015ab0:	3d03      	subs	r5, #3
 8015ab2:	45a8      	cmp	r8, r5
 8015ab4:	bf38      	it	cc
 8015ab6:	2100      	movcc	r1, #0
 8015ab8:	440b      	add	r3, r1
 8015aba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015abe:	b191      	cbz	r1, 8015ae6 <__mdiff+0x11a>
 8015ac0:	6117      	str	r7, [r2, #16]
 8015ac2:	e79d      	b.n	8015a00 <__mdiff+0x34>
 8015ac4:	f854 1b04 	ldr.w	r1, [r4], #4
 8015ac8:	46e6      	mov	lr, ip
 8015aca:	0c08      	lsrs	r0, r1, #16
 8015acc:	fa1c fc81 	uxtah	ip, ip, r1
 8015ad0:	4471      	add	r1, lr
 8015ad2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015ad6:	b289      	uxth	r1, r1
 8015ad8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015adc:	f846 1b04 	str.w	r1, [r6], #4
 8015ae0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015ae4:	e7dd      	b.n	8015aa2 <__mdiff+0xd6>
 8015ae6:	3f01      	subs	r7, #1
 8015ae8:	e7e7      	b.n	8015aba <__mdiff+0xee>
 8015aea:	bf00      	nop
 8015aec:	0801d2a8 	.word	0x0801d2a8
 8015af0:	0801d311 	.word	0x0801d311

08015af4 <__d2b>:
 8015af4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015af8:	460f      	mov	r7, r1
 8015afa:	2101      	movs	r1, #1
 8015afc:	ec59 8b10 	vmov	r8, r9, d0
 8015b00:	4616      	mov	r6, r2
 8015b02:	f7ff fd1b 	bl	801553c <_Balloc>
 8015b06:	4604      	mov	r4, r0
 8015b08:	b930      	cbnz	r0, 8015b18 <__d2b+0x24>
 8015b0a:	4602      	mov	r2, r0
 8015b0c:	4b23      	ldr	r3, [pc, #140]	@ (8015b9c <__d2b+0xa8>)
 8015b0e:	4824      	ldr	r0, [pc, #144]	@ (8015ba0 <__d2b+0xac>)
 8015b10:	f240 310f 	movw	r1, #783	@ 0x30f
 8015b14:	f7fb fe30 	bl	8011778 <__assert_func>
 8015b18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015b1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015b20:	b10d      	cbz	r5, 8015b26 <__d2b+0x32>
 8015b22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015b26:	9301      	str	r3, [sp, #4]
 8015b28:	f1b8 0300 	subs.w	r3, r8, #0
 8015b2c:	d023      	beq.n	8015b76 <__d2b+0x82>
 8015b2e:	4668      	mov	r0, sp
 8015b30:	9300      	str	r3, [sp, #0]
 8015b32:	f7ff fd96 	bl	8015662 <__lo0bits>
 8015b36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015b3a:	b1d0      	cbz	r0, 8015b72 <__d2b+0x7e>
 8015b3c:	f1c0 0320 	rsb	r3, r0, #32
 8015b40:	fa02 f303 	lsl.w	r3, r2, r3
 8015b44:	430b      	orrs	r3, r1
 8015b46:	40c2      	lsrs	r2, r0
 8015b48:	6163      	str	r3, [r4, #20]
 8015b4a:	9201      	str	r2, [sp, #4]
 8015b4c:	9b01      	ldr	r3, [sp, #4]
 8015b4e:	61a3      	str	r3, [r4, #24]
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	bf0c      	ite	eq
 8015b54:	2201      	moveq	r2, #1
 8015b56:	2202      	movne	r2, #2
 8015b58:	6122      	str	r2, [r4, #16]
 8015b5a:	b1a5      	cbz	r5, 8015b86 <__d2b+0x92>
 8015b5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015b60:	4405      	add	r5, r0
 8015b62:	603d      	str	r5, [r7, #0]
 8015b64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015b68:	6030      	str	r0, [r6, #0]
 8015b6a:	4620      	mov	r0, r4
 8015b6c:	b003      	add	sp, #12
 8015b6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b72:	6161      	str	r1, [r4, #20]
 8015b74:	e7ea      	b.n	8015b4c <__d2b+0x58>
 8015b76:	a801      	add	r0, sp, #4
 8015b78:	f7ff fd73 	bl	8015662 <__lo0bits>
 8015b7c:	9b01      	ldr	r3, [sp, #4]
 8015b7e:	6163      	str	r3, [r4, #20]
 8015b80:	3020      	adds	r0, #32
 8015b82:	2201      	movs	r2, #1
 8015b84:	e7e8      	b.n	8015b58 <__d2b+0x64>
 8015b86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015b8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015b8e:	6038      	str	r0, [r7, #0]
 8015b90:	6918      	ldr	r0, [r3, #16]
 8015b92:	f7ff fd47 	bl	8015624 <__hi0bits>
 8015b96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015b9a:	e7e5      	b.n	8015b68 <__d2b+0x74>
 8015b9c:	0801d2a8 	.word	0x0801d2a8
 8015ba0:	0801d311 	.word	0x0801d311

08015ba4 <_realloc_r>:
 8015ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ba8:	4682      	mov	sl, r0
 8015baa:	4693      	mov	fp, r2
 8015bac:	460c      	mov	r4, r1
 8015bae:	b929      	cbnz	r1, 8015bbc <_realloc_r+0x18>
 8015bb0:	4611      	mov	r1, r2
 8015bb2:	b003      	add	sp, #12
 8015bb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bb8:	f7ff ba68 	b.w	801508c <_malloc_r>
 8015bbc:	f7ff fcb2 	bl	8015524 <__malloc_lock>
 8015bc0:	f10b 080b 	add.w	r8, fp, #11
 8015bc4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8015bc8:	f1b8 0f16 	cmp.w	r8, #22
 8015bcc:	f1a4 0908 	sub.w	r9, r4, #8
 8015bd0:	f025 0603 	bic.w	r6, r5, #3
 8015bd4:	d908      	bls.n	8015be8 <_realloc_r+0x44>
 8015bd6:	f038 0807 	bics.w	r8, r8, #7
 8015bda:	d507      	bpl.n	8015bec <_realloc_r+0x48>
 8015bdc:	230c      	movs	r3, #12
 8015bde:	f8ca 3000 	str.w	r3, [sl]
 8015be2:	f04f 0b00 	mov.w	fp, #0
 8015be6:	e032      	b.n	8015c4e <_realloc_r+0xaa>
 8015be8:	f04f 0810 	mov.w	r8, #16
 8015bec:	45c3      	cmp	fp, r8
 8015bee:	d8f5      	bhi.n	8015bdc <_realloc_r+0x38>
 8015bf0:	4546      	cmp	r6, r8
 8015bf2:	f280 8174 	bge.w	8015ede <_realloc_r+0x33a>
 8015bf6:	4b9e      	ldr	r3, [pc, #632]	@ (8015e70 <_realloc_r+0x2cc>)
 8015bf8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8015bfc:	eb09 0106 	add.w	r1, r9, r6
 8015c00:	458c      	cmp	ip, r1
 8015c02:	6848      	ldr	r0, [r1, #4]
 8015c04:	d005      	beq.n	8015c12 <_realloc_r+0x6e>
 8015c06:	f020 0201 	bic.w	r2, r0, #1
 8015c0a:	440a      	add	r2, r1
 8015c0c:	6852      	ldr	r2, [r2, #4]
 8015c0e:	07d7      	lsls	r7, r2, #31
 8015c10:	d449      	bmi.n	8015ca6 <_realloc_r+0x102>
 8015c12:	f020 0003 	bic.w	r0, r0, #3
 8015c16:	458c      	cmp	ip, r1
 8015c18:	eb06 0700 	add.w	r7, r6, r0
 8015c1c:	d11b      	bne.n	8015c56 <_realloc_r+0xb2>
 8015c1e:	f108 0210 	add.w	r2, r8, #16
 8015c22:	42ba      	cmp	r2, r7
 8015c24:	dc41      	bgt.n	8015caa <_realloc_r+0x106>
 8015c26:	eb09 0208 	add.w	r2, r9, r8
 8015c2a:	eba7 0708 	sub.w	r7, r7, r8
 8015c2e:	f047 0701 	orr.w	r7, r7, #1
 8015c32:	609a      	str	r2, [r3, #8]
 8015c34:	6057      	str	r7, [r2, #4]
 8015c36:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015c3a:	f003 0301 	and.w	r3, r3, #1
 8015c3e:	ea43 0308 	orr.w	r3, r3, r8
 8015c42:	f844 3c04 	str.w	r3, [r4, #-4]
 8015c46:	4650      	mov	r0, sl
 8015c48:	f7ff fc72 	bl	8015530 <__malloc_unlock>
 8015c4c:	46a3      	mov	fp, r4
 8015c4e:	4658      	mov	r0, fp
 8015c50:	b003      	add	sp, #12
 8015c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c56:	45b8      	cmp	r8, r7
 8015c58:	dc27      	bgt.n	8015caa <_realloc_r+0x106>
 8015c5a:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8015c5e:	60d3      	str	r3, [r2, #12]
 8015c60:	609a      	str	r2, [r3, #8]
 8015c62:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8015c66:	eba7 0008 	sub.w	r0, r7, r8
 8015c6a:	280f      	cmp	r0, #15
 8015c6c:	f003 0301 	and.w	r3, r3, #1
 8015c70:	eb09 0207 	add.w	r2, r9, r7
 8015c74:	f240 8135 	bls.w	8015ee2 <_realloc_r+0x33e>
 8015c78:	eb09 0108 	add.w	r1, r9, r8
 8015c7c:	ea48 0303 	orr.w	r3, r8, r3
 8015c80:	f040 0001 	orr.w	r0, r0, #1
 8015c84:	f8c9 3004 	str.w	r3, [r9, #4]
 8015c88:	6048      	str	r0, [r1, #4]
 8015c8a:	6853      	ldr	r3, [r2, #4]
 8015c8c:	f043 0301 	orr.w	r3, r3, #1
 8015c90:	6053      	str	r3, [r2, #4]
 8015c92:	3108      	adds	r1, #8
 8015c94:	4650      	mov	r0, sl
 8015c96:	f7ff f939 	bl	8014f0c <_free_r>
 8015c9a:	4650      	mov	r0, sl
 8015c9c:	f7ff fc48 	bl	8015530 <__malloc_unlock>
 8015ca0:	f109 0b08 	add.w	fp, r9, #8
 8015ca4:	e7d3      	b.n	8015c4e <_realloc_r+0xaa>
 8015ca6:	2000      	movs	r0, #0
 8015ca8:	4601      	mov	r1, r0
 8015caa:	07ea      	lsls	r2, r5, #31
 8015cac:	f100 80c7 	bmi.w	8015e3e <_realloc_r+0x29a>
 8015cb0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8015cb4:	eba9 0505 	sub.w	r5, r9, r5
 8015cb8:	686a      	ldr	r2, [r5, #4]
 8015cba:	f022 0203 	bic.w	r2, r2, #3
 8015cbe:	4432      	add	r2, r6
 8015cc0:	9201      	str	r2, [sp, #4]
 8015cc2:	2900      	cmp	r1, #0
 8015cc4:	f000 8086 	beq.w	8015dd4 <_realloc_r+0x230>
 8015cc8:	458c      	cmp	ip, r1
 8015cca:	eb00 0702 	add.w	r7, r0, r2
 8015cce:	d149      	bne.n	8015d64 <_realloc_r+0x1c0>
 8015cd0:	f108 0210 	add.w	r2, r8, #16
 8015cd4:	42ba      	cmp	r2, r7
 8015cd6:	dc7d      	bgt.n	8015dd4 <_realloc_r+0x230>
 8015cd8:	46ab      	mov	fp, r5
 8015cda:	68ea      	ldr	r2, [r5, #12]
 8015cdc:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8015ce0:	60ca      	str	r2, [r1, #12]
 8015ce2:	6091      	str	r1, [r2, #8]
 8015ce4:	1f32      	subs	r2, r6, #4
 8015ce6:	2a24      	cmp	r2, #36	@ 0x24
 8015ce8:	d836      	bhi.n	8015d58 <_realloc_r+0x1b4>
 8015cea:	2a13      	cmp	r2, #19
 8015cec:	d932      	bls.n	8015d54 <_realloc_r+0x1b0>
 8015cee:	6821      	ldr	r1, [r4, #0]
 8015cf0:	60a9      	str	r1, [r5, #8]
 8015cf2:	6861      	ldr	r1, [r4, #4]
 8015cf4:	60e9      	str	r1, [r5, #12]
 8015cf6:	2a1b      	cmp	r2, #27
 8015cf8:	d81a      	bhi.n	8015d30 <_realloc_r+0x18c>
 8015cfa:	3408      	adds	r4, #8
 8015cfc:	f105 0210 	add.w	r2, r5, #16
 8015d00:	6821      	ldr	r1, [r4, #0]
 8015d02:	6011      	str	r1, [r2, #0]
 8015d04:	6861      	ldr	r1, [r4, #4]
 8015d06:	6051      	str	r1, [r2, #4]
 8015d08:	68a1      	ldr	r1, [r4, #8]
 8015d0a:	6091      	str	r1, [r2, #8]
 8015d0c:	eb05 0208 	add.w	r2, r5, r8
 8015d10:	eba7 0708 	sub.w	r7, r7, r8
 8015d14:	f047 0701 	orr.w	r7, r7, #1
 8015d18:	609a      	str	r2, [r3, #8]
 8015d1a:	6057      	str	r7, [r2, #4]
 8015d1c:	686b      	ldr	r3, [r5, #4]
 8015d1e:	f003 0301 	and.w	r3, r3, #1
 8015d22:	ea43 0308 	orr.w	r3, r3, r8
 8015d26:	606b      	str	r3, [r5, #4]
 8015d28:	4650      	mov	r0, sl
 8015d2a:	f7ff fc01 	bl	8015530 <__malloc_unlock>
 8015d2e:	e78e      	b.n	8015c4e <_realloc_r+0xaa>
 8015d30:	68a1      	ldr	r1, [r4, #8]
 8015d32:	6129      	str	r1, [r5, #16]
 8015d34:	68e1      	ldr	r1, [r4, #12]
 8015d36:	6169      	str	r1, [r5, #20]
 8015d38:	2a24      	cmp	r2, #36	@ 0x24
 8015d3a:	bf01      	itttt	eq
 8015d3c:	6922      	ldreq	r2, [r4, #16]
 8015d3e:	61aa      	streq	r2, [r5, #24]
 8015d40:	6961      	ldreq	r1, [r4, #20]
 8015d42:	61e9      	streq	r1, [r5, #28]
 8015d44:	bf19      	ittee	ne
 8015d46:	3410      	addne	r4, #16
 8015d48:	f105 0218 	addne.w	r2, r5, #24
 8015d4c:	f105 0220 	addeq.w	r2, r5, #32
 8015d50:	3418      	addeq	r4, #24
 8015d52:	e7d5      	b.n	8015d00 <_realloc_r+0x15c>
 8015d54:	465a      	mov	r2, fp
 8015d56:	e7d3      	b.n	8015d00 <_realloc_r+0x15c>
 8015d58:	4621      	mov	r1, r4
 8015d5a:	4658      	mov	r0, fp
 8015d5c:	f7fe f93a 	bl	8013fd4 <memmove>
 8015d60:	4b43      	ldr	r3, [pc, #268]	@ (8015e70 <_realloc_r+0x2cc>)
 8015d62:	e7d3      	b.n	8015d0c <_realloc_r+0x168>
 8015d64:	45b8      	cmp	r8, r7
 8015d66:	dc35      	bgt.n	8015dd4 <_realloc_r+0x230>
 8015d68:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8015d6c:	4628      	mov	r0, r5
 8015d6e:	60d3      	str	r3, [r2, #12]
 8015d70:	609a      	str	r2, [r3, #8]
 8015d72:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015d76:	68eb      	ldr	r3, [r5, #12]
 8015d78:	60d3      	str	r3, [r2, #12]
 8015d7a:	609a      	str	r2, [r3, #8]
 8015d7c:	1f32      	subs	r2, r6, #4
 8015d7e:	2a24      	cmp	r2, #36	@ 0x24
 8015d80:	d824      	bhi.n	8015dcc <_realloc_r+0x228>
 8015d82:	2a13      	cmp	r2, #19
 8015d84:	d908      	bls.n	8015d98 <_realloc_r+0x1f4>
 8015d86:	6823      	ldr	r3, [r4, #0]
 8015d88:	60ab      	str	r3, [r5, #8]
 8015d8a:	6863      	ldr	r3, [r4, #4]
 8015d8c:	60eb      	str	r3, [r5, #12]
 8015d8e:	2a1b      	cmp	r2, #27
 8015d90:	d80a      	bhi.n	8015da8 <_realloc_r+0x204>
 8015d92:	3408      	adds	r4, #8
 8015d94:	f105 0010 	add.w	r0, r5, #16
 8015d98:	6823      	ldr	r3, [r4, #0]
 8015d9a:	6003      	str	r3, [r0, #0]
 8015d9c:	6863      	ldr	r3, [r4, #4]
 8015d9e:	6043      	str	r3, [r0, #4]
 8015da0:	68a3      	ldr	r3, [r4, #8]
 8015da2:	6083      	str	r3, [r0, #8]
 8015da4:	46a9      	mov	r9, r5
 8015da6:	e75c      	b.n	8015c62 <_realloc_r+0xbe>
 8015da8:	68a3      	ldr	r3, [r4, #8]
 8015daa:	612b      	str	r3, [r5, #16]
 8015dac:	68e3      	ldr	r3, [r4, #12]
 8015dae:	616b      	str	r3, [r5, #20]
 8015db0:	2a24      	cmp	r2, #36	@ 0x24
 8015db2:	bf01      	itttt	eq
 8015db4:	6923      	ldreq	r3, [r4, #16]
 8015db6:	61ab      	streq	r3, [r5, #24]
 8015db8:	6963      	ldreq	r3, [r4, #20]
 8015dba:	61eb      	streq	r3, [r5, #28]
 8015dbc:	bf19      	ittee	ne
 8015dbe:	3410      	addne	r4, #16
 8015dc0:	f105 0018 	addne.w	r0, r5, #24
 8015dc4:	f105 0020 	addeq.w	r0, r5, #32
 8015dc8:	3418      	addeq	r4, #24
 8015dca:	e7e5      	b.n	8015d98 <_realloc_r+0x1f4>
 8015dcc:	4621      	mov	r1, r4
 8015dce:	f7fe f901 	bl	8013fd4 <memmove>
 8015dd2:	e7e7      	b.n	8015da4 <_realloc_r+0x200>
 8015dd4:	9b01      	ldr	r3, [sp, #4]
 8015dd6:	4598      	cmp	r8, r3
 8015dd8:	dc31      	bgt.n	8015e3e <_realloc_r+0x29a>
 8015dda:	4628      	mov	r0, r5
 8015ddc:	68eb      	ldr	r3, [r5, #12]
 8015dde:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015de2:	60d3      	str	r3, [r2, #12]
 8015de4:	609a      	str	r2, [r3, #8]
 8015de6:	1f32      	subs	r2, r6, #4
 8015de8:	2a24      	cmp	r2, #36	@ 0x24
 8015dea:	d824      	bhi.n	8015e36 <_realloc_r+0x292>
 8015dec:	2a13      	cmp	r2, #19
 8015dee:	d908      	bls.n	8015e02 <_realloc_r+0x25e>
 8015df0:	6823      	ldr	r3, [r4, #0]
 8015df2:	60ab      	str	r3, [r5, #8]
 8015df4:	6863      	ldr	r3, [r4, #4]
 8015df6:	60eb      	str	r3, [r5, #12]
 8015df8:	2a1b      	cmp	r2, #27
 8015dfa:	d80a      	bhi.n	8015e12 <_realloc_r+0x26e>
 8015dfc:	3408      	adds	r4, #8
 8015dfe:	f105 0010 	add.w	r0, r5, #16
 8015e02:	6823      	ldr	r3, [r4, #0]
 8015e04:	6003      	str	r3, [r0, #0]
 8015e06:	6863      	ldr	r3, [r4, #4]
 8015e08:	6043      	str	r3, [r0, #4]
 8015e0a:	68a3      	ldr	r3, [r4, #8]
 8015e0c:	6083      	str	r3, [r0, #8]
 8015e0e:	9f01      	ldr	r7, [sp, #4]
 8015e10:	e7c8      	b.n	8015da4 <_realloc_r+0x200>
 8015e12:	68a3      	ldr	r3, [r4, #8]
 8015e14:	612b      	str	r3, [r5, #16]
 8015e16:	68e3      	ldr	r3, [r4, #12]
 8015e18:	616b      	str	r3, [r5, #20]
 8015e1a:	2a24      	cmp	r2, #36	@ 0x24
 8015e1c:	bf01      	itttt	eq
 8015e1e:	6923      	ldreq	r3, [r4, #16]
 8015e20:	61ab      	streq	r3, [r5, #24]
 8015e22:	6963      	ldreq	r3, [r4, #20]
 8015e24:	61eb      	streq	r3, [r5, #28]
 8015e26:	bf19      	ittee	ne
 8015e28:	3410      	addne	r4, #16
 8015e2a:	f105 0018 	addne.w	r0, r5, #24
 8015e2e:	f105 0020 	addeq.w	r0, r5, #32
 8015e32:	3418      	addeq	r4, #24
 8015e34:	e7e5      	b.n	8015e02 <_realloc_r+0x25e>
 8015e36:	4621      	mov	r1, r4
 8015e38:	f7fe f8cc 	bl	8013fd4 <memmove>
 8015e3c:	e7e7      	b.n	8015e0e <_realloc_r+0x26a>
 8015e3e:	4659      	mov	r1, fp
 8015e40:	4650      	mov	r0, sl
 8015e42:	f7ff f923 	bl	801508c <_malloc_r>
 8015e46:	4683      	mov	fp, r0
 8015e48:	b918      	cbnz	r0, 8015e52 <_realloc_r+0x2ae>
 8015e4a:	4650      	mov	r0, sl
 8015e4c:	f7ff fb70 	bl	8015530 <__malloc_unlock>
 8015e50:	e6c7      	b.n	8015be2 <_realloc_r+0x3e>
 8015e52:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015e56:	f023 0301 	bic.w	r3, r3, #1
 8015e5a:	444b      	add	r3, r9
 8015e5c:	f1a0 0208 	sub.w	r2, r0, #8
 8015e60:	4293      	cmp	r3, r2
 8015e62:	d107      	bne.n	8015e74 <_realloc_r+0x2d0>
 8015e64:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8015e68:	f027 0703 	bic.w	r7, r7, #3
 8015e6c:	4437      	add	r7, r6
 8015e6e:	e6f8      	b.n	8015c62 <_realloc_r+0xbe>
 8015e70:	200004d4 	.word	0x200004d4
 8015e74:	1f32      	subs	r2, r6, #4
 8015e76:	2a24      	cmp	r2, #36	@ 0x24
 8015e78:	d82d      	bhi.n	8015ed6 <_realloc_r+0x332>
 8015e7a:	2a13      	cmp	r2, #19
 8015e7c:	d928      	bls.n	8015ed0 <_realloc_r+0x32c>
 8015e7e:	6823      	ldr	r3, [r4, #0]
 8015e80:	6003      	str	r3, [r0, #0]
 8015e82:	6863      	ldr	r3, [r4, #4]
 8015e84:	6043      	str	r3, [r0, #4]
 8015e86:	2a1b      	cmp	r2, #27
 8015e88:	d80e      	bhi.n	8015ea8 <_realloc_r+0x304>
 8015e8a:	f104 0208 	add.w	r2, r4, #8
 8015e8e:	f100 0308 	add.w	r3, r0, #8
 8015e92:	6811      	ldr	r1, [r2, #0]
 8015e94:	6019      	str	r1, [r3, #0]
 8015e96:	6851      	ldr	r1, [r2, #4]
 8015e98:	6059      	str	r1, [r3, #4]
 8015e9a:	6892      	ldr	r2, [r2, #8]
 8015e9c:	609a      	str	r2, [r3, #8]
 8015e9e:	4621      	mov	r1, r4
 8015ea0:	4650      	mov	r0, sl
 8015ea2:	f7ff f833 	bl	8014f0c <_free_r>
 8015ea6:	e73f      	b.n	8015d28 <_realloc_r+0x184>
 8015ea8:	68a3      	ldr	r3, [r4, #8]
 8015eaa:	6083      	str	r3, [r0, #8]
 8015eac:	68e3      	ldr	r3, [r4, #12]
 8015eae:	60c3      	str	r3, [r0, #12]
 8015eb0:	2a24      	cmp	r2, #36	@ 0x24
 8015eb2:	bf01      	itttt	eq
 8015eb4:	6923      	ldreq	r3, [r4, #16]
 8015eb6:	6103      	streq	r3, [r0, #16]
 8015eb8:	6961      	ldreq	r1, [r4, #20]
 8015eba:	6141      	streq	r1, [r0, #20]
 8015ebc:	bf19      	ittee	ne
 8015ebe:	f104 0210 	addne.w	r2, r4, #16
 8015ec2:	f100 0310 	addne.w	r3, r0, #16
 8015ec6:	f104 0218 	addeq.w	r2, r4, #24
 8015eca:	f100 0318 	addeq.w	r3, r0, #24
 8015ece:	e7e0      	b.n	8015e92 <_realloc_r+0x2ee>
 8015ed0:	4603      	mov	r3, r0
 8015ed2:	4622      	mov	r2, r4
 8015ed4:	e7dd      	b.n	8015e92 <_realloc_r+0x2ee>
 8015ed6:	4621      	mov	r1, r4
 8015ed8:	f7fe f87c 	bl	8013fd4 <memmove>
 8015edc:	e7df      	b.n	8015e9e <_realloc_r+0x2fa>
 8015ede:	4637      	mov	r7, r6
 8015ee0:	e6bf      	b.n	8015c62 <_realloc_r+0xbe>
 8015ee2:	431f      	orrs	r7, r3
 8015ee4:	f8c9 7004 	str.w	r7, [r9, #4]
 8015ee8:	6853      	ldr	r3, [r2, #4]
 8015eea:	f043 0301 	orr.w	r3, r3, #1
 8015eee:	6053      	str	r3, [r2, #4]
 8015ef0:	e6d3      	b.n	8015c9a <_realloc_r+0xf6>
 8015ef2:	bf00      	nop

08015ef4 <__ascii_wctomb>:
 8015ef4:	4603      	mov	r3, r0
 8015ef6:	4608      	mov	r0, r1
 8015ef8:	b141      	cbz	r1, 8015f0c <__ascii_wctomb+0x18>
 8015efa:	2aff      	cmp	r2, #255	@ 0xff
 8015efc:	d904      	bls.n	8015f08 <__ascii_wctomb+0x14>
 8015efe:	228a      	movs	r2, #138	@ 0x8a
 8015f00:	601a      	str	r2, [r3, #0]
 8015f02:	f04f 30ff 	mov.w	r0, #4294967295
 8015f06:	4770      	bx	lr
 8015f08:	700a      	strb	r2, [r1, #0]
 8015f0a:	2001      	movs	r0, #1
 8015f0c:	4770      	bx	lr
	...

08015f10 <_wcrtomb_r>:
 8015f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015f12:	4c09      	ldr	r4, [pc, #36]	@ (8015f38 <_wcrtomb_r+0x28>)
 8015f14:	b085      	sub	sp, #20
 8015f16:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8015f1a:	4605      	mov	r5, r0
 8015f1c:	461e      	mov	r6, r3
 8015f1e:	b909      	cbnz	r1, 8015f24 <_wcrtomb_r+0x14>
 8015f20:	460a      	mov	r2, r1
 8015f22:	a901      	add	r1, sp, #4
 8015f24:	47b8      	blx	r7
 8015f26:	1c43      	adds	r3, r0, #1
 8015f28:	bf01      	itttt	eq
 8015f2a:	2300      	moveq	r3, #0
 8015f2c:	6033      	streq	r3, [r6, #0]
 8015f2e:	238a      	moveq	r3, #138	@ 0x8a
 8015f30:	602b      	streq	r3, [r5, #0]
 8015f32:	b005      	add	sp, #20
 8015f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f36:	bf00      	nop
 8015f38:	20000234 	.word	0x20000234
 8015f3c:	00000000 	.word	0x00000000

08015f40 <_svfprintf_r>:
 8015f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f44:	b0d3      	sub	sp, #332	@ 0x14c
 8015f46:	468b      	mov	fp, r1
 8015f48:	4691      	mov	r9, r2
 8015f4a:	461e      	mov	r6, r3
 8015f4c:	9003      	str	r0, [sp, #12]
 8015f4e:	f7fe f87d 	bl	801404c <_localeconv_r>
 8015f52:	6803      	ldr	r3, [r0, #0]
 8015f54:	9316      	str	r3, [sp, #88]	@ 0x58
 8015f56:	4618      	mov	r0, r3
 8015f58:	f7ea f9aa 	bl	80002b0 <strlen>
 8015f5c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8015f60:	900d      	str	r0, [sp, #52]	@ 0x34
 8015f62:	061b      	lsls	r3, r3, #24
 8015f64:	d515      	bpl.n	8015f92 <_svfprintf_r+0x52>
 8015f66:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015f6a:	b993      	cbnz	r3, 8015f92 <_svfprintf_r+0x52>
 8015f6c:	9803      	ldr	r0, [sp, #12]
 8015f6e:	2140      	movs	r1, #64	@ 0x40
 8015f70:	f7ff f88c 	bl	801508c <_malloc_r>
 8015f74:	f8cb 0000 	str.w	r0, [fp]
 8015f78:	f8cb 0010 	str.w	r0, [fp, #16]
 8015f7c:	b930      	cbnz	r0, 8015f8c <_svfprintf_r+0x4c>
 8015f7e:	9a03      	ldr	r2, [sp, #12]
 8015f80:	230c      	movs	r3, #12
 8015f82:	6013      	str	r3, [r2, #0]
 8015f84:	f04f 33ff 	mov.w	r3, #4294967295
 8015f88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015f8a:	e1f7      	b.n	801637c <_svfprintf_r+0x43c>
 8015f8c:	2340      	movs	r3, #64	@ 0x40
 8015f8e:	f8cb 3014 	str.w	r3, [fp, #20]
 8015f92:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 80161e0 <_svfprintf_r+0x2a0>
 8015f96:	2300      	movs	r3, #0
 8015f98:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8015f9c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015fa0:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 8015fa4:	ac29      	add	r4, sp, #164	@ 0xa4
 8015fa6:	9426      	str	r4, [sp, #152]	@ 0x98
 8015fa8:	9304      	str	r3, [sp, #16]
 8015faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fac:	9312      	str	r3, [sp, #72]	@ 0x48
 8015fae:	9317      	str	r3, [sp, #92]	@ 0x5c
 8015fb0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015fb2:	464b      	mov	r3, r9
 8015fb4:	461d      	mov	r5, r3
 8015fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015fba:	b10a      	cbz	r2, 8015fc0 <_svfprintf_r+0x80>
 8015fbc:	2a25      	cmp	r2, #37	@ 0x25
 8015fbe:	d1f9      	bne.n	8015fb4 <_svfprintf_r+0x74>
 8015fc0:	ebb5 0709 	subs.w	r7, r5, r9
 8015fc4:	d00d      	beq.n	8015fe2 <_svfprintf_r+0xa2>
 8015fc6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015fc8:	443b      	add	r3, r7
 8015fca:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015fcc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015fce:	3301      	adds	r3, #1
 8015fd0:	2b07      	cmp	r3, #7
 8015fd2:	e9c4 9700 	strd	r9, r7, [r4]
 8015fd6:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015fd8:	dc75      	bgt.n	80160c6 <_svfprintf_r+0x186>
 8015fda:	3408      	adds	r4, #8
 8015fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fde:	443b      	add	r3, r7
 8015fe0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015fe2:	782b      	ldrb	r3, [r5, #0]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	f001 8148 	beq.w	801727a <_svfprintf_r+0x133a>
 8015fea:	2200      	movs	r2, #0
 8015fec:	1c6b      	adds	r3, r5, #1
 8015fee:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8015ff2:	f04f 38ff 	mov.w	r8, #4294967295
 8015ff6:	920e      	str	r2, [sp, #56]	@ 0x38
 8015ff8:	4615      	mov	r5, r2
 8015ffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ffe:	9206      	str	r2, [sp, #24]
 8016000:	930c      	str	r3, [sp, #48]	@ 0x30
 8016002:	9b06      	ldr	r3, [sp, #24]
 8016004:	3b20      	subs	r3, #32
 8016006:	2b5a      	cmp	r3, #90	@ 0x5a
 8016008:	f200 85a4 	bhi.w	8016b54 <_svfprintf_r+0xc14>
 801600c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8016010:	05a2009d 	.word	0x05a2009d
 8016014:	00a505a2 	.word	0x00a505a2
 8016018:	05a205a2 	.word	0x05a205a2
 801601c:	008505a2 	.word	0x008505a2
 8016020:	05a205a2 	.word	0x05a205a2
 8016024:	00b200a8 	.word	0x00b200a8
 8016028:	00af05a2 	.word	0x00af05a2
 801602c:	05a200b4 	.word	0x05a200b4
 8016030:	00d100ce 	.word	0x00d100ce
 8016034:	00d100d1 	.word	0x00d100d1
 8016038:	00d100d1 	.word	0x00d100d1
 801603c:	00d100d1 	.word	0x00d100d1
 8016040:	00d100d1 	.word	0x00d100d1
 8016044:	05a205a2 	.word	0x05a205a2
 8016048:	05a205a2 	.word	0x05a205a2
 801604c:	05a205a2 	.word	0x05a205a2
 8016050:	014705a2 	.word	0x014705a2
 8016054:	010805a2 	.word	0x010805a2
 8016058:	0147011b 	.word	0x0147011b
 801605c:	01470147 	.word	0x01470147
 8016060:	05a205a2 	.word	0x05a205a2
 8016064:	05a205a2 	.word	0x05a205a2
 8016068:	05a200e2 	.word	0x05a200e2
 801606c:	049d05a2 	.word	0x049d05a2
 8016070:	05a205a2 	.word	0x05a205a2
 8016074:	04e705a2 	.word	0x04e705a2
 8016078:	050805a2 	.word	0x050805a2
 801607c:	05a205a2 	.word	0x05a205a2
 8016080:	05a2052a 	.word	0x05a2052a
 8016084:	05a205a2 	.word	0x05a205a2
 8016088:	05a205a2 	.word	0x05a205a2
 801608c:	05a205a2 	.word	0x05a205a2
 8016090:	014705a2 	.word	0x014705a2
 8016094:	010805a2 	.word	0x010805a2
 8016098:	0147011d 	.word	0x0147011d
 801609c:	01470147 	.word	0x01470147
 80160a0:	011d00ee 	.word	0x011d00ee
 80160a4:	05a20102 	.word	0x05a20102
 80160a8:	05a200fb 	.word	0x05a200fb
 80160ac:	049f047e 	.word	0x049f047e
 80160b0:	010204d6 	.word	0x010204d6
 80160b4:	04e705a2 	.word	0x04e705a2
 80160b8:	050a009b 	.word	0x050a009b
 80160bc:	05a205a2 	.word	0x05a205a2
 80160c0:	05a20065 	.word	0x05a20065
 80160c4:	009b      	.short	0x009b
 80160c6:	9803      	ldr	r0, [sp, #12]
 80160c8:	aa26      	add	r2, sp, #152	@ 0x98
 80160ca:	4659      	mov	r1, fp
 80160cc:	f001 fadb 	bl	8017686 <__ssprint_r>
 80160d0:	2800      	cmp	r0, #0
 80160d2:	f040 814e 	bne.w	8016372 <_svfprintf_r+0x432>
 80160d6:	ac29      	add	r4, sp, #164	@ 0xa4
 80160d8:	e780      	b.n	8015fdc <_svfprintf_r+0x9c>
 80160da:	4b43      	ldr	r3, [pc, #268]	@ (80161e8 <_svfprintf_r+0x2a8>)
 80160dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80160de:	f015 0320 	ands.w	r3, r5, #32
 80160e2:	f000 84c2 	beq.w	8016a6a <_svfprintf_r+0xb2a>
 80160e6:	3607      	adds	r6, #7
 80160e8:	f026 0307 	bic.w	r3, r6, #7
 80160ec:	461a      	mov	r2, r3
 80160ee:	685f      	ldr	r7, [r3, #4]
 80160f0:	f852 6b08 	ldr.w	r6, [r2], #8
 80160f4:	9207      	str	r2, [sp, #28]
 80160f6:	07eb      	lsls	r3, r5, #31
 80160f8:	d50a      	bpl.n	8016110 <_svfprintf_r+0x1d0>
 80160fa:	ea56 0307 	orrs.w	r3, r6, r7
 80160fe:	d007      	beq.n	8016110 <_svfprintf_r+0x1d0>
 8016100:	2330      	movs	r3, #48	@ 0x30
 8016102:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8016106:	9b06      	ldr	r3, [sp, #24]
 8016108:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 801610c:	f045 0502 	orr.w	r5, r5, #2
 8016110:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8016114:	2302      	movs	r3, #2
 8016116:	f000 bc28 	b.w	801696a <_svfprintf_r+0xa2a>
 801611a:	9803      	ldr	r0, [sp, #12]
 801611c:	f7fd ff96 	bl	801404c <_localeconv_r>
 8016120:	6843      	ldr	r3, [r0, #4]
 8016122:	9317      	str	r3, [sp, #92]	@ 0x5c
 8016124:	4618      	mov	r0, r3
 8016126:	f7ea f8c3 	bl	80002b0 <strlen>
 801612a:	9012      	str	r0, [sp, #72]	@ 0x48
 801612c:	9803      	ldr	r0, [sp, #12]
 801612e:	f7fd ff8d 	bl	801404c <_localeconv_r>
 8016132:	6883      	ldr	r3, [r0, #8]
 8016134:	9309      	str	r3, [sp, #36]	@ 0x24
 8016136:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016138:	b12b      	cbz	r3, 8016146 <_svfprintf_r+0x206>
 801613a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801613c:	b11b      	cbz	r3, 8016146 <_svfprintf_r+0x206>
 801613e:	781b      	ldrb	r3, [r3, #0]
 8016140:	b10b      	cbz	r3, 8016146 <_svfprintf_r+0x206>
 8016142:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8016146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016148:	e757      	b.n	8015ffa <_svfprintf_r+0xba>
 801614a:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 801614e:	2b00      	cmp	r3, #0
 8016150:	d1f9      	bne.n	8016146 <_svfprintf_r+0x206>
 8016152:	2320      	movs	r3, #32
 8016154:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8016158:	e7f5      	b.n	8016146 <_svfprintf_r+0x206>
 801615a:	f045 0501 	orr.w	r5, r5, #1
 801615e:	e7f2      	b.n	8016146 <_svfprintf_r+0x206>
 8016160:	f856 3b04 	ldr.w	r3, [r6], #4
 8016164:	930e      	str	r3, [sp, #56]	@ 0x38
 8016166:	2b00      	cmp	r3, #0
 8016168:	daed      	bge.n	8016146 <_svfprintf_r+0x206>
 801616a:	425b      	negs	r3, r3
 801616c:	930e      	str	r3, [sp, #56]	@ 0x38
 801616e:	f045 0504 	orr.w	r5, r5, #4
 8016172:	e7e8      	b.n	8016146 <_svfprintf_r+0x206>
 8016174:	232b      	movs	r3, #43	@ 0x2b
 8016176:	e7ed      	b.n	8016154 <_svfprintf_r+0x214>
 8016178:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801617a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801617e:	9206      	str	r2, [sp, #24]
 8016180:	2a2a      	cmp	r2, #42	@ 0x2a
 8016182:	d10f      	bne.n	80161a4 <_svfprintf_r+0x264>
 8016184:	f856 2b04 	ldr.w	r2, [r6], #4
 8016188:	930c      	str	r3, [sp, #48]	@ 0x30
 801618a:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 801618e:	e7da      	b.n	8016146 <_svfprintf_r+0x206>
 8016190:	fb01 2808 	mla	r8, r1, r8, r2
 8016194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016198:	9206      	str	r2, [sp, #24]
 801619a:	9a06      	ldr	r2, [sp, #24]
 801619c:	3a30      	subs	r2, #48	@ 0x30
 801619e:	2a09      	cmp	r2, #9
 80161a0:	d9f6      	bls.n	8016190 <_svfprintf_r+0x250>
 80161a2:	e72d      	b.n	8016000 <_svfprintf_r+0xc0>
 80161a4:	f04f 0800 	mov.w	r8, #0
 80161a8:	210a      	movs	r1, #10
 80161aa:	e7f6      	b.n	801619a <_svfprintf_r+0x25a>
 80161ac:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 80161b0:	e7c9      	b.n	8016146 <_svfprintf_r+0x206>
 80161b2:	2200      	movs	r2, #0
 80161b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80161b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80161b8:	210a      	movs	r1, #10
 80161ba:	9a06      	ldr	r2, [sp, #24]
 80161bc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80161be:	3a30      	subs	r2, #48	@ 0x30
 80161c0:	fb01 2200 	mla	r2, r1, r0, r2
 80161c4:	920e      	str	r2, [sp, #56]	@ 0x38
 80161c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80161ca:	9206      	str	r2, [sp, #24]
 80161cc:	3a30      	subs	r2, #48	@ 0x30
 80161ce:	2a09      	cmp	r2, #9
 80161d0:	d9f3      	bls.n	80161ba <_svfprintf_r+0x27a>
 80161d2:	e715      	b.n	8016000 <_svfprintf_r+0xc0>
 80161d4:	f045 0508 	orr.w	r5, r5, #8
 80161d8:	e7b5      	b.n	8016146 <_svfprintf_r+0x206>
 80161da:	bf00      	nop
 80161dc:	f3af 8000 	nop.w
	...
 80161e8:	0801d22d 	.word	0x0801d22d
 80161ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80161ee:	781b      	ldrb	r3, [r3, #0]
 80161f0:	2b68      	cmp	r3, #104	@ 0x68
 80161f2:	bf01      	itttt	eq
 80161f4:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 80161f6:	3301      	addeq	r3, #1
 80161f8:	930c      	streq	r3, [sp, #48]	@ 0x30
 80161fa:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 80161fe:	bf18      	it	ne
 8016200:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8016204:	e79f      	b.n	8016146 <_svfprintf_r+0x206>
 8016206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016208:	781b      	ldrb	r3, [r3, #0]
 801620a:	2b6c      	cmp	r3, #108	@ 0x6c
 801620c:	d105      	bne.n	801621a <_svfprintf_r+0x2da>
 801620e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016210:	3301      	adds	r3, #1
 8016212:	930c      	str	r3, [sp, #48]	@ 0x30
 8016214:	f045 0520 	orr.w	r5, r5, #32
 8016218:	e795      	b.n	8016146 <_svfprintf_r+0x206>
 801621a:	f045 0510 	orr.w	r5, r5, #16
 801621e:	e792      	b.n	8016146 <_svfprintf_r+0x206>
 8016220:	4632      	mov	r2, r6
 8016222:	f852 3b04 	ldr.w	r3, [r2], #4
 8016226:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 801622a:	2300      	movs	r3, #0
 801622c:	9207      	str	r2, [sp, #28]
 801622e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8016232:	469a      	mov	sl, r3
 8016234:	f04f 0801 	mov.w	r8, #1
 8016238:	9310      	str	r3, [sp, #64]	@ 0x40
 801623a:	461f      	mov	r7, r3
 801623c:	9308      	str	r3, [sp, #32]
 801623e:	461e      	mov	r6, r3
 8016240:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8016244:	e1d2      	b.n	80165ec <_svfprintf_r+0x6ac>
 8016246:	f045 0510 	orr.w	r5, r5, #16
 801624a:	06af      	lsls	r7, r5, #26
 801624c:	d512      	bpl.n	8016274 <_svfprintf_r+0x334>
 801624e:	3607      	adds	r6, #7
 8016250:	f026 0307 	bic.w	r3, r6, #7
 8016254:	461a      	mov	r2, r3
 8016256:	685f      	ldr	r7, [r3, #4]
 8016258:	f852 6b08 	ldr.w	r6, [r2], #8
 801625c:	9207      	str	r2, [sp, #28]
 801625e:	2f00      	cmp	r7, #0
 8016260:	da06      	bge.n	8016270 <_svfprintf_r+0x330>
 8016262:	4276      	negs	r6, r6
 8016264:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8016268:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801626c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8016270:	2301      	movs	r3, #1
 8016272:	e37d      	b.n	8016970 <_svfprintf_r+0xa30>
 8016274:	4633      	mov	r3, r6
 8016276:	06ee      	lsls	r6, r5, #27
 8016278:	f853 7b04 	ldr.w	r7, [r3], #4
 801627c:	9307      	str	r3, [sp, #28]
 801627e:	d502      	bpl.n	8016286 <_svfprintf_r+0x346>
 8016280:	463e      	mov	r6, r7
 8016282:	17ff      	asrs	r7, r7, #31
 8016284:	e7eb      	b.n	801625e <_svfprintf_r+0x31e>
 8016286:	0668      	lsls	r0, r5, #25
 8016288:	d503      	bpl.n	8016292 <_svfprintf_r+0x352>
 801628a:	b23e      	sxth	r6, r7
 801628c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8016290:	e7e5      	b.n	801625e <_svfprintf_r+0x31e>
 8016292:	05a9      	lsls	r1, r5, #22
 8016294:	d5f4      	bpl.n	8016280 <_svfprintf_r+0x340>
 8016296:	b27e      	sxtb	r6, r7
 8016298:	f347 17c0 	sbfx	r7, r7, #7, #1
 801629c:	e7df      	b.n	801625e <_svfprintf_r+0x31e>
 801629e:	3607      	adds	r6, #7
 80162a0:	f026 0307 	bic.w	r3, r6, #7
 80162a4:	ecb3 7b02 	vldmia	r3!, {d7}
 80162a8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80162ac:	9307      	str	r3, [sp, #28]
 80162ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80162b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80162b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80162b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80162b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80162ba:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 80162be:	4b81      	ldr	r3, [pc, #516]	@ (80164c4 <_svfprintf_r+0x584>)
 80162c0:	f04f 32ff 	mov.w	r2, #4294967295
 80162c4:	f7ea fc52 	bl	8000b6c <__aeabi_dcmpun>
 80162c8:	bb10      	cbnz	r0, 8016310 <_svfprintf_r+0x3d0>
 80162ca:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 80162ce:	4b7d      	ldr	r3, [pc, #500]	@ (80164c4 <_svfprintf_r+0x584>)
 80162d0:	f04f 32ff 	mov.w	r2, #4294967295
 80162d4:	f7ea fc2c 	bl	8000b30 <__aeabi_dcmple>
 80162d8:	b9d0      	cbnz	r0, 8016310 <_svfprintf_r+0x3d0>
 80162da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80162de:	2200      	movs	r2, #0
 80162e0:	2300      	movs	r3, #0
 80162e2:	f7ea fc1b 	bl	8000b1c <__aeabi_dcmplt>
 80162e6:	b110      	cbz	r0, 80162ee <_svfprintf_r+0x3ae>
 80162e8:	232d      	movs	r3, #45	@ 0x2d
 80162ea:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80162ee:	4a76      	ldr	r2, [pc, #472]	@ (80164c8 <_svfprintf_r+0x588>)
 80162f0:	4b76      	ldr	r3, [pc, #472]	@ (80164cc <_svfprintf_r+0x58c>)
 80162f2:	9906      	ldr	r1, [sp, #24]
 80162f4:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 80162f8:	2947      	cmp	r1, #71	@ 0x47
 80162fa:	bfd4      	ite	le
 80162fc:	4691      	movle	r9, r2
 80162fe:	4699      	movgt	r9, r3
 8016300:	f04f 0a00 	mov.w	sl, #0
 8016304:	f04f 0803 	mov.w	r8, #3
 8016308:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 801630c:	f000 bfec 	b.w	80172e8 <_svfprintf_r+0x13a8>
 8016310:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8016314:	4610      	mov	r0, r2
 8016316:	4619      	mov	r1, r3
 8016318:	f7ea fc28 	bl	8000b6c <__aeabi_dcmpun>
 801631c:	4682      	mov	sl, r0
 801631e:	b140      	cbz	r0, 8016332 <_svfprintf_r+0x3f2>
 8016320:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016322:	4a6b      	ldr	r2, [pc, #428]	@ (80164d0 <_svfprintf_r+0x590>)
 8016324:	2b00      	cmp	r3, #0
 8016326:	bfbc      	itt	lt
 8016328:	232d      	movlt	r3, #45	@ 0x2d
 801632a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 801632e:	4b69      	ldr	r3, [pc, #420]	@ (80164d4 <_svfprintf_r+0x594>)
 8016330:	e7df      	b.n	80162f2 <_svfprintf_r+0x3b2>
 8016332:	9b06      	ldr	r3, [sp, #24]
 8016334:	2b61      	cmp	r3, #97	@ 0x61
 8016336:	d025      	beq.n	8016384 <_svfprintf_r+0x444>
 8016338:	2b41      	cmp	r3, #65	@ 0x41
 801633a:	d125      	bne.n	8016388 <_svfprintf_r+0x448>
 801633c:	2358      	movs	r3, #88	@ 0x58
 801633e:	2230      	movs	r2, #48	@ 0x30
 8016340:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8016344:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8016348:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 801634c:	f045 0502 	orr.w	r5, r5, #2
 8016350:	f340 80a5 	ble.w	801649e <_svfprintf_r+0x55e>
 8016354:	9803      	ldr	r0, [sp, #12]
 8016356:	f108 0101 	add.w	r1, r8, #1
 801635a:	f7fe fe97 	bl	801508c <_malloc_r>
 801635e:	4681      	mov	r9, r0
 8016360:	2800      	cmp	r0, #0
 8016362:	f040 80a1 	bne.w	80164a8 <_svfprintf_r+0x568>
 8016366:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801636a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801636e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8016372:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8016376:	065b      	lsls	r3, r3, #25
 8016378:	f53f ae04 	bmi.w	8015f84 <_svfprintf_r+0x44>
 801637c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801637e:	b053      	add	sp, #332	@ 0x14c
 8016380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016384:	2378      	movs	r3, #120	@ 0x78
 8016386:	e7da      	b.n	801633e <_svfprintf_r+0x3fe>
 8016388:	f1b8 3fff 	cmp.w	r8, #4294967295
 801638c:	f000 808e 	beq.w	80164ac <_svfprintf_r+0x56c>
 8016390:	9b06      	ldr	r3, [sp, #24]
 8016392:	f023 0320 	bic.w	r3, r3, #32
 8016396:	2b47      	cmp	r3, #71	@ 0x47
 8016398:	d105      	bne.n	80163a6 <_svfprintf_r+0x466>
 801639a:	f1b8 0f00 	cmp.w	r8, #0
 801639e:	d102      	bne.n	80163a6 <_svfprintf_r+0x466>
 80163a0:	46c2      	mov	sl, r8
 80163a2:	f04f 0801 	mov.w	r8, #1
 80163a6:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80163aa:	9311      	str	r3, [sp, #68]	@ 0x44
 80163ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	da7f      	bge.n	80164b2 <_svfprintf_r+0x572>
 80163b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80163b4:	9314      	str	r3, [sp, #80]	@ 0x50
 80163b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80163b8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80163bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80163be:	232d      	movs	r3, #45	@ 0x2d
 80163c0:	931c      	str	r3, [sp, #112]	@ 0x70
 80163c2:	9b06      	ldr	r3, [sp, #24]
 80163c4:	f023 0320 	bic.w	r3, r3, #32
 80163c8:	2b41      	cmp	r3, #65	@ 0x41
 80163ca:	9308      	str	r3, [sp, #32]
 80163cc:	f040 81e6 	bne.w	801679c <_svfprintf_r+0x85c>
 80163d0:	a820      	add	r0, sp, #128	@ 0x80
 80163d2:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80163d6:	f7fd febf 	bl	8014158 <frexp>
 80163da:	2200      	movs	r2, #0
 80163dc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80163e0:	ec51 0b10 	vmov	r0, r1, d0
 80163e4:	f7ea f928 	bl	8000638 <__aeabi_dmul>
 80163e8:	4602      	mov	r2, r0
 80163ea:	460b      	mov	r3, r1
 80163ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80163f0:	2200      	movs	r2, #0
 80163f2:	2300      	movs	r3, #0
 80163f4:	f7ea fb88 	bl	8000b08 <__aeabi_dcmpeq>
 80163f8:	b108      	cbz	r0, 80163fe <_svfprintf_r+0x4be>
 80163fa:	2301      	movs	r3, #1
 80163fc:	9320      	str	r3, [sp, #128]	@ 0x80
 80163fe:	4a36      	ldr	r2, [pc, #216]	@ (80164d8 <_svfprintf_r+0x598>)
 8016400:	4b36      	ldr	r3, [pc, #216]	@ (80164dc <_svfprintf_r+0x59c>)
 8016402:	9906      	ldr	r1, [sp, #24]
 8016404:	2961      	cmp	r1, #97	@ 0x61
 8016406:	bf18      	it	ne
 8016408:	461a      	movne	r2, r3
 801640a:	9210      	str	r2, [sp, #64]	@ 0x40
 801640c:	f108 37ff 	add.w	r7, r8, #4294967295
 8016410:	464e      	mov	r6, r9
 8016412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016416:	4b32      	ldr	r3, [pc, #200]	@ (80164e0 <_svfprintf_r+0x5a0>)
 8016418:	2200      	movs	r2, #0
 801641a:	f7ea f90d 	bl	8000638 <__aeabi_dmul>
 801641e:	4602      	mov	r2, r0
 8016420:	460b      	mov	r3, r1
 8016422:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016426:	f7ea fbb7 	bl	8000b98 <__aeabi_d2iz>
 801642a:	9013      	str	r0, [sp, #76]	@ 0x4c
 801642c:	f7ea f89a 	bl	8000564 <__aeabi_i2d>
 8016430:	4602      	mov	r2, r0
 8016432:	460b      	mov	r3, r1
 8016434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016438:	f7e9 ff46 	bl	80002c8 <__aeabi_dsub>
 801643c:	4602      	mov	r2, r0
 801643e:	460b      	mov	r3, r1
 8016440:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016444:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8016446:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016448:	5c9b      	ldrb	r3, [r3, r2]
 801644a:	f806 3b01 	strb.w	r3, [r6], #1
 801644e:	1c7a      	adds	r2, r7, #1
 8016450:	d006      	beq.n	8016460 <_svfprintf_r+0x520>
 8016452:	1e7b      	subs	r3, r7, #1
 8016454:	931d      	str	r3, [sp, #116]	@ 0x74
 8016456:	2200      	movs	r2, #0
 8016458:	2300      	movs	r3, #0
 801645a:	f7ea fb55 	bl	8000b08 <__aeabi_dcmpeq>
 801645e:	b370      	cbz	r0, 80164be <_svfprintf_r+0x57e>
 8016460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016464:	4b1f      	ldr	r3, [pc, #124]	@ (80164e4 <_svfprintf_r+0x5a4>)
 8016466:	2200      	movs	r2, #0
 8016468:	f7ea fb76 	bl	8000b58 <__aeabi_dcmpgt>
 801646c:	2800      	cmp	r0, #0
 801646e:	d13b      	bne.n	80164e8 <_svfprintf_r+0x5a8>
 8016470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016474:	4b1b      	ldr	r3, [pc, #108]	@ (80164e4 <_svfprintf_r+0x5a4>)
 8016476:	2200      	movs	r2, #0
 8016478:	f7ea fb46 	bl	8000b08 <__aeabi_dcmpeq>
 801647c:	b110      	cbz	r0, 8016484 <_svfprintf_r+0x544>
 801647e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016480:	07db      	lsls	r3, r3, #31
 8016482:	d431      	bmi.n	80164e8 <_svfprintf_r+0x5a8>
 8016484:	4633      	mov	r3, r6
 8016486:	19f1      	adds	r1, r6, r7
 8016488:	2030      	movs	r0, #48	@ 0x30
 801648a:	1aca      	subs	r2, r1, r3
 801648c:	2a00      	cmp	r2, #0
 801648e:	f280 8182 	bge.w	8016796 <_svfprintf_r+0x856>
 8016492:	1c7b      	adds	r3, r7, #1
 8016494:	3701      	adds	r7, #1
 8016496:	bfb8      	it	lt
 8016498:	2300      	movlt	r3, #0
 801649a:	441e      	add	r6, r3
 801649c:	e038      	b.n	8016510 <_svfprintf_r+0x5d0>
 801649e:	f04f 0a00 	mov.w	sl, #0
 80164a2:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 80164a6:	e77e      	b.n	80163a6 <_svfprintf_r+0x466>
 80164a8:	4682      	mov	sl, r0
 80164aa:	e77c      	b.n	80163a6 <_svfprintf_r+0x466>
 80164ac:	f04f 0806 	mov.w	r8, #6
 80164b0:	e779      	b.n	80163a6 <_svfprintf_r+0x466>
 80164b2:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 80164b6:	2300      	movs	r3, #0
 80164b8:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80164bc:	e780      	b.n	80163c0 <_svfprintf_r+0x480>
 80164be:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80164c0:	e7a7      	b.n	8016412 <_svfprintf_r+0x4d2>
 80164c2:	bf00      	nop
 80164c4:	7fefffff 	.word	0x7fefffff
 80164c8:	0801d21d 	.word	0x0801d21d
 80164cc:	0801d221 	.word	0x0801d221
 80164d0:	0801d225 	.word	0x0801d225
 80164d4:	0801d229 	.word	0x0801d229
 80164d8:	0801d22d 	.word	0x0801d22d
 80164dc:	0801d23e 	.word	0x0801d23e
 80164e0:	40300000 	.word	0x40300000
 80164e4:	3fe00000 	.word	0x3fe00000
 80164e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80164ea:	9624      	str	r6, [sp, #144]	@ 0x90
 80164ec:	7bd9      	ldrb	r1, [r3, #15]
 80164ee:	2030      	movs	r0, #48	@ 0x30
 80164f0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80164f2:	1e53      	subs	r3, r2, #1
 80164f4:	9324      	str	r3, [sp, #144]	@ 0x90
 80164f6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80164fa:	428b      	cmp	r3, r1
 80164fc:	f000 8148 	beq.w	8016790 <_svfprintf_r+0x850>
 8016500:	2b39      	cmp	r3, #57	@ 0x39
 8016502:	bf0b      	itete	eq
 8016504:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8016506:	3301      	addne	r3, #1
 8016508:	7a9b      	ldrbeq	r3, [r3, #10]
 801650a:	b2db      	uxtbne	r3, r3
 801650c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016510:	eba6 0309 	sub.w	r3, r6, r9
 8016514:	9304      	str	r3, [sp, #16]
 8016516:	9b08      	ldr	r3, [sp, #32]
 8016518:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801651a:	2b47      	cmp	r3, #71	@ 0x47
 801651c:	f040 8187 	bne.w	801682e <_svfprintf_r+0x8ee>
 8016520:	1cf1      	adds	r1, r6, #3
 8016522:	db02      	blt.n	801652a <_svfprintf_r+0x5ea>
 8016524:	4546      	cmp	r6, r8
 8016526:	f340 81a5 	ble.w	8016874 <_svfprintf_r+0x934>
 801652a:	9b06      	ldr	r3, [sp, #24]
 801652c:	3b02      	subs	r3, #2
 801652e:	9306      	str	r3, [sp, #24]
 8016530:	9906      	ldr	r1, [sp, #24]
 8016532:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8016536:	f021 0120 	bic.w	r1, r1, #32
 801653a:	2941      	cmp	r1, #65	@ 0x41
 801653c:	bf08      	it	eq
 801653e:	320f      	addeq	r2, #15
 8016540:	f106 33ff 	add.w	r3, r6, #4294967295
 8016544:	bf06      	itte	eq
 8016546:	b2d2      	uxtbeq	r2, r2
 8016548:	2101      	moveq	r1, #1
 801654a:	2100      	movne	r1, #0
 801654c:	2b00      	cmp	r3, #0
 801654e:	9320      	str	r3, [sp, #128]	@ 0x80
 8016550:	bfb8      	it	lt
 8016552:	f1c6 0301 	rsblt	r3, r6, #1
 8016556:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 801655a:	bfb4      	ite	lt
 801655c:	222d      	movlt	r2, #45	@ 0x2d
 801655e:	222b      	movge	r2, #43	@ 0x2b
 8016560:	2b09      	cmp	r3, #9
 8016562:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8016566:	f340 8178 	ble.w	801685a <_svfprintf_r+0x91a>
 801656a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 801656e:	270a      	movs	r7, #10
 8016570:	4602      	mov	r2, r0
 8016572:	fbb3 f6f7 	udiv	r6, r3, r7
 8016576:	fb07 3116 	mls	r1, r7, r6, r3
 801657a:	3130      	adds	r1, #48	@ 0x30
 801657c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8016580:	4619      	mov	r1, r3
 8016582:	2963      	cmp	r1, #99	@ 0x63
 8016584:	f100 30ff 	add.w	r0, r0, #4294967295
 8016588:	4633      	mov	r3, r6
 801658a:	dcf1      	bgt.n	8016570 <_svfprintf_r+0x630>
 801658c:	3330      	adds	r3, #48	@ 0x30
 801658e:	1e91      	subs	r1, r2, #2
 8016590:	f800 3c01 	strb.w	r3, [r0, #-1]
 8016594:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8016598:	460b      	mov	r3, r1
 801659a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 801659e:	4283      	cmp	r3, r0
 80165a0:	f0c0 8156 	bcc.w	8016850 <_svfprintf_r+0x910>
 80165a4:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 80165a8:	1a9b      	subs	r3, r3, r2
 80165aa:	4281      	cmp	r1, r0
 80165ac:	bf88      	it	hi
 80165ae:	2300      	movhi	r3, #0
 80165b0:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80165b4:	441a      	add	r2, r3
 80165b6:	ab22      	add	r3, sp, #136	@ 0x88
 80165b8:	1ad3      	subs	r3, r2, r3
 80165ba:	9a04      	ldr	r2, [sp, #16]
 80165bc:	9318      	str	r3, [sp, #96]	@ 0x60
 80165be:	2a01      	cmp	r2, #1
 80165c0:	eb03 0802 	add.w	r8, r3, r2
 80165c4:	dc01      	bgt.n	80165ca <_svfprintf_r+0x68a>
 80165c6:	07ea      	lsls	r2, r5, #31
 80165c8:	d501      	bpl.n	80165ce <_svfprintf_r+0x68e>
 80165ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80165cc:	4498      	add	r8, r3
 80165ce:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80165d2:	2700      	movs	r7, #0
 80165d4:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80165d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80165da:	9708      	str	r7, [sp, #32]
 80165dc:	463e      	mov	r6, r7
 80165de:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	f040 818f 	bne.w	8016904 <_svfprintf_r+0x9c4>
 80165e6:	2300      	movs	r3, #0
 80165e8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80165ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80165ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80165ee:	4543      	cmp	r3, r8
 80165f0:	bfb8      	it	lt
 80165f2:	4643      	movlt	r3, r8
 80165f4:	9311      	str	r3, [sp, #68]	@ 0x44
 80165f6:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80165fa:	b113      	cbz	r3, 8016602 <_svfprintf_r+0x6c2>
 80165fc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80165fe:	3301      	adds	r3, #1
 8016600:	9311      	str	r3, [sp, #68]	@ 0x44
 8016602:	f015 0302 	ands.w	r3, r5, #2
 8016606:	931c      	str	r3, [sp, #112]	@ 0x70
 8016608:	bf1e      	ittt	ne
 801660a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 801660c:	3302      	addne	r3, #2
 801660e:	9311      	strne	r3, [sp, #68]	@ 0x44
 8016610:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8016614:	931d      	str	r3, [sp, #116]	@ 0x74
 8016616:	d122      	bne.n	801665e <_svfprintf_r+0x71e>
 8016618:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801661a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801661c:	1a9b      	subs	r3, r3, r2
 801661e:	2b00      	cmp	r3, #0
 8016620:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016622:	dd1c      	ble.n	801665e <_svfprintf_r+0x71e>
 8016624:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8016626:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 801662a:	2810      	cmp	r0, #16
 801662c:	489e      	ldr	r0, [pc, #632]	@ (80168a8 <_svfprintf_r+0x968>)
 801662e:	6020      	str	r0, [r4, #0]
 8016630:	f102 0201 	add.w	r2, r2, #1
 8016634:	f104 0108 	add.w	r1, r4, #8
 8016638:	f300 8298 	bgt.w	8016b6c <_svfprintf_r+0xc2c>
 801663c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801663e:	6060      	str	r0, [r4, #4]
 8016640:	4403      	add	r3, r0
 8016642:	2a07      	cmp	r2, #7
 8016644:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016648:	f340 82a5 	ble.w	8016b96 <_svfprintf_r+0xc56>
 801664c:	9803      	ldr	r0, [sp, #12]
 801664e:	aa26      	add	r2, sp, #152	@ 0x98
 8016650:	4659      	mov	r1, fp
 8016652:	f001 f818 	bl	8017686 <__ssprint_r>
 8016656:	2800      	cmp	r0, #0
 8016658:	f040 85ed 	bne.w	8017236 <_svfprintf_r+0x12f6>
 801665c:	ac29      	add	r4, sp, #164	@ 0xa4
 801665e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8016662:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016664:	b16a      	cbz	r2, 8016682 <_svfprintf_r+0x742>
 8016666:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 801666a:	6022      	str	r2, [r4, #0]
 801666c:	2201      	movs	r2, #1
 801666e:	4413      	add	r3, r2
 8016670:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016672:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016674:	6062      	str	r2, [r4, #4]
 8016676:	4413      	add	r3, r2
 8016678:	2b07      	cmp	r3, #7
 801667a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801667c:	f300 828d 	bgt.w	8016b9a <_svfprintf_r+0xc5a>
 8016680:	3408      	adds	r4, #8
 8016682:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8016684:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016686:	b162      	cbz	r2, 80166a2 <_svfprintf_r+0x762>
 8016688:	aa1f      	add	r2, sp, #124	@ 0x7c
 801668a:	6022      	str	r2, [r4, #0]
 801668c:	2202      	movs	r2, #2
 801668e:	4413      	add	r3, r2
 8016690:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016692:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016694:	6062      	str	r2, [r4, #4]
 8016696:	3301      	adds	r3, #1
 8016698:	2b07      	cmp	r3, #7
 801669a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801669c:	f300 8287 	bgt.w	8016bae <_svfprintf_r+0xc6e>
 80166a0:	3408      	adds	r4, #8
 80166a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80166a4:	2b80      	cmp	r3, #128	@ 0x80
 80166a6:	d122      	bne.n	80166ee <_svfprintf_r+0x7ae>
 80166a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80166aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80166ac:	1a9b      	subs	r3, r3, r2
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80166b2:	dd1c      	ble.n	80166ee <_svfprintf_r+0x7ae>
 80166b4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80166b6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80166ba:	2810      	cmp	r0, #16
 80166bc:	487b      	ldr	r0, [pc, #492]	@ (80168ac <_svfprintf_r+0x96c>)
 80166be:	6020      	str	r0, [r4, #0]
 80166c0:	f102 0201 	add.w	r2, r2, #1
 80166c4:	f104 0108 	add.w	r1, r4, #8
 80166c8:	f300 827b 	bgt.w	8016bc2 <_svfprintf_r+0xc82>
 80166cc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80166ce:	6060      	str	r0, [r4, #4]
 80166d0:	4403      	add	r3, r0
 80166d2:	2a07      	cmp	r2, #7
 80166d4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80166d8:	f340 8288 	ble.w	8016bec <_svfprintf_r+0xcac>
 80166dc:	9803      	ldr	r0, [sp, #12]
 80166de:	aa26      	add	r2, sp, #152	@ 0x98
 80166e0:	4659      	mov	r1, fp
 80166e2:	f000 ffd0 	bl	8017686 <__ssprint_r>
 80166e6:	2800      	cmp	r0, #0
 80166e8:	f040 85a5 	bne.w	8017236 <_svfprintf_r+0x12f6>
 80166ec:	ac29      	add	r4, sp, #164	@ 0xa4
 80166ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80166f0:	eba3 0308 	sub.w	r3, r3, r8
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80166f8:	dd1c      	ble.n	8016734 <_svfprintf_r+0x7f4>
 80166fa:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80166fc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8016700:	2810      	cmp	r0, #16
 8016702:	486a      	ldr	r0, [pc, #424]	@ (80168ac <_svfprintf_r+0x96c>)
 8016704:	6020      	str	r0, [r4, #0]
 8016706:	f102 0201 	add.w	r2, r2, #1
 801670a:	f104 0108 	add.w	r1, r4, #8
 801670e:	f300 826f 	bgt.w	8016bf0 <_svfprintf_r+0xcb0>
 8016712:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8016714:	6060      	str	r0, [r4, #4]
 8016716:	4403      	add	r3, r0
 8016718:	2a07      	cmp	r2, #7
 801671a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801671e:	f340 827c 	ble.w	8016c1a <_svfprintf_r+0xcda>
 8016722:	9803      	ldr	r0, [sp, #12]
 8016724:	aa26      	add	r2, sp, #152	@ 0x98
 8016726:	4659      	mov	r1, fp
 8016728:	f000 ffad 	bl	8017686 <__ssprint_r>
 801672c:	2800      	cmp	r0, #0
 801672e:	f040 8582 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016732:	ac29      	add	r4, sp, #164	@ 0xa4
 8016734:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016736:	9310      	str	r3, [sp, #64]	@ 0x40
 8016738:	05ea      	lsls	r2, r5, #23
 801673a:	f100 8275 	bmi.w	8016c28 <_svfprintf_r+0xce8>
 801673e:	4443      	add	r3, r8
 8016740:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016742:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016744:	3301      	adds	r3, #1
 8016746:	2b07      	cmp	r3, #7
 8016748:	e9c4 9800 	strd	r9, r8, [r4]
 801674c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801674e:	f300 82b1 	bgt.w	8016cb4 <_svfprintf_r+0xd74>
 8016752:	3408      	adds	r4, #8
 8016754:	076a      	lsls	r2, r5, #29
 8016756:	f100 8550 	bmi.w	80171fa <_svfprintf_r+0x12ba>
 801675a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801675e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8016760:	428a      	cmp	r2, r1
 8016762:	bfac      	ite	ge
 8016764:	189b      	addge	r3, r3, r2
 8016766:	185b      	addlt	r3, r3, r1
 8016768:	930f      	str	r3, [sp, #60]	@ 0x3c
 801676a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801676c:	b13b      	cbz	r3, 801677e <_svfprintf_r+0x83e>
 801676e:	9803      	ldr	r0, [sp, #12]
 8016770:	aa26      	add	r2, sp, #152	@ 0x98
 8016772:	4659      	mov	r1, fp
 8016774:	f000 ff87 	bl	8017686 <__ssprint_r>
 8016778:	2800      	cmp	r0, #0
 801677a:	f040 855c 	bne.w	8017236 <_svfprintf_r+0x12f6>
 801677e:	2300      	movs	r3, #0
 8016780:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016782:	f1ba 0f00 	cmp.w	sl, #0
 8016786:	f040 8572 	bne.w	801726e <_svfprintf_r+0x132e>
 801678a:	9e07      	ldr	r6, [sp, #28]
 801678c:	ac29      	add	r4, sp, #164	@ 0xa4
 801678e:	e0c6      	b.n	801691e <_svfprintf_r+0x9de>
 8016790:	f802 0c01 	strb.w	r0, [r2, #-1]
 8016794:	e6ac      	b.n	80164f0 <_svfprintf_r+0x5b0>
 8016796:	f803 0b01 	strb.w	r0, [r3], #1
 801679a:	e676      	b.n	801648a <_svfprintf_r+0x54a>
 801679c:	9b08      	ldr	r3, [sp, #32]
 801679e:	2b46      	cmp	r3, #70	@ 0x46
 80167a0:	d005      	beq.n	80167ae <_svfprintf_r+0x86e>
 80167a2:	2b45      	cmp	r3, #69	@ 0x45
 80167a4:	d11a      	bne.n	80167dc <_svfprintf_r+0x89c>
 80167a6:	f108 0601 	add.w	r6, r8, #1
 80167aa:	2102      	movs	r1, #2
 80167ac:	e001      	b.n	80167b2 <_svfprintf_r+0x872>
 80167ae:	4646      	mov	r6, r8
 80167b0:	2103      	movs	r1, #3
 80167b2:	ab24      	add	r3, sp, #144	@ 0x90
 80167b4:	9301      	str	r3, [sp, #4]
 80167b6:	ab21      	add	r3, sp, #132	@ 0x84
 80167b8:	9300      	str	r3, [sp, #0]
 80167ba:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80167be:	ab20      	add	r3, sp, #128	@ 0x80
 80167c0:	9803      	ldr	r0, [sp, #12]
 80167c2:	4632      	mov	r2, r6
 80167c4:	f7fd fda0 	bl	8014308 <_dtoa_r>
 80167c8:	9b08      	ldr	r3, [sp, #32]
 80167ca:	2b47      	cmp	r3, #71	@ 0x47
 80167cc:	4681      	mov	r9, r0
 80167ce:	d119      	bne.n	8016804 <_svfprintf_r+0x8c4>
 80167d0:	07e8      	lsls	r0, r5, #31
 80167d2:	d405      	bmi.n	80167e0 <_svfprintf_r+0x8a0>
 80167d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80167d6:	eba3 0309 	sub.w	r3, r3, r9
 80167da:	e69b      	b.n	8016514 <_svfprintf_r+0x5d4>
 80167dc:	4646      	mov	r6, r8
 80167de:	e7e4      	b.n	80167aa <_svfprintf_r+0x86a>
 80167e0:	eb09 0706 	add.w	r7, r9, r6
 80167e4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 80167e8:	2200      	movs	r2, #0
 80167ea:	2300      	movs	r3, #0
 80167ec:	f7ea f98c 	bl	8000b08 <__aeabi_dcmpeq>
 80167f0:	b100      	cbz	r0, 80167f4 <_svfprintf_r+0x8b4>
 80167f2:	9724      	str	r7, [sp, #144]	@ 0x90
 80167f4:	2230      	movs	r2, #48	@ 0x30
 80167f6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80167f8:	429f      	cmp	r7, r3
 80167fa:	d9eb      	bls.n	80167d4 <_svfprintf_r+0x894>
 80167fc:	1c59      	adds	r1, r3, #1
 80167fe:	9124      	str	r1, [sp, #144]	@ 0x90
 8016800:	701a      	strb	r2, [r3, #0]
 8016802:	e7f8      	b.n	80167f6 <_svfprintf_r+0x8b6>
 8016804:	9b08      	ldr	r3, [sp, #32]
 8016806:	2b46      	cmp	r3, #70	@ 0x46
 8016808:	eb00 0706 	add.w	r7, r0, r6
 801680c:	d1ea      	bne.n	80167e4 <_svfprintf_r+0x8a4>
 801680e:	7803      	ldrb	r3, [r0, #0]
 8016810:	2b30      	cmp	r3, #48	@ 0x30
 8016812:	d109      	bne.n	8016828 <_svfprintf_r+0x8e8>
 8016814:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8016818:	2200      	movs	r2, #0
 801681a:	2300      	movs	r3, #0
 801681c:	f7ea f974 	bl	8000b08 <__aeabi_dcmpeq>
 8016820:	b910      	cbnz	r0, 8016828 <_svfprintf_r+0x8e8>
 8016822:	f1c6 0601 	rsb	r6, r6, #1
 8016826:	9620      	str	r6, [sp, #128]	@ 0x80
 8016828:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801682a:	441f      	add	r7, r3
 801682c:	e7da      	b.n	80167e4 <_svfprintf_r+0x8a4>
 801682e:	9b08      	ldr	r3, [sp, #32]
 8016830:	2b46      	cmp	r3, #70	@ 0x46
 8016832:	f47f ae7d 	bne.w	8016530 <_svfprintf_r+0x5f0>
 8016836:	f005 0301 	and.w	r3, r5, #1
 801683a:	2e00      	cmp	r6, #0
 801683c:	ea43 0308 	orr.w	r3, r3, r8
 8016840:	dd25      	ble.n	801688e <_svfprintf_r+0x94e>
 8016842:	b37b      	cbz	r3, 80168a4 <_svfprintf_r+0x964>
 8016844:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016846:	18f3      	adds	r3, r6, r3
 8016848:	4498      	add	r8, r3
 801684a:	2366      	movs	r3, #102	@ 0x66
 801684c:	9306      	str	r3, [sp, #24]
 801684e:	e033      	b.n	80168b8 <_svfprintf_r+0x978>
 8016850:	f813 7b01 	ldrb.w	r7, [r3], #1
 8016854:	f806 7f01 	strb.w	r7, [r6, #1]!
 8016858:	e6a1      	b.n	801659e <_svfprintf_r+0x65e>
 801685a:	b941      	cbnz	r1, 801686e <_svfprintf_r+0x92e>
 801685c:	2230      	movs	r2, #48	@ 0x30
 801685e:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8016862:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8016866:	3330      	adds	r3, #48	@ 0x30
 8016868:	f802 3b01 	strb.w	r3, [r2], #1
 801686c:	e6a3      	b.n	80165b6 <_svfprintf_r+0x676>
 801686e:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8016872:	e7f8      	b.n	8016866 <_svfprintf_r+0x926>
 8016874:	9b04      	ldr	r3, [sp, #16]
 8016876:	429e      	cmp	r6, r3
 8016878:	da0d      	bge.n	8016896 <_svfprintf_r+0x956>
 801687a:	9b04      	ldr	r3, [sp, #16]
 801687c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801687e:	2e00      	cmp	r6, #0
 8016880:	eb03 0802 	add.w	r8, r3, r2
 8016884:	dc0c      	bgt.n	80168a0 <_svfprintf_r+0x960>
 8016886:	f1c6 0301 	rsb	r3, r6, #1
 801688a:	4498      	add	r8, r3
 801688c:	e008      	b.n	80168a0 <_svfprintf_r+0x960>
 801688e:	b17b      	cbz	r3, 80168b0 <_svfprintf_r+0x970>
 8016890:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016892:	3301      	adds	r3, #1
 8016894:	e7d8      	b.n	8016848 <_svfprintf_r+0x908>
 8016896:	07eb      	lsls	r3, r5, #31
 8016898:	d521      	bpl.n	80168de <_svfprintf_r+0x99e>
 801689a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801689c:	eb06 0803 	add.w	r8, r6, r3
 80168a0:	2367      	movs	r3, #103	@ 0x67
 80168a2:	e7d3      	b.n	801684c <_svfprintf_r+0x90c>
 80168a4:	46b0      	mov	r8, r6
 80168a6:	e7d0      	b.n	801684a <_svfprintf_r+0x90a>
 80168a8:	0801d579 	.word	0x0801d579
 80168ac:	0801d569 	.word	0x0801d569
 80168b0:	2366      	movs	r3, #102	@ 0x66
 80168b2:	9306      	str	r3, [sp, #24]
 80168b4:	f04f 0801 	mov.w	r8, #1
 80168b8:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80168bc:	9308      	str	r3, [sp, #32]
 80168be:	d01f      	beq.n	8016900 <_svfprintf_r+0x9c0>
 80168c0:	2700      	movs	r7, #0
 80168c2:	2e00      	cmp	r6, #0
 80168c4:	9708      	str	r7, [sp, #32]
 80168c6:	f77f ae8a 	ble.w	80165de <_svfprintf_r+0x69e>
 80168ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168cc:	781b      	ldrb	r3, [r3, #0]
 80168ce:	2bff      	cmp	r3, #255	@ 0xff
 80168d0:	d107      	bne.n	80168e2 <_svfprintf_r+0x9a2>
 80168d2:	9b08      	ldr	r3, [sp, #32]
 80168d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80168d6:	443b      	add	r3, r7
 80168d8:	fb02 8803 	mla	r8, r2, r3, r8
 80168dc:	e67f      	b.n	80165de <_svfprintf_r+0x69e>
 80168de:	46b0      	mov	r8, r6
 80168e0:	e7de      	b.n	80168a0 <_svfprintf_r+0x960>
 80168e2:	42b3      	cmp	r3, r6
 80168e4:	daf5      	bge.n	80168d2 <_svfprintf_r+0x992>
 80168e6:	1af6      	subs	r6, r6, r3
 80168e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168ea:	785b      	ldrb	r3, [r3, #1]
 80168ec:	b133      	cbz	r3, 80168fc <_svfprintf_r+0x9bc>
 80168ee:	9b08      	ldr	r3, [sp, #32]
 80168f0:	3301      	adds	r3, #1
 80168f2:	9308      	str	r3, [sp, #32]
 80168f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168f6:	3301      	adds	r3, #1
 80168f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80168fa:	e7e6      	b.n	80168ca <_svfprintf_r+0x98a>
 80168fc:	3701      	adds	r7, #1
 80168fe:	e7e4      	b.n	80168ca <_svfprintf_r+0x98a>
 8016900:	9f08      	ldr	r7, [sp, #32]
 8016902:	e66c      	b.n	80165de <_svfprintf_r+0x69e>
 8016904:	232d      	movs	r3, #45	@ 0x2d
 8016906:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801690a:	e66c      	b.n	80165e6 <_svfprintf_r+0x6a6>
 801690c:	06af      	lsls	r7, r5, #26
 801690e:	d50a      	bpl.n	8016926 <_svfprintf_r+0x9e6>
 8016910:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016912:	6833      	ldr	r3, [r6, #0]
 8016914:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016916:	17d2      	asrs	r2, r2, #31
 8016918:	e9c3 1200 	strd	r1, r2, [r3]
 801691c:	3604      	adds	r6, #4
 801691e:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8016922:	f7ff bb46 	b.w	8015fb2 <_svfprintf_r+0x72>
 8016926:	06e8      	lsls	r0, r5, #27
 8016928:	d503      	bpl.n	8016932 <_svfprintf_r+0x9f2>
 801692a:	6833      	ldr	r3, [r6, #0]
 801692c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801692e:	601a      	str	r2, [r3, #0]
 8016930:	e7f4      	b.n	801691c <_svfprintf_r+0x9dc>
 8016932:	0669      	lsls	r1, r5, #25
 8016934:	d503      	bpl.n	801693e <_svfprintf_r+0x9fe>
 8016936:	6833      	ldr	r3, [r6, #0]
 8016938:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801693a:	801a      	strh	r2, [r3, #0]
 801693c:	e7ee      	b.n	801691c <_svfprintf_r+0x9dc>
 801693e:	05aa      	lsls	r2, r5, #22
 8016940:	d5f3      	bpl.n	801692a <_svfprintf_r+0x9ea>
 8016942:	6833      	ldr	r3, [r6, #0]
 8016944:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016946:	701a      	strb	r2, [r3, #0]
 8016948:	e7e8      	b.n	801691c <_svfprintf_r+0x9dc>
 801694a:	f045 0510 	orr.w	r5, r5, #16
 801694e:	f015 0320 	ands.w	r3, r5, #32
 8016952:	d020      	beq.n	8016996 <_svfprintf_r+0xa56>
 8016954:	3607      	adds	r6, #7
 8016956:	f026 0307 	bic.w	r3, r6, #7
 801695a:	461a      	mov	r2, r3
 801695c:	685f      	ldr	r7, [r3, #4]
 801695e:	f852 6b08 	ldr.w	r6, [r2], #8
 8016962:	9207      	str	r2, [sp, #28]
 8016964:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8016968:	2300      	movs	r3, #0
 801696a:	2200      	movs	r2, #0
 801696c:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8016970:	f1b8 3fff 	cmp.w	r8, #4294967295
 8016974:	f000 848c 	beq.w	8017290 <_svfprintf_r+0x1350>
 8016978:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 801697c:	9208      	str	r2, [sp, #32]
 801697e:	ea56 0207 	orrs.w	r2, r6, r7
 8016982:	f040 848a 	bne.w	801729a <_svfprintf_r+0x135a>
 8016986:	f1b8 0f00 	cmp.w	r8, #0
 801698a:	f000 80db 	beq.w	8016b44 <_svfprintf_r+0xc04>
 801698e:	2b01      	cmp	r3, #1
 8016990:	f040 8486 	bne.w	80172a0 <_svfprintf_r+0x1360>
 8016994:	e083      	b.n	8016a9e <_svfprintf_r+0xb5e>
 8016996:	4632      	mov	r2, r6
 8016998:	f015 0710 	ands.w	r7, r5, #16
 801699c:	f852 6b04 	ldr.w	r6, [r2], #4
 80169a0:	9207      	str	r2, [sp, #28]
 80169a2:	d001      	beq.n	80169a8 <_svfprintf_r+0xa68>
 80169a4:	461f      	mov	r7, r3
 80169a6:	e7dd      	b.n	8016964 <_svfprintf_r+0xa24>
 80169a8:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80169ac:	d001      	beq.n	80169b2 <_svfprintf_r+0xa72>
 80169ae:	b2b6      	uxth	r6, r6
 80169b0:	e7d8      	b.n	8016964 <_svfprintf_r+0xa24>
 80169b2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80169b6:	d0d5      	beq.n	8016964 <_svfprintf_r+0xa24>
 80169b8:	b2f6      	uxtb	r6, r6
 80169ba:	e7f3      	b.n	80169a4 <_svfprintf_r+0xa64>
 80169bc:	4633      	mov	r3, r6
 80169be:	2278      	movs	r2, #120	@ 0x78
 80169c0:	f853 6b04 	ldr.w	r6, [r3], #4
 80169c4:	9307      	str	r3, [sp, #28]
 80169c6:	f647 0330 	movw	r3, #30768	@ 0x7830
 80169ca:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80169ce:	4b94      	ldr	r3, [pc, #592]	@ (8016c20 <_svfprintf_r+0xce0>)
 80169d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80169d2:	2700      	movs	r7, #0
 80169d4:	f045 0502 	orr.w	r5, r5, #2
 80169d8:	2302      	movs	r3, #2
 80169da:	9206      	str	r2, [sp, #24]
 80169dc:	e7c5      	b.n	801696a <_svfprintf_r+0xa2a>
 80169de:	4633      	mov	r3, r6
 80169e0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80169e4:	f853 9b04 	ldr.w	r9, [r3], #4
 80169e8:	9307      	str	r3, [sp, #28]
 80169ea:	f04f 0600 	mov.w	r6, #0
 80169ee:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 80169f2:	d00f      	beq.n	8016a14 <_svfprintf_r+0xad4>
 80169f4:	4642      	mov	r2, r8
 80169f6:	4631      	mov	r1, r6
 80169f8:	4648      	mov	r0, r9
 80169fa:	f7e9 fc09 	bl	8000210 <memchr>
 80169fe:	4682      	mov	sl, r0
 8016a00:	2800      	cmp	r0, #0
 8016a02:	f43f ac81 	beq.w	8016308 <_svfprintf_r+0x3c8>
 8016a06:	eba0 0809 	sub.w	r8, r0, r9
 8016a0a:	46b2      	mov	sl, r6
 8016a0c:	9610      	str	r6, [sp, #64]	@ 0x40
 8016a0e:	4637      	mov	r7, r6
 8016a10:	9608      	str	r6, [sp, #32]
 8016a12:	e5eb      	b.n	80165ec <_svfprintf_r+0x6ac>
 8016a14:	4648      	mov	r0, r9
 8016a16:	f7e9 fc4b 	bl	80002b0 <strlen>
 8016a1a:	46b2      	mov	sl, r6
 8016a1c:	4680      	mov	r8, r0
 8016a1e:	e473      	b.n	8016308 <_svfprintf_r+0x3c8>
 8016a20:	f045 0510 	orr.w	r5, r5, #16
 8016a24:	f015 0320 	ands.w	r3, r5, #32
 8016a28:	d009      	beq.n	8016a3e <_svfprintf_r+0xafe>
 8016a2a:	3607      	adds	r6, #7
 8016a2c:	f026 0307 	bic.w	r3, r6, #7
 8016a30:	461a      	mov	r2, r3
 8016a32:	685f      	ldr	r7, [r3, #4]
 8016a34:	f852 6b08 	ldr.w	r6, [r2], #8
 8016a38:	9207      	str	r2, [sp, #28]
 8016a3a:	2301      	movs	r3, #1
 8016a3c:	e795      	b.n	801696a <_svfprintf_r+0xa2a>
 8016a3e:	4632      	mov	r2, r6
 8016a40:	f015 0710 	ands.w	r7, r5, #16
 8016a44:	f852 6b04 	ldr.w	r6, [r2], #4
 8016a48:	9207      	str	r2, [sp, #28]
 8016a4a:	d001      	beq.n	8016a50 <_svfprintf_r+0xb10>
 8016a4c:	461f      	mov	r7, r3
 8016a4e:	e7f4      	b.n	8016a3a <_svfprintf_r+0xafa>
 8016a50:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8016a54:	d001      	beq.n	8016a5a <_svfprintf_r+0xb1a>
 8016a56:	b2b6      	uxth	r6, r6
 8016a58:	e7ef      	b.n	8016a3a <_svfprintf_r+0xafa>
 8016a5a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8016a5e:	d0ec      	beq.n	8016a3a <_svfprintf_r+0xafa>
 8016a60:	b2f6      	uxtb	r6, r6
 8016a62:	e7f3      	b.n	8016a4c <_svfprintf_r+0xb0c>
 8016a64:	4b6f      	ldr	r3, [pc, #444]	@ (8016c24 <_svfprintf_r+0xce4>)
 8016a66:	f7ff bb39 	b.w	80160dc <_svfprintf_r+0x19c>
 8016a6a:	4632      	mov	r2, r6
 8016a6c:	f015 0710 	ands.w	r7, r5, #16
 8016a70:	f852 6b04 	ldr.w	r6, [r2], #4
 8016a74:	9207      	str	r2, [sp, #28]
 8016a76:	d002      	beq.n	8016a7e <_svfprintf_r+0xb3e>
 8016a78:	461f      	mov	r7, r3
 8016a7a:	f7ff bb3c 	b.w	80160f6 <_svfprintf_r+0x1b6>
 8016a7e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8016a82:	d002      	beq.n	8016a8a <_svfprintf_r+0xb4a>
 8016a84:	b2b6      	uxth	r6, r6
 8016a86:	f7ff bb36 	b.w	80160f6 <_svfprintf_r+0x1b6>
 8016a8a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8016a8e:	f43f ab32 	beq.w	80160f6 <_svfprintf_r+0x1b6>
 8016a92:	b2f6      	uxtb	r6, r6
 8016a94:	e7f0      	b.n	8016a78 <_svfprintf_r+0xb38>
 8016a96:	2e0a      	cmp	r6, #10
 8016a98:	f177 0300 	sbcs.w	r3, r7, #0
 8016a9c:	d207      	bcs.n	8016aae <_svfprintf_r+0xb6e>
 8016a9e:	3630      	adds	r6, #48	@ 0x30
 8016aa0:	b2f6      	uxtb	r6, r6
 8016aa2:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 8016aa6:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 8016aaa:	f000 bc15 	b.w	80172d8 <_svfprintf_r+0x1398>
 8016aae:	2300      	movs	r3, #0
 8016ab0:	9304      	str	r3, [sp, #16]
 8016ab2:	9b08      	ldr	r3, [sp, #32]
 8016ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8016ab8:	ad52      	add	r5, sp, #328	@ 0x148
 8016aba:	9310      	str	r3, [sp, #64]	@ 0x40
 8016abc:	220a      	movs	r2, #10
 8016abe:	2300      	movs	r3, #0
 8016ac0:	4630      	mov	r0, r6
 8016ac2:	4639      	mov	r1, r7
 8016ac4:	f7ea f890 	bl	8000be8 <__aeabi_uldivmod>
 8016ac8:	9b04      	ldr	r3, [sp, #16]
 8016aca:	9011      	str	r0, [sp, #68]	@ 0x44
 8016acc:	3301      	adds	r3, #1
 8016ace:	9304      	str	r3, [sp, #16]
 8016ad0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016ad2:	3230      	adds	r2, #48	@ 0x30
 8016ad4:	468a      	mov	sl, r1
 8016ad6:	f105 39ff 	add.w	r9, r5, #4294967295
 8016ada:	f805 2c01 	strb.w	r2, [r5, #-1]
 8016ade:	b1d3      	cbz	r3, 8016b16 <_svfprintf_r+0xbd6>
 8016ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ae2:	9a04      	ldr	r2, [sp, #16]
 8016ae4:	781b      	ldrb	r3, [r3, #0]
 8016ae6:	429a      	cmp	r2, r3
 8016ae8:	d115      	bne.n	8016b16 <_svfprintf_r+0xbd6>
 8016aea:	2aff      	cmp	r2, #255	@ 0xff
 8016aec:	d013      	beq.n	8016b16 <_svfprintf_r+0xbd6>
 8016aee:	2e0a      	cmp	r6, #10
 8016af0:	f177 0300 	sbcs.w	r3, r7, #0
 8016af4:	d30f      	bcc.n	8016b16 <_svfprintf_r+0xbd6>
 8016af6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016af8:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8016afa:	eba9 0903 	sub.w	r9, r9, r3
 8016afe:	461a      	mov	r2, r3
 8016b00:	4648      	mov	r0, r9
 8016b02:	f7fd fa89 	bl	8014018 <strncpy>
 8016b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b08:	785b      	ldrb	r3, [r3, #1]
 8016b0a:	b11b      	cbz	r3, 8016b14 <_svfprintf_r+0xbd4>
 8016b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b0e:	3301      	adds	r3, #1
 8016b10:	9309      	str	r3, [sp, #36]	@ 0x24
 8016b12:	2300      	movs	r3, #0
 8016b14:	9304      	str	r3, [sp, #16]
 8016b16:	2e0a      	cmp	r6, #10
 8016b18:	f177 0700 	sbcs.w	r7, r7, #0
 8016b1c:	f0c0 83dc 	bcc.w	80172d8 <_svfprintf_r+0x1398>
 8016b20:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8016b22:	4657      	mov	r7, sl
 8016b24:	464d      	mov	r5, r9
 8016b26:	e7c9      	b.n	8016abc <_svfprintf_r+0xb7c>
 8016b28:	f006 030f 	and.w	r3, r6, #15
 8016b2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016b2e:	0936      	lsrs	r6, r6, #4
 8016b30:	5cd3      	ldrb	r3, [r2, r3]
 8016b32:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8016b36:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8016b3a:	093f      	lsrs	r7, r7, #4
 8016b3c:	ea56 0307 	orrs.w	r3, r6, r7
 8016b40:	d1f2      	bne.n	8016b28 <_svfprintf_r+0xbe8>
 8016b42:	e3c9      	b.n	80172d8 <_svfprintf_r+0x1398>
 8016b44:	b91b      	cbnz	r3, 8016b4e <_svfprintf_r+0xc0e>
 8016b46:	07e9      	lsls	r1, r5, #31
 8016b48:	d501      	bpl.n	8016b4e <_svfprintf_r+0xc0e>
 8016b4a:	2630      	movs	r6, #48	@ 0x30
 8016b4c:	e7a9      	b.n	8016aa2 <_svfprintf_r+0xb62>
 8016b4e:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8016b52:	e3c1      	b.n	80172d8 <_svfprintf_r+0x1398>
 8016b54:	9b06      	ldr	r3, [sp, #24]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	f000 838f 	beq.w	801727a <_svfprintf_r+0x133a>
 8016b5c:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8016b60:	2300      	movs	r3, #0
 8016b62:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8016b66:	9607      	str	r6, [sp, #28]
 8016b68:	f7ff bb63 	b.w	8016232 <_svfprintf_r+0x2f2>
 8016b6c:	2010      	movs	r0, #16
 8016b6e:	4403      	add	r3, r0
 8016b70:	2a07      	cmp	r2, #7
 8016b72:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016b76:	6060      	str	r0, [r4, #4]
 8016b78:	dd08      	ble.n	8016b8c <_svfprintf_r+0xc4c>
 8016b7a:	9803      	ldr	r0, [sp, #12]
 8016b7c:	aa26      	add	r2, sp, #152	@ 0x98
 8016b7e:	4659      	mov	r1, fp
 8016b80:	f000 fd81 	bl	8017686 <__ssprint_r>
 8016b84:	2800      	cmp	r0, #0
 8016b86:	f040 8356 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016b8a:	a929      	add	r1, sp, #164	@ 0xa4
 8016b8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016b8e:	3b10      	subs	r3, #16
 8016b90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016b92:	460c      	mov	r4, r1
 8016b94:	e546      	b.n	8016624 <_svfprintf_r+0x6e4>
 8016b96:	460c      	mov	r4, r1
 8016b98:	e561      	b.n	801665e <_svfprintf_r+0x71e>
 8016b9a:	9803      	ldr	r0, [sp, #12]
 8016b9c:	aa26      	add	r2, sp, #152	@ 0x98
 8016b9e:	4659      	mov	r1, fp
 8016ba0:	f000 fd71 	bl	8017686 <__ssprint_r>
 8016ba4:	2800      	cmp	r0, #0
 8016ba6:	f040 8346 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016baa:	ac29      	add	r4, sp, #164	@ 0xa4
 8016bac:	e569      	b.n	8016682 <_svfprintf_r+0x742>
 8016bae:	9803      	ldr	r0, [sp, #12]
 8016bb0:	aa26      	add	r2, sp, #152	@ 0x98
 8016bb2:	4659      	mov	r1, fp
 8016bb4:	f000 fd67 	bl	8017686 <__ssprint_r>
 8016bb8:	2800      	cmp	r0, #0
 8016bba:	f040 833c 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016bbe:	ac29      	add	r4, sp, #164	@ 0xa4
 8016bc0:	e56f      	b.n	80166a2 <_svfprintf_r+0x762>
 8016bc2:	2010      	movs	r0, #16
 8016bc4:	4403      	add	r3, r0
 8016bc6:	2a07      	cmp	r2, #7
 8016bc8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016bcc:	6060      	str	r0, [r4, #4]
 8016bce:	dd08      	ble.n	8016be2 <_svfprintf_r+0xca2>
 8016bd0:	9803      	ldr	r0, [sp, #12]
 8016bd2:	aa26      	add	r2, sp, #152	@ 0x98
 8016bd4:	4659      	mov	r1, fp
 8016bd6:	f000 fd56 	bl	8017686 <__ssprint_r>
 8016bda:	2800      	cmp	r0, #0
 8016bdc:	f040 832b 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016be0:	a929      	add	r1, sp, #164	@ 0xa4
 8016be2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016be4:	3b10      	subs	r3, #16
 8016be6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016be8:	460c      	mov	r4, r1
 8016bea:	e563      	b.n	80166b4 <_svfprintf_r+0x774>
 8016bec:	460c      	mov	r4, r1
 8016bee:	e57e      	b.n	80166ee <_svfprintf_r+0x7ae>
 8016bf0:	2010      	movs	r0, #16
 8016bf2:	4403      	add	r3, r0
 8016bf4:	2a07      	cmp	r2, #7
 8016bf6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016bfa:	6060      	str	r0, [r4, #4]
 8016bfc:	dd08      	ble.n	8016c10 <_svfprintf_r+0xcd0>
 8016bfe:	9803      	ldr	r0, [sp, #12]
 8016c00:	aa26      	add	r2, sp, #152	@ 0x98
 8016c02:	4659      	mov	r1, fp
 8016c04:	f000 fd3f 	bl	8017686 <__ssprint_r>
 8016c08:	2800      	cmp	r0, #0
 8016c0a:	f040 8314 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016c0e:	a929      	add	r1, sp, #164	@ 0xa4
 8016c10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016c12:	3b10      	subs	r3, #16
 8016c14:	9310      	str	r3, [sp, #64]	@ 0x40
 8016c16:	460c      	mov	r4, r1
 8016c18:	e56f      	b.n	80166fa <_svfprintf_r+0x7ba>
 8016c1a:	460c      	mov	r4, r1
 8016c1c:	e58a      	b.n	8016734 <_svfprintf_r+0x7f4>
 8016c1e:	bf00      	nop
 8016c20:	0801d22d 	.word	0x0801d22d
 8016c24:	0801d23e 	.word	0x0801d23e
 8016c28:	9b06      	ldr	r3, [sp, #24]
 8016c2a:	2b65      	cmp	r3, #101	@ 0x65
 8016c2c:	f340 8246 	ble.w	80170bc <_svfprintf_r+0x117c>
 8016c30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016c34:	2200      	movs	r2, #0
 8016c36:	2300      	movs	r3, #0
 8016c38:	f7e9 ff66 	bl	8000b08 <__aeabi_dcmpeq>
 8016c3c:	2800      	cmp	r0, #0
 8016c3e:	d06a      	beq.n	8016d16 <_svfprintf_r+0xdd6>
 8016c40:	4b73      	ldr	r3, [pc, #460]	@ (8016e10 <_svfprintf_r+0xed0>)
 8016c42:	6023      	str	r3, [r4, #0]
 8016c44:	2301      	movs	r3, #1
 8016c46:	6063      	str	r3, [r4, #4]
 8016c48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016c4a:	3301      	adds	r3, #1
 8016c4c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016c4e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016c50:	3301      	adds	r3, #1
 8016c52:	2b07      	cmp	r3, #7
 8016c54:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016c56:	dc37      	bgt.n	8016cc8 <_svfprintf_r+0xd88>
 8016c58:	3408      	adds	r4, #8
 8016c5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8016c5c:	9a04      	ldr	r2, [sp, #16]
 8016c5e:	4293      	cmp	r3, r2
 8016c60:	db02      	blt.n	8016c68 <_svfprintf_r+0xd28>
 8016c62:	07ef      	lsls	r7, r5, #31
 8016c64:	f57f ad76 	bpl.w	8016754 <_svfprintf_r+0x814>
 8016c68:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8016c6a:	6023      	str	r3, [r4, #0]
 8016c6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016c6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016c70:	6063      	str	r3, [r4, #4]
 8016c72:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016c74:	4413      	add	r3, r2
 8016c76:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016c78:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016c7a:	3301      	adds	r3, #1
 8016c7c:	2b07      	cmp	r3, #7
 8016c7e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016c80:	dc2c      	bgt.n	8016cdc <_svfprintf_r+0xd9c>
 8016c82:	3408      	adds	r4, #8
 8016c84:	9b04      	ldr	r3, [sp, #16]
 8016c86:	1e5e      	subs	r6, r3, #1
 8016c88:	2e00      	cmp	r6, #0
 8016c8a:	f77f ad63 	ble.w	8016754 <_svfprintf_r+0x814>
 8016c8e:	4f61      	ldr	r7, [pc, #388]	@ (8016e14 <_svfprintf_r+0xed4>)
 8016c90:	f04f 0810 	mov.w	r8, #16
 8016c94:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8016c98:	2e10      	cmp	r6, #16
 8016c9a:	f103 0301 	add.w	r3, r3, #1
 8016c9e:	f104 0108 	add.w	r1, r4, #8
 8016ca2:	6027      	str	r7, [r4, #0]
 8016ca4:	dc24      	bgt.n	8016cf0 <_svfprintf_r+0xdb0>
 8016ca6:	6066      	str	r6, [r4, #4]
 8016ca8:	2b07      	cmp	r3, #7
 8016caa:	4416      	add	r6, r2
 8016cac:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8016cb0:	f340 82a0 	ble.w	80171f4 <_svfprintf_r+0x12b4>
 8016cb4:	9803      	ldr	r0, [sp, #12]
 8016cb6:	aa26      	add	r2, sp, #152	@ 0x98
 8016cb8:	4659      	mov	r1, fp
 8016cba:	f000 fce4 	bl	8017686 <__ssprint_r>
 8016cbe:	2800      	cmp	r0, #0
 8016cc0:	f040 82b9 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016cc4:	ac29      	add	r4, sp, #164	@ 0xa4
 8016cc6:	e545      	b.n	8016754 <_svfprintf_r+0x814>
 8016cc8:	9803      	ldr	r0, [sp, #12]
 8016cca:	aa26      	add	r2, sp, #152	@ 0x98
 8016ccc:	4659      	mov	r1, fp
 8016cce:	f000 fcda 	bl	8017686 <__ssprint_r>
 8016cd2:	2800      	cmp	r0, #0
 8016cd4:	f040 82af 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016cd8:	ac29      	add	r4, sp, #164	@ 0xa4
 8016cda:	e7be      	b.n	8016c5a <_svfprintf_r+0xd1a>
 8016cdc:	9803      	ldr	r0, [sp, #12]
 8016cde:	aa26      	add	r2, sp, #152	@ 0x98
 8016ce0:	4659      	mov	r1, fp
 8016ce2:	f000 fcd0 	bl	8017686 <__ssprint_r>
 8016ce6:	2800      	cmp	r0, #0
 8016ce8:	f040 82a5 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016cec:	ac29      	add	r4, sp, #164	@ 0xa4
 8016cee:	e7c9      	b.n	8016c84 <_svfprintf_r+0xd44>
 8016cf0:	3210      	adds	r2, #16
 8016cf2:	2b07      	cmp	r3, #7
 8016cf4:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8016cf8:	f8c4 8004 	str.w	r8, [r4, #4]
 8016cfc:	dd08      	ble.n	8016d10 <_svfprintf_r+0xdd0>
 8016cfe:	9803      	ldr	r0, [sp, #12]
 8016d00:	aa26      	add	r2, sp, #152	@ 0x98
 8016d02:	4659      	mov	r1, fp
 8016d04:	f000 fcbf 	bl	8017686 <__ssprint_r>
 8016d08:	2800      	cmp	r0, #0
 8016d0a:	f040 8294 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016d0e:	a929      	add	r1, sp, #164	@ 0xa4
 8016d10:	3e10      	subs	r6, #16
 8016d12:	460c      	mov	r4, r1
 8016d14:	e7be      	b.n	8016c94 <_svfprintf_r+0xd54>
 8016d16:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	dc7d      	bgt.n	8016e18 <_svfprintf_r+0xed8>
 8016d1c:	4b3c      	ldr	r3, [pc, #240]	@ (8016e10 <_svfprintf_r+0xed0>)
 8016d1e:	6023      	str	r3, [r4, #0]
 8016d20:	2301      	movs	r3, #1
 8016d22:	6063      	str	r3, [r4, #4]
 8016d24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016d26:	3301      	adds	r3, #1
 8016d28:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016d2a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016d2c:	3301      	adds	r3, #1
 8016d2e:	2b07      	cmp	r3, #7
 8016d30:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016d32:	dc46      	bgt.n	8016dc2 <_svfprintf_r+0xe82>
 8016d34:	3408      	adds	r4, #8
 8016d36:	9904      	ldr	r1, [sp, #16]
 8016d38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8016d3a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8016d3c:	430b      	orrs	r3, r1
 8016d3e:	f005 0101 	and.w	r1, r5, #1
 8016d42:	430b      	orrs	r3, r1
 8016d44:	f43f ad06 	beq.w	8016754 <_svfprintf_r+0x814>
 8016d48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8016d4a:	6023      	str	r3, [r4, #0]
 8016d4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016d4e:	6063      	str	r3, [r4, #4]
 8016d50:	441a      	add	r2, r3
 8016d52:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016d54:	9228      	str	r2, [sp, #160]	@ 0xa0
 8016d56:	3301      	adds	r3, #1
 8016d58:	2b07      	cmp	r3, #7
 8016d5a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016d5c:	dc3b      	bgt.n	8016dd6 <_svfprintf_r+0xe96>
 8016d5e:	f104 0308 	add.w	r3, r4, #8
 8016d62:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8016d64:	2e00      	cmp	r6, #0
 8016d66:	da1b      	bge.n	8016da0 <_svfprintf_r+0xe60>
 8016d68:	4f2a      	ldr	r7, [pc, #168]	@ (8016e14 <_svfprintf_r+0xed4>)
 8016d6a:	4276      	negs	r6, r6
 8016d6c:	461a      	mov	r2, r3
 8016d6e:	2410      	movs	r4, #16
 8016d70:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8016d74:	2e10      	cmp	r6, #16
 8016d76:	f101 0101 	add.w	r1, r1, #1
 8016d7a:	f103 0308 	add.w	r3, r3, #8
 8016d7e:	6017      	str	r7, [r2, #0]
 8016d80:	dc33      	bgt.n	8016dea <_svfprintf_r+0xeaa>
 8016d82:	6056      	str	r6, [r2, #4]
 8016d84:	2907      	cmp	r1, #7
 8016d86:	4406      	add	r6, r0
 8016d88:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8016d8c:	dd08      	ble.n	8016da0 <_svfprintf_r+0xe60>
 8016d8e:	9803      	ldr	r0, [sp, #12]
 8016d90:	aa26      	add	r2, sp, #152	@ 0x98
 8016d92:	4659      	mov	r1, fp
 8016d94:	f000 fc77 	bl	8017686 <__ssprint_r>
 8016d98:	2800      	cmp	r0, #0
 8016d9a:	f040 824c 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016d9e:	ab29      	add	r3, sp, #164	@ 0xa4
 8016da0:	9a04      	ldr	r2, [sp, #16]
 8016da2:	9904      	ldr	r1, [sp, #16]
 8016da4:	605a      	str	r2, [r3, #4]
 8016da6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8016da8:	f8c3 9000 	str.w	r9, [r3]
 8016dac:	440a      	add	r2, r1
 8016dae:	9228      	str	r2, [sp, #160]	@ 0xa0
 8016db0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8016db2:	3201      	adds	r2, #1
 8016db4:	2a07      	cmp	r2, #7
 8016db6:	9227      	str	r2, [sp, #156]	@ 0x9c
 8016db8:	f73f af7c 	bgt.w	8016cb4 <_svfprintf_r+0xd74>
 8016dbc:	f103 0408 	add.w	r4, r3, #8
 8016dc0:	e4c8      	b.n	8016754 <_svfprintf_r+0x814>
 8016dc2:	9803      	ldr	r0, [sp, #12]
 8016dc4:	aa26      	add	r2, sp, #152	@ 0x98
 8016dc6:	4659      	mov	r1, fp
 8016dc8:	f000 fc5d 	bl	8017686 <__ssprint_r>
 8016dcc:	2800      	cmp	r0, #0
 8016dce:	f040 8232 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016dd2:	ac29      	add	r4, sp, #164	@ 0xa4
 8016dd4:	e7af      	b.n	8016d36 <_svfprintf_r+0xdf6>
 8016dd6:	9803      	ldr	r0, [sp, #12]
 8016dd8:	aa26      	add	r2, sp, #152	@ 0x98
 8016dda:	4659      	mov	r1, fp
 8016ddc:	f000 fc53 	bl	8017686 <__ssprint_r>
 8016de0:	2800      	cmp	r0, #0
 8016de2:	f040 8228 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016de6:	ab29      	add	r3, sp, #164	@ 0xa4
 8016de8:	e7bb      	b.n	8016d62 <_svfprintf_r+0xe22>
 8016dea:	3010      	adds	r0, #16
 8016dec:	2907      	cmp	r1, #7
 8016dee:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8016df2:	6054      	str	r4, [r2, #4]
 8016df4:	dd08      	ble.n	8016e08 <_svfprintf_r+0xec8>
 8016df6:	9803      	ldr	r0, [sp, #12]
 8016df8:	aa26      	add	r2, sp, #152	@ 0x98
 8016dfa:	4659      	mov	r1, fp
 8016dfc:	f000 fc43 	bl	8017686 <__ssprint_r>
 8016e00:	2800      	cmp	r0, #0
 8016e02:	f040 8218 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016e06:	ab29      	add	r3, sp, #164	@ 0xa4
 8016e08:	3e10      	subs	r6, #16
 8016e0a:	461a      	mov	r2, r3
 8016e0c:	e7b0      	b.n	8016d70 <_svfprintf_r+0xe30>
 8016e0e:	bf00      	nop
 8016e10:	0801d24f 	.word	0x0801d24f
 8016e14:	0801d569 	.word	0x0801d569
 8016e18:	9b04      	ldr	r3, [sp, #16]
 8016e1a:	444b      	add	r3, r9
 8016e1c:	9306      	str	r3, [sp, #24]
 8016e1e:	9b04      	ldr	r3, [sp, #16]
 8016e20:	42b3      	cmp	r3, r6
 8016e22:	bfa8      	it	ge
 8016e24:	4633      	movge	r3, r6
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	4698      	mov	r8, r3
 8016e2a:	dd0b      	ble.n	8016e44 <_svfprintf_r+0xf04>
 8016e2c:	e9c4 9300 	strd	r9, r3, [r4]
 8016e30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016e32:	4443      	add	r3, r8
 8016e34:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016e36:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016e38:	3301      	adds	r3, #1
 8016e3a:	2b07      	cmp	r3, #7
 8016e3c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016e3e:	f300 8089 	bgt.w	8016f54 <_svfprintf_r+0x1014>
 8016e42:	3408      	adds	r4, #8
 8016e44:	4643      	mov	r3, r8
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	bfac      	ite	ge
 8016e4a:	eba6 0808 	subge.w	r8, r6, r8
 8016e4e:	46b0      	movlt	r8, r6
 8016e50:	f1b8 0f00 	cmp.w	r8, #0
 8016e54:	dd1b      	ble.n	8016e8e <_svfprintf_r+0xf4e>
 8016e56:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8016e5a:	4897      	ldr	r0, [pc, #604]	@ (80170b8 <_svfprintf_r+0x1178>)
 8016e5c:	6020      	str	r0, [r4, #0]
 8016e5e:	f1b8 0f10 	cmp.w	r8, #16
 8016e62:	f102 0201 	add.w	r2, r2, #1
 8016e66:	f104 0108 	add.w	r1, r4, #8
 8016e6a:	dc7d      	bgt.n	8016f68 <_svfprintf_r+0x1028>
 8016e6c:	4443      	add	r3, r8
 8016e6e:	2a07      	cmp	r2, #7
 8016e70:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016e74:	f8c4 8004 	str.w	r8, [r4, #4]
 8016e78:	f340 808a 	ble.w	8016f90 <_svfprintf_r+0x1050>
 8016e7c:	9803      	ldr	r0, [sp, #12]
 8016e7e:	aa26      	add	r2, sp, #152	@ 0x98
 8016e80:	4659      	mov	r1, fp
 8016e82:	f000 fc00 	bl	8017686 <__ssprint_r>
 8016e86:	2800      	cmp	r0, #0
 8016e88:	f040 81d5 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016e8c:	ac29      	add	r4, sp, #164	@ 0xa4
 8016e8e:	eb09 0806 	add.w	r8, r9, r6
 8016e92:	056e      	lsls	r6, r5, #21
 8016e94:	d508      	bpl.n	8016ea8 <_svfprintf_r+0xf68>
 8016e96:	9b08      	ldr	r3, [sp, #32]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d17b      	bne.n	8016f94 <_svfprintf_r+0x1054>
 8016e9c:	2f00      	cmp	r7, #0
 8016e9e:	d17b      	bne.n	8016f98 <_svfprintf_r+0x1058>
 8016ea0:	9b06      	ldr	r3, [sp, #24]
 8016ea2:	4598      	cmp	r8, r3
 8016ea4:	bf28      	it	cs
 8016ea6:	4698      	movcs	r8, r3
 8016ea8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8016eaa:	9a04      	ldr	r2, [sp, #16]
 8016eac:	4293      	cmp	r3, r2
 8016eae:	db01      	blt.n	8016eb4 <_svfprintf_r+0xf74>
 8016eb0:	07e8      	lsls	r0, r5, #31
 8016eb2:	d50e      	bpl.n	8016ed2 <_svfprintf_r+0xf92>
 8016eb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8016eb6:	6023      	str	r3, [r4, #0]
 8016eb8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016eba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016ebc:	6063      	str	r3, [r4, #4]
 8016ebe:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016ec0:	4413      	add	r3, r2
 8016ec2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016ec4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016ec6:	3301      	adds	r3, #1
 8016ec8:	2b07      	cmp	r3, #7
 8016eca:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016ecc:	f300 80df 	bgt.w	801708e <_svfprintf_r+0x114e>
 8016ed0:	3408      	adds	r4, #8
 8016ed2:	9b04      	ldr	r3, [sp, #16]
 8016ed4:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8016ed6:	1bdf      	subs	r7, r3, r7
 8016ed8:	9b06      	ldr	r3, [sp, #24]
 8016eda:	eba3 0308 	sub.w	r3, r3, r8
 8016ede:	429f      	cmp	r7, r3
 8016ee0:	bfa8      	it	ge
 8016ee2:	461f      	movge	r7, r3
 8016ee4:	2f00      	cmp	r7, #0
 8016ee6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016ee8:	dd0a      	ble.n	8016f00 <_svfprintf_r+0xfc0>
 8016eea:	443b      	add	r3, r7
 8016eec:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016eee:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016ef0:	3301      	adds	r3, #1
 8016ef2:	2b07      	cmp	r3, #7
 8016ef4:	e9c4 8700 	strd	r8, r7, [r4]
 8016ef8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016efa:	f300 80d2 	bgt.w	80170a2 <_svfprintf_r+0x1162>
 8016efe:	3408      	adds	r4, #8
 8016f00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8016f02:	9b04      	ldr	r3, [sp, #16]
 8016f04:	2f00      	cmp	r7, #0
 8016f06:	eba3 0606 	sub.w	r6, r3, r6
 8016f0a:	bfa8      	it	ge
 8016f0c:	1bf6      	subge	r6, r6, r7
 8016f0e:	2e00      	cmp	r6, #0
 8016f10:	f77f ac20 	ble.w	8016754 <_svfprintf_r+0x814>
 8016f14:	4f68      	ldr	r7, [pc, #416]	@ (80170b8 <_svfprintf_r+0x1178>)
 8016f16:	f04f 0810 	mov.w	r8, #16
 8016f1a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8016f1e:	2e10      	cmp	r6, #16
 8016f20:	f103 0301 	add.w	r3, r3, #1
 8016f24:	f104 0108 	add.w	r1, r4, #8
 8016f28:	6027      	str	r7, [r4, #0]
 8016f2a:	f77f aebc 	ble.w	8016ca6 <_svfprintf_r+0xd66>
 8016f2e:	3210      	adds	r2, #16
 8016f30:	2b07      	cmp	r3, #7
 8016f32:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8016f36:	f8c4 8004 	str.w	r8, [r4, #4]
 8016f3a:	dd08      	ble.n	8016f4e <_svfprintf_r+0x100e>
 8016f3c:	9803      	ldr	r0, [sp, #12]
 8016f3e:	aa26      	add	r2, sp, #152	@ 0x98
 8016f40:	4659      	mov	r1, fp
 8016f42:	f000 fba0 	bl	8017686 <__ssprint_r>
 8016f46:	2800      	cmp	r0, #0
 8016f48:	f040 8175 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016f4c:	a929      	add	r1, sp, #164	@ 0xa4
 8016f4e:	3e10      	subs	r6, #16
 8016f50:	460c      	mov	r4, r1
 8016f52:	e7e2      	b.n	8016f1a <_svfprintf_r+0xfda>
 8016f54:	9803      	ldr	r0, [sp, #12]
 8016f56:	aa26      	add	r2, sp, #152	@ 0x98
 8016f58:	4659      	mov	r1, fp
 8016f5a:	f000 fb94 	bl	8017686 <__ssprint_r>
 8016f5e:	2800      	cmp	r0, #0
 8016f60:	f040 8169 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016f64:	ac29      	add	r4, sp, #164	@ 0xa4
 8016f66:	e76d      	b.n	8016e44 <_svfprintf_r+0xf04>
 8016f68:	2010      	movs	r0, #16
 8016f6a:	4403      	add	r3, r0
 8016f6c:	2a07      	cmp	r2, #7
 8016f6e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8016f72:	6060      	str	r0, [r4, #4]
 8016f74:	dd08      	ble.n	8016f88 <_svfprintf_r+0x1048>
 8016f76:	9803      	ldr	r0, [sp, #12]
 8016f78:	aa26      	add	r2, sp, #152	@ 0x98
 8016f7a:	4659      	mov	r1, fp
 8016f7c:	f000 fb83 	bl	8017686 <__ssprint_r>
 8016f80:	2800      	cmp	r0, #0
 8016f82:	f040 8158 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8016f86:	a929      	add	r1, sp, #164	@ 0xa4
 8016f88:	f1a8 0810 	sub.w	r8, r8, #16
 8016f8c:	460c      	mov	r4, r1
 8016f8e:	e762      	b.n	8016e56 <_svfprintf_r+0xf16>
 8016f90:	460c      	mov	r4, r1
 8016f92:	e77c      	b.n	8016e8e <_svfprintf_r+0xf4e>
 8016f94:	2f00      	cmp	r7, #0
 8016f96:	d04a      	beq.n	801702e <_svfprintf_r+0x10ee>
 8016f98:	3f01      	subs	r7, #1
 8016f9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016f9c:	6023      	str	r3, [r4, #0]
 8016f9e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016fa0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016fa2:	6063      	str	r3, [r4, #4]
 8016fa4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016fa6:	4413      	add	r3, r2
 8016fa8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016faa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016fac:	3301      	adds	r3, #1
 8016fae:	2b07      	cmp	r3, #7
 8016fb0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016fb2:	dc43      	bgt.n	801703c <_svfprintf_r+0x10fc>
 8016fb4:	3408      	adds	r4, #8
 8016fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016fb8:	781a      	ldrb	r2, [r3, #0]
 8016fba:	9b06      	ldr	r3, [sp, #24]
 8016fbc:	eba3 0308 	sub.w	r3, r3, r8
 8016fc0:	429a      	cmp	r2, r3
 8016fc2:	bfa8      	it	ge
 8016fc4:	461a      	movge	r2, r3
 8016fc6:	2a00      	cmp	r2, #0
 8016fc8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016fca:	4691      	mov	r9, r2
 8016fcc:	dd09      	ble.n	8016fe2 <_svfprintf_r+0x10a2>
 8016fce:	4413      	add	r3, r2
 8016fd0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8016fd2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8016fd4:	3301      	adds	r3, #1
 8016fd6:	2b07      	cmp	r3, #7
 8016fd8:	e9c4 8200 	strd	r8, r2, [r4]
 8016fdc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8016fde:	dc37      	bgt.n	8017050 <_svfprintf_r+0x1110>
 8016fe0:	3408      	adds	r4, #8
 8016fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016fe4:	781e      	ldrb	r6, [r3, #0]
 8016fe6:	f1b9 0f00 	cmp.w	r9, #0
 8016fea:	bfa8      	it	ge
 8016fec:	eba6 0609 	subge.w	r6, r6, r9
 8016ff0:	2e00      	cmp	r6, #0
 8016ff2:	dd18      	ble.n	8017026 <_svfprintf_r+0x10e6>
 8016ff4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8016ff8:	482f      	ldr	r0, [pc, #188]	@ (80170b8 <_svfprintf_r+0x1178>)
 8016ffa:	6020      	str	r0, [r4, #0]
 8016ffc:	2e10      	cmp	r6, #16
 8016ffe:	f103 0301 	add.w	r3, r3, #1
 8017002:	f104 0108 	add.w	r1, r4, #8
 8017006:	dc2d      	bgt.n	8017064 <_svfprintf_r+0x1124>
 8017008:	6066      	str	r6, [r4, #4]
 801700a:	2b07      	cmp	r3, #7
 801700c:	4416      	add	r6, r2
 801700e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8017012:	dd3a      	ble.n	801708a <_svfprintf_r+0x114a>
 8017014:	9803      	ldr	r0, [sp, #12]
 8017016:	aa26      	add	r2, sp, #152	@ 0x98
 8017018:	4659      	mov	r1, fp
 801701a:	f000 fb34 	bl	8017686 <__ssprint_r>
 801701e:	2800      	cmp	r0, #0
 8017020:	f040 8109 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8017024:	ac29      	add	r4, sp, #164	@ 0xa4
 8017026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017028:	781b      	ldrb	r3, [r3, #0]
 801702a:	4498      	add	r8, r3
 801702c:	e733      	b.n	8016e96 <_svfprintf_r+0xf56>
 801702e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017030:	3b01      	subs	r3, #1
 8017032:	9309      	str	r3, [sp, #36]	@ 0x24
 8017034:	9b08      	ldr	r3, [sp, #32]
 8017036:	3b01      	subs	r3, #1
 8017038:	9308      	str	r3, [sp, #32]
 801703a:	e7ae      	b.n	8016f9a <_svfprintf_r+0x105a>
 801703c:	9803      	ldr	r0, [sp, #12]
 801703e:	aa26      	add	r2, sp, #152	@ 0x98
 8017040:	4659      	mov	r1, fp
 8017042:	f000 fb20 	bl	8017686 <__ssprint_r>
 8017046:	2800      	cmp	r0, #0
 8017048:	f040 80f5 	bne.w	8017236 <_svfprintf_r+0x12f6>
 801704c:	ac29      	add	r4, sp, #164	@ 0xa4
 801704e:	e7b2      	b.n	8016fb6 <_svfprintf_r+0x1076>
 8017050:	9803      	ldr	r0, [sp, #12]
 8017052:	aa26      	add	r2, sp, #152	@ 0x98
 8017054:	4659      	mov	r1, fp
 8017056:	f000 fb16 	bl	8017686 <__ssprint_r>
 801705a:	2800      	cmp	r0, #0
 801705c:	f040 80eb 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8017060:	ac29      	add	r4, sp, #164	@ 0xa4
 8017062:	e7be      	b.n	8016fe2 <_svfprintf_r+0x10a2>
 8017064:	2010      	movs	r0, #16
 8017066:	4402      	add	r2, r0
 8017068:	2b07      	cmp	r3, #7
 801706a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801706e:	6060      	str	r0, [r4, #4]
 8017070:	dd08      	ble.n	8017084 <_svfprintf_r+0x1144>
 8017072:	9803      	ldr	r0, [sp, #12]
 8017074:	aa26      	add	r2, sp, #152	@ 0x98
 8017076:	4659      	mov	r1, fp
 8017078:	f000 fb05 	bl	8017686 <__ssprint_r>
 801707c:	2800      	cmp	r0, #0
 801707e:	f040 80da 	bne.w	8017236 <_svfprintf_r+0x12f6>
 8017082:	a929      	add	r1, sp, #164	@ 0xa4
 8017084:	3e10      	subs	r6, #16
 8017086:	460c      	mov	r4, r1
 8017088:	e7b4      	b.n	8016ff4 <_svfprintf_r+0x10b4>
 801708a:	460c      	mov	r4, r1
 801708c:	e7cb      	b.n	8017026 <_svfprintf_r+0x10e6>
 801708e:	9803      	ldr	r0, [sp, #12]
 8017090:	aa26      	add	r2, sp, #152	@ 0x98
 8017092:	4659      	mov	r1, fp
 8017094:	f000 faf7 	bl	8017686 <__ssprint_r>
 8017098:	2800      	cmp	r0, #0
 801709a:	f040 80cc 	bne.w	8017236 <_svfprintf_r+0x12f6>
 801709e:	ac29      	add	r4, sp, #164	@ 0xa4
 80170a0:	e717      	b.n	8016ed2 <_svfprintf_r+0xf92>
 80170a2:	9803      	ldr	r0, [sp, #12]
 80170a4:	aa26      	add	r2, sp, #152	@ 0x98
 80170a6:	4659      	mov	r1, fp
 80170a8:	f000 faed 	bl	8017686 <__ssprint_r>
 80170ac:	2800      	cmp	r0, #0
 80170ae:	f040 80c2 	bne.w	8017236 <_svfprintf_r+0x12f6>
 80170b2:	ac29      	add	r4, sp, #164	@ 0xa4
 80170b4:	e724      	b.n	8016f00 <_svfprintf_r+0xfc0>
 80170b6:	bf00      	nop
 80170b8:	0801d569 	.word	0x0801d569
 80170bc:	9904      	ldr	r1, [sp, #16]
 80170be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80170c0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80170c2:	2901      	cmp	r1, #1
 80170c4:	f103 0301 	add.w	r3, r3, #1
 80170c8:	f102 0201 	add.w	r2, r2, #1
 80170cc:	f104 0608 	add.w	r6, r4, #8
 80170d0:	dc02      	bgt.n	80170d8 <_svfprintf_r+0x1198>
 80170d2:	07e9      	lsls	r1, r5, #31
 80170d4:	f140 8083 	bpl.w	80171de <_svfprintf_r+0x129e>
 80170d8:	2101      	movs	r1, #1
 80170da:	2a07      	cmp	r2, #7
 80170dc:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80170e0:	f8c4 9000 	str.w	r9, [r4]
 80170e4:	6061      	str	r1, [r4, #4]
 80170e6:	dd08      	ble.n	80170fa <_svfprintf_r+0x11ba>
 80170e8:	9803      	ldr	r0, [sp, #12]
 80170ea:	aa26      	add	r2, sp, #152	@ 0x98
 80170ec:	4659      	mov	r1, fp
 80170ee:	f000 faca 	bl	8017686 <__ssprint_r>
 80170f2:	2800      	cmp	r0, #0
 80170f4:	f040 809f 	bne.w	8017236 <_svfprintf_r+0x12f6>
 80170f8:	ae29      	add	r6, sp, #164	@ 0xa4
 80170fa:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80170fc:	6033      	str	r3, [r6, #0]
 80170fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017100:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017102:	6073      	str	r3, [r6, #4]
 8017104:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017106:	4413      	add	r3, r2
 8017108:	9328      	str	r3, [sp, #160]	@ 0xa0
 801710a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801710c:	3301      	adds	r3, #1
 801710e:	2b07      	cmp	r3, #7
 8017110:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017112:	dc33      	bgt.n	801717c <_svfprintf_r+0x123c>
 8017114:	3608      	adds	r6, #8
 8017116:	9b04      	ldr	r3, [sp, #16]
 8017118:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801711c:	1e5c      	subs	r4, r3, #1
 801711e:	2200      	movs	r2, #0
 8017120:	2300      	movs	r3, #0
 8017122:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8017126:	f7e9 fcef 	bl	8000b08 <__aeabi_dcmpeq>
 801712a:	2800      	cmp	r0, #0
 801712c:	d12f      	bne.n	801718e <_svfprintf_r+0x124e>
 801712e:	f109 0201 	add.w	r2, r9, #1
 8017132:	e9c6 2400 	strd	r2, r4, [r6]
 8017136:	9a04      	ldr	r2, [sp, #16]
 8017138:	f108 0301 	add.w	r3, r8, #1
 801713c:	3f01      	subs	r7, #1
 801713e:	4417      	add	r7, r2
 8017140:	2b07      	cmp	r3, #7
 8017142:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8017146:	dd53      	ble.n	80171f0 <_svfprintf_r+0x12b0>
 8017148:	9803      	ldr	r0, [sp, #12]
 801714a:	aa26      	add	r2, sp, #152	@ 0x98
 801714c:	4659      	mov	r1, fp
 801714e:	f000 fa9a 	bl	8017686 <__ssprint_r>
 8017152:	2800      	cmp	r0, #0
 8017154:	d16f      	bne.n	8017236 <_svfprintf_r+0x12f6>
 8017156:	ae29      	add	r6, sp, #164	@ 0xa4
 8017158:	ab22      	add	r3, sp, #136	@ 0x88
 801715a:	6033      	str	r3, [r6, #0]
 801715c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801715e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017160:	6073      	str	r3, [r6, #4]
 8017162:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017164:	4413      	add	r3, r2
 8017166:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017168:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801716a:	3301      	adds	r3, #1
 801716c:	2b07      	cmp	r3, #7
 801716e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017170:	f73f ada0 	bgt.w	8016cb4 <_svfprintf_r+0xd74>
 8017174:	f106 0408 	add.w	r4, r6, #8
 8017178:	f7ff baec 	b.w	8016754 <_svfprintf_r+0x814>
 801717c:	9803      	ldr	r0, [sp, #12]
 801717e:	aa26      	add	r2, sp, #152	@ 0x98
 8017180:	4659      	mov	r1, fp
 8017182:	f000 fa80 	bl	8017686 <__ssprint_r>
 8017186:	2800      	cmp	r0, #0
 8017188:	d155      	bne.n	8017236 <_svfprintf_r+0x12f6>
 801718a:	ae29      	add	r6, sp, #164	@ 0xa4
 801718c:	e7c3      	b.n	8017116 <_svfprintf_r+0x11d6>
 801718e:	9b04      	ldr	r3, [sp, #16]
 8017190:	2b01      	cmp	r3, #1
 8017192:	dde1      	ble.n	8017158 <_svfprintf_r+0x1218>
 8017194:	4f57      	ldr	r7, [pc, #348]	@ (80172f4 <_svfprintf_r+0x13b4>)
 8017196:	f04f 0810 	mov.w	r8, #16
 801719a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801719e:	2c10      	cmp	r4, #16
 80171a0:	f103 0301 	add.w	r3, r3, #1
 80171a4:	f106 0108 	add.w	r1, r6, #8
 80171a8:	6037      	str	r7, [r6, #0]
 80171aa:	dc07      	bgt.n	80171bc <_svfprintf_r+0x127c>
 80171ac:	6074      	str	r4, [r6, #4]
 80171ae:	2b07      	cmp	r3, #7
 80171b0:	4414      	add	r4, r2
 80171b2:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 80171b6:	dcc7      	bgt.n	8017148 <_svfprintf_r+0x1208>
 80171b8:	460e      	mov	r6, r1
 80171ba:	e7cd      	b.n	8017158 <_svfprintf_r+0x1218>
 80171bc:	3210      	adds	r2, #16
 80171be:	2b07      	cmp	r3, #7
 80171c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80171c4:	f8c6 8004 	str.w	r8, [r6, #4]
 80171c8:	dd06      	ble.n	80171d8 <_svfprintf_r+0x1298>
 80171ca:	9803      	ldr	r0, [sp, #12]
 80171cc:	aa26      	add	r2, sp, #152	@ 0x98
 80171ce:	4659      	mov	r1, fp
 80171d0:	f000 fa59 	bl	8017686 <__ssprint_r>
 80171d4:	bb78      	cbnz	r0, 8017236 <_svfprintf_r+0x12f6>
 80171d6:	a929      	add	r1, sp, #164	@ 0xa4
 80171d8:	3c10      	subs	r4, #16
 80171da:	460e      	mov	r6, r1
 80171dc:	e7dd      	b.n	801719a <_svfprintf_r+0x125a>
 80171de:	2101      	movs	r1, #1
 80171e0:	2a07      	cmp	r2, #7
 80171e2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80171e6:	f8c4 9000 	str.w	r9, [r4]
 80171ea:	6061      	str	r1, [r4, #4]
 80171ec:	ddb4      	ble.n	8017158 <_svfprintf_r+0x1218>
 80171ee:	e7ab      	b.n	8017148 <_svfprintf_r+0x1208>
 80171f0:	3608      	adds	r6, #8
 80171f2:	e7b1      	b.n	8017158 <_svfprintf_r+0x1218>
 80171f4:	460c      	mov	r4, r1
 80171f6:	f7ff baad 	b.w	8016754 <_svfprintf_r+0x814>
 80171fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80171fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80171fe:	1a9d      	subs	r5, r3, r2
 8017200:	2d00      	cmp	r5, #0
 8017202:	f77f aaaa 	ble.w	801675a <_svfprintf_r+0x81a>
 8017206:	4e3c      	ldr	r6, [pc, #240]	@ (80172f8 <_svfprintf_r+0x13b8>)
 8017208:	2710      	movs	r7, #16
 801720a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801720e:	2d10      	cmp	r5, #16
 8017210:	f103 0301 	add.w	r3, r3, #1
 8017214:	6026      	str	r6, [r4, #0]
 8017216:	dc18      	bgt.n	801724a <_svfprintf_r+0x130a>
 8017218:	442a      	add	r2, r5
 801721a:	2b07      	cmp	r3, #7
 801721c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8017220:	6065      	str	r5, [r4, #4]
 8017222:	f77f aa9a 	ble.w	801675a <_svfprintf_r+0x81a>
 8017226:	9803      	ldr	r0, [sp, #12]
 8017228:	aa26      	add	r2, sp, #152	@ 0x98
 801722a:	4659      	mov	r1, fp
 801722c:	f000 fa2b 	bl	8017686 <__ssprint_r>
 8017230:	2800      	cmp	r0, #0
 8017232:	f43f aa92 	beq.w	801675a <_svfprintf_r+0x81a>
 8017236:	f1ba 0f00 	cmp.w	sl, #0
 801723a:	f43f a89a 	beq.w	8016372 <_svfprintf_r+0x432>
 801723e:	9803      	ldr	r0, [sp, #12]
 8017240:	4651      	mov	r1, sl
 8017242:	f7fd fe63 	bl	8014f0c <_free_r>
 8017246:	f7ff b894 	b.w	8016372 <_svfprintf_r+0x432>
 801724a:	3210      	adds	r2, #16
 801724c:	2b07      	cmp	r3, #7
 801724e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8017252:	6067      	str	r7, [r4, #4]
 8017254:	dc02      	bgt.n	801725c <_svfprintf_r+0x131c>
 8017256:	3408      	adds	r4, #8
 8017258:	3d10      	subs	r5, #16
 801725a:	e7d6      	b.n	801720a <_svfprintf_r+0x12ca>
 801725c:	9803      	ldr	r0, [sp, #12]
 801725e:	aa26      	add	r2, sp, #152	@ 0x98
 8017260:	4659      	mov	r1, fp
 8017262:	f000 fa10 	bl	8017686 <__ssprint_r>
 8017266:	2800      	cmp	r0, #0
 8017268:	d1e5      	bne.n	8017236 <_svfprintf_r+0x12f6>
 801726a:	ac29      	add	r4, sp, #164	@ 0xa4
 801726c:	e7f4      	b.n	8017258 <_svfprintf_r+0x1318>
 801726e:	9803      	ldr	r0, [sp, #12]
 8017270:	4651      	mov	r1, sl
 8017272:	f7fd fe4b 	bl	8014f0c <_free_r>
 8017276:	f7ff ba88 	b.w	801678a <_svfprintf_r+0x84a>
 801727a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801727c:	2b00      	cmp	r3, #0
 801727e:	f43f a878 	beq.w	8016372 <_svfprintf_r+0x432>
 8017282:	9803      	ldr	r0, [sp, #12]
 8017284:	aa26      	add	r2, sp, #152	@ 0x98
 8017286:	4659      	mov	r1, fp
 8017288:	f000 f9fd 	bl	8017686 <__ssprint_r>
 801728c:	f7ff b871 	b.w	8016372 <_svfprintf_r+0x432>
 8017290:	ea56 0207 	orrs.w	r2, r6, r7
 8017294:	9508      	str	r5, [sp, #32]
 8017296:	f43f ab7a 	beq.w	801698e <_svfprintf_r+0xa4e>
 801729a:	2b01      	cmp	r3, #1
 801729c:	f43f abfb 	beq.w	8016a96 <_svfprintf_r+0xb56>
 80172a0:	2b02      	cmp	r3, #2
 80172a2:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 80172a6:	f43f ac3f 	beq.w	8016b28 <_svfprintf_r+0xbe8>
 80172aa:	f006 0307 	and.w	r3, r6, #7
 80172ae:	08f6      	lsrs	r6, r6, #3
 80172b0:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80172b4:	08ff      	lsrs	r7, r7, #3
 80172b6:	3330      	adds	r3, #48	@ 0x30
 80172b8:	ea56 0107 	orrs.w	r1, r6, r7
 80172bc:	464a      	mov	r2, r9
 80172be:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80172c2:	d1f2      	bne.n	80172aa <_svfprintf_r+0x136a>
 80172c4:	9908      	ldr	r1, [sp, #32]
 80172c6:	07c8      	lsls	r0, r1, #31
 80172c8:	d506      	bpl.n	80172d8 <_svfprintf_r+0x1398>
 80172ca:	2b30      	cmp	r3, #48	@ 0x30
 80172cc:	d004      	beq.n	80172d8 <_svfprintf_r+0x1398>
 80172ce:	2330      	movs	r3, #48	@ 0x30
 80172d0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80172d4:	f1a2 0902 	sub.w	r9, r2, #2
 80172d8:	ab52      	add	r3, sp, #328	@ 0x148
 80172da:	9d08      	ldr	r5, [sp, #32]
 80172dc:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 80172e0:	f04f 0a00 	mov.w	sl, #0
 80172e4:	eba3 0809 	sub.w	r8, r3, r9
 80172e8:	4657      	mov	r7, sl
 80172ea:	f8cd a020 	str.w	sl, [sp, #32]
 80172ee:	4656      	mov	r6, sl
 80172f0:	f7ff b97c 	b.w	80165ec <_svfprintf_r+0x6ac>
 80172f4:	0801d569 	.word	0x0801d569
 80172f8:	0801d579 	.word	0x0801d579

080172fc <_fclose_r>:
 80172fc:	b570      	push	{r4, r5, r6, lr}
 80172fe:	4605      	mov	r5, r0
 8017300:	460c      	mov	r4, r1
 8017302:	b1b1      	cbz	r1, 8017332 <_fclose_r+0x36>
 8017304:	b118      	cbz	r0, 801730e <_fclose_r+0x12>
 8017306:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8017308:	b90b      	cbnz	r3, 801730e <_fclose_r+0x12>
 801730a:	f7fc fb05 	bl	8013918 <__sinit>
 801730e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017310:	07de      	lsls	r6, r3, #31
 8017312:	d405      	bmi.n	8017320 <_fclose_r+0x24>
 8017314:	89a3      	ldrh	r3, [r4, #12]
 8017316:	0598      	lsls	r0, r3, #22
 8017318:	d402      	bmi.n	8017320 <_fclose_r+0x24>
 801731a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801731c:	f7fc ff0c 	bl	8014138 <__retarget_lock_acquire_recursive>
 8017320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017324:	b943      	cbnz	r3, 8017338 <_fclose_r+0x3c>
 8017326:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017328:	07d9      	lsls	r1, r3, #31
 801732a:	d402      	bmi.n	8017332 <_fclose_r+0x36>
 801732c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801732e:	f7fc ff04 	bl	801413a <__retarget_lock_release_recursive>
 8017332:	2600      	movs	r6, #0
 8017334:	4630      	mov	r0, r6
 8017336:	bd70      	pop	{r4, r5, r6, pc}
 8017338:	4621      	mov	r1, r4
 801733a:	4628      	mov	r0, r5
 801733c:	f7fc f9b2 	bl	80136a4 <__sflush_r>
 8017340:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8017342:	4606      	mov	r6, r0
 8017344:	b133      	cbz	r3, 8017354 <_fclose_r+0x58>
 8017346:	69e1      	ldr	r1, [r4, #28]
 8017348:	4628      	mov	r0, r5
 801734a:	4798      	blx	r3
 801734c:	2800      	cmp	r0, #0
 801734e:	bfb8      	it	lt
 8017350:	f04f 36ff 	movlt.w	r6, #4294967295
 8017354:	89a3      	ldrh	r3, [r4, #12]
 8017356:	061a      	lsls	r2, r3, #24
 8017358:	d503      	bpl.n	8017362 <_fclose_r+0x66>
 801735a:	6921      	ldr	r1, [r4, #16]
 801735c:	4628      	mov	r0, r5
 801735e:	f7fd fdd5 	bl	8014f0c <_free_r>
 8017362:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8017364:	b141      	cbz	r1, 8017378 <_fclose_r+0x7c>
 8017366:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 801736a:	4299      	cmp	r1, r3
 801736c:	d002      	beq.n	8017374 <_fclose_r+0x78>
 801736e:	4628      	mov	r0, r5
 8017370:	f7fd fdcc 	bl	8014f0c <_free_r>
 8017374:	2300      	movs	r3, #0
 8017376:	6323      	str	r3, [r4, #48]	@ 0x30
 8017378:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801737a:	b121      	cbz	r1, 8017386 <_fclose_r+0x8a>
 801737c:	4628      	mov	r0, r5
 801737e:	f7fd fdc5 	bl	8014f0c <_free_r>
 8017382:	2300      	movs	r3, #0
 8017384:	6463      	str	r3, [r4, #68]	@ 0x44
 8017386:	f7fc fabb 	bl	8013900 <__sfp_lock_acquire>
 801738a:	2300      	movs	r3, #0
 801738c:	81a3      	strh	r3, [r4, #12]
 801738e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017390:	07db      	lsls	r3, r3, #31
 8017392:	d402      	bmi.n	801739a <_fclose_r+0x9e>
 8017394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017396:	f7fc fed0 	bl	801413a <__retarget_lock_release_recursive>
 801739a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801739c:	f7fc fecb 	bl	8014136 <__retarget_lock_close_recursive>
 80173a0:	f7fc fab4 	bl	801390c <__sfp_lock_release>
 80173a4:	e7c6      	b.n	8017334 <_fclose_r+0x38>

080173a6 <__swhatbuf_r>:
 80173a6:	b570      	push	{r4, r5, r6, lr}
 80173a8:	460c      	mov	r4, r1
 80173aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80173ae:	2900      	cmp	r1, #0
 80173b0:	b096      	sub	sp, #88	@ 0x58
 80173b2:	4615      	mov	r5, r2
 80173b4:	461e      	mov	r6, r3
 80173b6:	da07      	bge.n	80173c8 <__swhatbuf_r+0x22>
 80173b8:	89a1      	ldrh	r1, [r4, #12]
 80173ba:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 80173be:	d117      	bne.n	80173f0 <__swhatbuf_r+0x4a>
 80173c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80173c4:	4608      	mov	r0, r1
 80173c6:	e00f      	b.n	80173e8 <__swhatbuf_r+0x42>
 80173c8:	466a      	mov	r2, sp
 80173ca:	f000 f881 	bl	80174d0 <_fstat_r>
 80173ce:	2800      	cmp	r0, #0
 80173d0:	dbf2      	blt.n	80173b8 <__swhatbuf_r+0x12>
 80173d2:	9901      	ldr	r1, [sp, #4]
 80173d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80173d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80173dc:	4259      	negs	r1, r3
 80173de:	4159      	adcs	r1, r3
 80173e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80173e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80173e8:	6031      	str	r1, [r6, #0]
 80173ea:	602b      	str	r3, [r5, #0]
 80173ec:	b016      	add	sp, #88	@ 0x58
 80173ee:	bd70      	pop	{r4, r5, r6, pc}
 80173f0:	2100      	movs	r1, #0
 80173f2:	2340      	movs	r3, #64	@ 0x40
 80173f4:	e7e6      	b.n	80173c4 <__swhatbuf_r+0x1e>

080173f6 <__smakebuf_r>:
 80173f6:	898b      	ldrh	r3, [r1, #12]
 80173f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80173fa:	079d      	lsls	r5, r3, #30
 80173fc:	4606      	mov	r6, r0
 80173fe:	460c      	mov	r4, r1
 8017400:	d507      	bpl.n	8017412 <__smakebuf_r+0x1c>
 8017402:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8017406:	6023      	str	r3, [r4, #0]
 8017408:	6123      	str	r3, [r4, #16]
 801740a:	2301      	movs	r3, #1
 801740c:	6163      	str	r3, [r4, #20]
 801740e:	b003      	add	sp, #12
 8017410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017412:	ab01      	add	r3, sp, #4
 8017414:	466a      	mov	r2, sp
 8017416:	f7ff ffc6 	bl	80173a6 <__swhatbuf_r>
 801741a:	9f00      	ldr	r7, [sp, #0]
 801741c:	4605      	mov	r5, r0
 801741e:	4639      	mov	r1, r7
 8017420:	4630      	mov	r0, r6
 8017422:	f7fd fe33 	bl	801508c <_malloc_r>
 8017426:	b948      	cbnz	r0, 801743c <__smakebuf_r+0x46>
 8017428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801742c:	059a      	lsls	r2, r3, #22
 801742e:	d4ee      	bmi.n	801740e <__smakebuf_r+0x18>
 8017430:	f023 0303 	bic.w	r3, r3, #3
 8017434:	f043 0302 	orr.w	r3, r3, #2
 8017438:	81a3      	strh	r3, [r4, #12]
 801743a:	e7e2      	b.n	8017402 <__smakebuf_r+0xc>
 801743c:	89a3      	ldrh	r3, [r4, #12]
 801743e:	6020      	str	r0, [r4, #0]
 8017440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017444:	81a3      	strh	r3, [r4, #12]
 8017446:	9b01      	ldr	r3, [sp, #4]
 8017448:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801744c:	b15b      	cbz	r3, 8017466 <__smakebuf_r+0x70>
 801744e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017452:	4630      	mov	r0, r6
 8017454:	f000 f84e 	bl	80174f4 <_isatty_r>
 8017458:	b128      	cbz	r0, 8017466 <__smakebuf_r+0x70>
 801745a:	89a3      	ldrh	r3, [r4, #12]
 801745c:	f023 0303 	bic.w	r3, r3, #3
 8017460:	f043 0301 	orr.w	r3, r3, #1
 8017464:	81a3      	strh	r3, [r4, #12]
 8017466:	89a3      	ldrh	r3, [r4, #12]
 8017468:	431d      	orrs	r5, r3
 801746a:	81a5      	strh	r5, [r4, #12]
 801746c:	e7cf      	b.n	801740e <__smakebuf_r+0x18>

0801746e <_raise_r>:
 801746e:	291f      	cmp	r1, #31
 8017470:	b538      	push	{r3, r4, r5, lr}
 8017472:	4605      	mov	r5, r0
 8017474:	460c      	mov	r4, r1
 8017476:	d904      	bls.n	8017482 <_raise_r+0x14>
 8017478:	2316      	movs	r3, #22
 801747a:	6003      	str	r3, [r0, #0]
 801747c:	f04f 30ff 	mov.w	r0, #4294967295
 8017480:	bd38      	pop	{r3, r4, r5, pc}
 8017482:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8017486:	b112      	cbz	r2, 801748e <_raise_r+0x20>
 8017488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801748c:	b94b      	cbnz	r3, 80174a2 <_raise_r+0x34>
 801748e:	4628      	mov	r0, r5
 8017490:	f000 f852 	bl	8017538 <_getpid_r>
 8017494:	4622      	mov	r2, r4
 8017496:	4601      	mov	r1, r0
 8017498:	4628      	mov	r0, r5
 801749a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801749e:	f000 b839 	b.w	8017514 <_kill_r>
 80174a2:	2b01      	cmp	r3, #1
 80174a4:	d00a      	beq.n	80174bc <_raise_r+0x4e>
 80174a6:	1c59      	adds	r1, r3, #1
 80174a8:	d103      	bne.n	80174b2 <_raise_r+0x44>
 80174aa:	2316      	movs	r3, #22
 80174ac:	6003      	str	r3, [r0, #0]
 80174ae:	2001      	movs	r0, #1
 80174b0:	e7e6      	b.n	8017480 <_raise_r+0x12>
 80174b2:	2100      	movs	r1, #0
 80174b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80174b8:	4620      	mov	r0, r4
 80174ba:	4798      	blx	r3
 80174bc:	2000      	movs	r0, #0
 80174be:	e7df      	b.n	8017480 <_raise_r+0x12>

080174c0 <raise>:
 80174c0:	4b02      	ldr	r3, [pc, #8]	@ (80174cc <raise+0xc>)
 80174c2:	4601      	mov	r1, r0
 80174c4:	6818      	ldr	r0, [r3, #0]
 80174c6:	f7ff bfd2 	b.w	801746e <_raise_r>
 80174ca:	bf00      	nop
 80174cc:	200003a0 	.word	0x200003a0

080174d0 <_fstat_r>:
 80174d0:	b538      	push	{r3, r4, r5, lr}
 80174d2:	4d07      	ldr	r5, [pc, #28]	@ (80174f0 <_fstat_r+0x20>)
 80174d4:	2300      	movs	r3, #0
 80174d6:	4604      	mov	r4, r0
 80174d8:	4608      	mov	r0, r1
 80174da:	4611      	mov	r1, r2
 80174dc:	602b      	str	r3, [r5, #0]
 80174de:	f7eb f825 	bl	800252c <_fstat>
 80174e2:	1c43      	adds	r3, r0, #1
 80174e4:	d102      	bne.n	80174ec <_fstat_r+0x1c>
 80174e6:	682b      	ldr	r3, [r5, #0]
 80174e8:	b103      	cbz	r3, 80174ec <_fstat_r+0x1c>
 80174ea:	6023      	str	r3, [r4, #0]
 80174ec:	bd38      	pop	{r3, r4, r5, pc}
 80174ee:	bf00      	nop
 80174f0:	200016b8 	.word	0x200016b8

080174f4 <_isatty_r>:
 80174f4:	b538      	push	{r3, r4, r5, lr}
 80174f6:	4d06      	ldr	r5, [pc, #24]	@ (8017510 <_isatty_r+0x1c>)
 80174f8:	2300      	movs	r3, #0
 80174fa:	4604      	mov	r4, r0
 80174fc:	4608      	mov	r0, r1
 80174fe:	602b      	str	r3, [r5, #0]
 8017500:	f7eb f824 	bl	800254c <_isatty>
 8017504:	1c43      	adds	r3, r0, #1
 8017506:	d102      	bne.n	801750e <_isatty_r+0x1a>
 8017508:	682b      	ldr	r3, [r5, #0]
 801750a:	b103      	cbz	r3, 801750e <_isatty_r+0x1a>
 801750c:	6023      	str	r3, [r4, #0]
 801750e:	bd38      	pop	{r3, r4, r5, pc}
 8017510:	200016b8 	.word	0x200016b8

08017514 <_kill_r>:
 8017514:	b538      	push	{r3, r4, r5, lr}
 8017516:	4d07      	ldr	r5, [pc, #28]	@ (8017534 <_kill_r+0x20>)
 8017518:	2300      	movs	r3, #0
 801751a:	4604      	mov	r4, r0
 801751c:	4608      	mov	r0, r1
 801751e:	4611      	mov	r1, r2
 8017520:	602b      	str	r3, [r5, #0]
 8017522:	f7ea ffbf 	bl	80024a4 <_kill>
 8017526:	1c43      	adds	r3, r0, #1
 8017528:	d102      	bne.n	8017530 <_kill_r+0x1c>
 801752a:	682b      	ldr	r3, [r5, #0]
 801752c:	b103      	cbz	r3, 8017530 <_kill_r+0x1c>
 801752e:	6023      	str	r3, [r4, #0]
 8017530:	bd38      	pop	{r3, r4, r5, pc}
 8017532:	bf00      	nop
 8017534:	200016b8 	.word	0x200016b8

08017538 <_getpid_r>:
 8017538:	f7ea bfac 	b.w	8002494 <_getpid>

0801753c <_sbrk_r>:
 801753c:	b538      	push	{r3, r4, r5, lr}
 801753e:	4d06      	ldr	r5, [pc, #24]	@ (8017558 <_sbrk_r+0x1c>)
 8017540:	2300      	movs	r3, #0
 8017542:	4604      	mov	r4, r0
 8017544:	4608      	mov	r0, r1
 8017546:	602b      	str	r3, [r5, #0]
 8017548:	f7eb f818 	bl	800257c <_sbrk>
 801754c:	1c43      	adds	r3, r0, #1
 801754e:	d102      	bne.n	8017556 <_sbrk_r+0x1a>
 8017550:	682b      	ldr	r3, [r5, #0]
 8017552:	b103      	cbz	r3, 8017556 <_sbrk_r+0x1a>
 8017554:	6023      	str	r3, [r4, #0]
 8017556:	bd38      	pop	{r3, r4, r5, pc}
 8017558:	200016b8 	.word	0x200016b8

0801755c <__libc_fini_array>:
 801755c:	b538      	push	{r3, r4, r5, lr}
 801755e:	4d07      	ldr	r5, [pc, #28]	@ (801757c <__libc_fini_array+0x20>)
 8017560:	4c07      	ldr	r4, [pc, #28]	@ (8017580 <__libc_fini_array+0x24>)
 8017562:	1b64      	subs	r4, r4, r5
 8017564:	10a4      	asrs	r4, r4, #2
 8017566:	b91c      	cbnz	r4, 8017570 <__libc_fini_array+0x14>
 8017568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801756c:	f000 beae 	b.w	80182cc <_fini>
 8017570:	3c01      	subs	r4, #1
 8017572:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8017576:	4798      	blx	r3
 8017578:	e7f5      	b.n	8017566 <__libc_fini_array+0xa>
 801757a:	bf00      	nop
 801757c:	0801d96c 	.word	0x0801d96c
 8017580:	0801d970 	.word	0x0801d970

08017584 <sysconf>:
 8017584:	2808      	cmp	r0, #8
 8017586:	b508      	push	{r3, lr}
 8017588:	d006      	beq.n	8017598 <sysconf+0x14>
 801758a:	f7fc fda9 	bl	80140e0 <__errno>
 801758e:	2316      	movs	r3, #22
 8017590:	6003      	str	r3, [r0, #0]
 8017592:	f04f 30ff 	mov.w	r0, #4294967295
 8017596:	bd08      	pop	{r3, pc}
 8017598:	2080      	movs	r0, #128	@ 0x80
 801759a:	e7fc      	b.n	8017596 <sysconf+0x12>

0801759c <__register_exitproc>:
 801759c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80175a0:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8017618 <__register_exitproc+0x7c>
 80175a4:	4606      	mov	r6, r0
 80175a6:	f8da 0000 	ldr.w	r0, [sl]
 80175aa:	4698      	mov	r8, r3
 80175ac:	460f      	mov	r7, r1
 80175ae:	4691      	mov	r9, r2
 80175b0:	f7fc fdc2 	bl	8014138 <__retarget_lock_acquire_recursive>
 80175b4:	4b16      	ldr	r3, [pc, #88]	@ (8017610 <__register_exitproc+0x74>)
 80175b6:	681c      	ldr	r4, [r3, #0]
 80175b8:	b90c      	cbnz	r4, 80175be <__register_exitproc+0x22>
 80175ba:	4c16      	ldr	r4, [pc, #88]	@ (8017614 <__register_exitproc+0x78>)
 80175bc:	601c      	str	r4, [r3, #0]
 80175be:	6865      	ldr	r5, [r4, #4]
 80175c0:	f8da 0000 	ldr.w	r0, [sl]
 80175c4:	2d1f      	cmp	r5, #31
 80175c6:	dd05      	ble.n	80175d4 <__register_exitproc+0x38>
 80175c8:	f7fc fdb7 	bl	801413a <__retarget_lock_release_recursive>
 80175cc:	f04f 30ff 	mov.w	r0, #4294967295
 80175d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175d4:	b19e      	cbz	r6, 80175fe <__register_exitproc+0x62>
 80175d6:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 80175da:	2201      	movs	r2, #1
 80175dc:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 80175e0:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 80175e4:	40aa      	lsls	r2, r5
 80175e6:	4313      	orrs	r3, r2
 80175e8:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 80175ec:	2e02      	cmp	r6, #2
 80175ee:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 80175f2:	bf02      	ittt	eq
 80175f4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 80175f8:	4313      	orreq	r3, r2
 80175fa:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 80175fe:	1c6b      	adds	r3, r5, #1
 8017600:	3502      	adds	r5, #2
 8017602:	6063      	str	r3, [r4, #4]
 8017604:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8017608:	f7fc fd97 	bl	801413a <__retarget_lock_release_recursive>
 801760c:	2000      	movs	r0, #0
 801760e:	e7df      	b.n	80175d0 <__register_exitproc+0x34>
 8017610:	200016c0 	.word	0x200016c0
 8017614:	200016f8 	.word	0x200016f8
 8017618:	200004c8 	.word	0x200004c8

0801761c <_calloc_r>:
 801761c:	b538      	push	{r3, r4, r5, lr}
 801761e:	fba1 1502 	umull	r1, r5, r1, r2
 8017622:	b935      	cbnz	r5, 8017632 <_calloc_r+0x16>
 8017624:	f7fd fd32 	bl	801508c <_malloc_r>
 8017628:	4604      	mov	r4, r0
 801762a:	b938      	cbnz	r0, 801763c <_calloc_r+0x20>
 801762c:	2400      	movs	r4, #0
 801762e:	4620      	mov	r0, r4
 8017630:	bd38      	pop	{r3, r4, r5, pc}
 8017632:	f7fc fd55 	bl	80140e0 <__errno>
 8017636:	230c      	movs	r3, #12
 8017638:	6003      	str	r3, [r0, #0]
 801763a:	e7f7      	b.n	801762c <_calloc_r+0x10>
 801763c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017640:	f022 0203 	bic.w	r2, r2, #3
 8017644:	3a04      	subs	r2, #4
 8017646:	2a24      	cmp	r2, #36	@ 0x24
 8017648:	d819      	bhi.n	801767e <_calloc_r+0x62>
 801764a:	2a13      	cmp	r2, #19
 801764c:	d915      	bls.n	801767a <_calloc_r+0x5e>
 801764e:	2a1b      	cmp	r2, #27
 8017650:	e9c0 5500 	strd	r5, r5, [r0]
 8017654:	d806      	bhi.n	8017664 <_calloc_r+0x48>
 8017656:	f100 0308 	add.w	r3, r0, #8
 801765a:	2200      	movs	r2, #0
 801765c:	e9c3 2200 	strd	r2, r2, [r3]
 8017660:	609a      	str	r2, [r3, #8]
 8017662:	e7e4      	b.n	801762e <_calloc_r+0x12>
 8017664:	2a24      	cmp	r2, #36	@ 0x24
 8017666:	e9c0 5502 	strd	r5, r5, [r0, #8]
 801766a:	bf11      	iteee	ne
 801766c:	f100 0310 	addne.w	r3, r0, #16
 8017670:	6105      	streq	r5, [r0, #16]
 8017672:	f100 0318 	addeq.w	r3, r0, #24
 8017676:	6145      	streq	r5, [r0, #20]
 8017678:	e7ef      	b.n	801765a <_calloc_r+0x3e>
 801767a:	4603      	mov	r3, r0
 801767c:	e7ed      	b.n	801765a <_calloc_r+0x3e>
 801767e:	4629      	mov	r1, r5
 8017680:	f7fc fcc2 	bl	8014008 <memset>
 8017684:	e7d3      	b.n	801762e <_calloc_r+0x12>

08017686 <__ssprint_r>:
 8017686:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801768a:	6893      	ldr	r3, [r2, #8]
 801768c:	f8d2 b000 	ldr.w	fp, [r2]
 8017690:	9001      	str	r0, [sp, #4]
 8017692:	460c      	mov	r4, r1
 8017694:	4617      	mov	r7, r2
 8017696:	2b00      	cmp	r3, #0
 8017698:	d157      	bne.n	801774a <__ssprint_r+0xc4>
 801769a:	2000      	movs	r0, #0
 801769c:	2300      	movs	r3, #0
 801769e:	607b      	str	r3, [r7, #4]
 80176a0:	b003      	add	sp, #12
 80176a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176a6:	e9db a800 	ldrd	sl, r8, [fp]
 80176aa:	f10b 0b08 	add.w	fp, fp, #8
 80176ae:	68a6      	ldr	r6, [r4, #8]
 80176b0:	6820      	ldr	r0, [r4, #0]
 80176b2:	f1b8 0f00 	cmp.w	r8, #0
 80176b6:	d0f6      	beq.n	80176a6 <__ssprint_r+0x20>
 80176b8:	45b0      	cmp	r8, r6
 80176ba:	d32e      	bcc.n	801771a <__ssprint_r+0x94>
 80176bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80176c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80176c4:	d029      	beq.n	801771a <__ssprint_r+0x94>
 80176c6:	6921      	ldr	r1, [r4, #16]
 80176c8:	6965      	ldr	r5, [r4, #20]
 80176ca:	eba0 0901 	sub.w	r9, r0, r1
 80176ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80176d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80176d6:	f109 0001 	add.w	r0, r9, #1
 80176da:	106d      	asrs	r5, r5, #1
 80176dc:	4440      	add	r0, r8
 80176de:	4285      	cmp	r5, r0
 80176e0:	bf38      	it	cc
 80176e2:	4605      	movcc	r5, r0
 80176e4:	0553      	lsls	r3, r2, #21
 80176e6:	d534      	bpl.n	8017752 <__ssprint_r+0xcc>
 80176e8:	9801      	ldr	r0, [sp, #4]
 80176ea:	4629      	mov	r1, r5
 80176ec:	f7fd fcce 	bl	801508c <_malloc_r>
 80176f0:	4606      	mov	r6, r0
 80176f2:	2800      	cmp	r0, #0
 80176f4:	d038      	beq.n	8017768 <__ssprint_r+0xe2>
 80176f6:	464a      	mov	r2, r9
 80176f8:	6921      	ldr	r1, [r4, #16]
 80176fa:	f7fc fd1f 	bl	801413c <memcpy>
 80176fe:	89a2      	ldrh	r2, [r4, #12]
 8017700:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8017704:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8017708:	81a2      	strh	r2, [r4, #12]
 801770a:	6126      	str	r6, [r4, #16]
 801770c:	6165      	str	r5, [r4, #20]
 801770e:	444e      	add	r6, r9
 8017710:	eba5 0509 	sub.w	r5, r5, r9
 8017714:	6026      	str	r6, [r4, #0]
 8017716:	60a5      	str	r5, [r4, #8]
 8017718:	4646      	mov	r6, r8
 801771a:	4546      	cmp	r6, r8
 801771c:	bf28      	it	cs
 801771e:	4646      	movcs	r6, r8
 8017720:	4632      	mov	r2, r6
 8017722:	4651      	mov	r1, sl
 8017724:	6820      	ldr	r0, [r4, #0]
 8017726:	f7fc fc55 	bl	8013fd4 <memmove>
 801772a:	68a2      	ldr	r2, [r4, #8]
 801772c:	1b92      	subs	r2, r2, r6
 801772e:	60a2      	str	r2, [r4, #8]
 8017730:	6822      	ldr	r2, [r4, #0]
 8017732:	4432      	add	r2, r6
 8017734:	6022      	str	r2, [r4, #0]
 8017736:	68ba      	ldr	r2, [r7, #8]
 8017738:	eba2 0308 	sub.w	r3, r2, r8
 801773c:	44c2      	add	sl, r8
 801773e:	60bb      	str	r3, [r7, #8]
 8017740:	2b00      	cmp	r3, #0
 8017742:	d0aa      	beq.n	801769a <__ssprint_r+0x14>
 8017744:	f04f 0800 	mov.w	r8, #0
 8017748:	e7b1      	b.n	80176ae <__ssprint_r+0x28>
 801774a:	f04f 0a00 	mov.w	sl, #0
 801774e:	46d0      	mov	r8, sl
 8017750:	e7ad      	b.n	80176ae <__ssprint_r+0x28>
 8017752:	9801      	ldr	r0, [sp, #4]
 8017754:	462a      	mov	r2, r5
 8017756:	f7fe fa25 	bl	8015ba4 <_realloc_r>
 801775a:	4606      	mov	r6, r0
 801775c:	2800      	cmp	r0, #0
 801775e:	d1d4      	bne.n	801770a <__ssprint_r+0x84>
 8017760:	6921      	ldr	r1, [r4, #16]
 8017762:	9801      	ldr	r0, [sp, #4]
 8017764:	f7fd fbd2 	bl	8014f0c <_free_r>
 8017768:	9a01      	ldr	r2, [sp, #4]
 801776a:	230c      	movs	r3, #12
 801776c:	6013      	str	r3, [r2, #0]
 801776e:	89a3      	ldrh	r3, [r4, #12]
 8017770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017774:	81a3      	strh	r3, [r4, #12]
 8017776:	2300      	movs	r3, #0
 8017778:	60bb      	str	r3, [r7, #8]
 801777a:	f04f 30ff 	mov.w	r0, #4294967295
 801777e:	e78d      	b.n	801769c <__ssprint_r+0x16>

08017780 <sqrtf>:
 8017780:	b508      	push	{r3, lr}
 8017782:	ed2d 8b02 	vpush	{d8}
 8017786:	eeb0 8a40 	vmov.f32	s16, s0
 801778a:	f000 f8a1 	bl	80178d0 <__ieee754_sqrtf>
 801778e:	eeb4 8a48 	vcmp.f32	s16, s16
 8017792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017796:	d60c      	bvs.n	80177b2 <sqrtf+0x32>
 8017798:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80177b8 <sqrtf+0x38>
 801779c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80177a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177a4:	d505      	bpl.n	80177b2 <sqrtf+0x32>
 80177a6:	f7fc fc9b 	bl	80140e0 <__errno>
 80177aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80177ae:	2321      	movs	r3, #33	@ 0x21
 80177b0:	6003      	str	r3, [r0, #0]
 80177b2:	ecbd 8b02 	vpop	{d8}
 80177b6:	bd08      	pop	{r3, pc}
 80177b8:	00000000 	.word	0x00000000

080177bc <cosf>:
 80177bc:	ee10 3a10 	vmov	r3, s0
 80177c0:	b507      	push	{r0, r1, r2, lr}
 80177c2:	4a1e      	ldr	r2, [pc, #120]	@ (801783c <cosf+0x80>)
 80177c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80177c8:	4293      	cmp	r3, r2
 80177ca:	d806      	bhi.n	80177da <cosf+0x1e>
 80177cc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8017840 <cosf+0x84>
 80177d0:	b003      	add	sp, #12
 80177d2:	f85d eb04 	ldr.w	lr, [sp], #4
 80177d6:	f000 b87f 	b.w	80178d8 <__kernel_cosf>
 80177da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80177de:	d304      	bcc.n	80177ea <cosf+0x2e>
 80177e0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80177e4:	b003      	add	sp, #12
 80177e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80177ea:	4668      	mov	r0, sp
 80177ec:	f000 f914 	bl	8017a18 <__ieee754_rem_pio2f>
 80177f0:	f000 0003 	and.w	r0, r0, #3
 80177f4:	2801      	cmp	r0, #1
 80177f6:	d009      	beq.n	801780c <cosf+0x50>
 80177f8:	2802      	cmp	r0, #2
 80177fa:	d010      	beq.n	801781e <cosf+0x62>
 80177fc:	b9b0      	cbnz	r0, 801782c <cosf+0x70>
 80177fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8017802:	ed9d 0a00 	vldr	s0, [sp]
 8017806:	f000 f867 	bl	80178d8 <__kernel_cosf>
 801780a:	e7eb      	b.n	80177e4 <cosf+0x28>
 801780c:	eddd 0a01 	vldr	s1, [sp, #4]
 8017810:	ed9d 0a00 	vldr	s0, [sp]
 8017814:	f000 f8b8 	bl	8017988 <__kernel_sinf>
 8017818:	eeb1 0a40 	vneg.f32	s0, s0
 801781c:	e7e2      	b.n	80177e4 <cosf+0x28>
 801781e:	eddd 0a01 	vldr	s1, [sp, #4]
 8017822:	ed9d 0a00 	vldr	s0, [sp]
 8017826:	f000 f857 	bl	80178d8 <__kernel_cosf>
 801782a:	e7f5      	b.n	8017818 <cosf+0x5c>
 801782c:	eddd 0a01 	vldr	s1, [sp, #4]
 8017830:	ed9d 0a00 	vldr	s0, [sp]
 8017834:	2001      	movs	r0, #1
 8017836:	f000 f8a7 	bl	8017988 <__kernel_sinf>
 801783a:	e7d3      	b.n	80177e4 <cosf+0x28>
 801783c:	3f490fd8 	.word	0x3f490fd8
 8017840:	00000000 	.word	0x00000000

08017844 <sinf>:
 8017844:	ee10 3a10 	vmov	r3, s0
 8017848:	b507      	push	{r0, r1, r2, lr}
 801784a:	4a1f      	ldr	r2, [pc, #124]	@ (80178c8 <sinf+0x84>)
 801784c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017850:	4293      	cmp	r3, r2
 8017852:	d807      	bhi.n	8017864 <sinf+0x20>
 8017854:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80178cc <sinf+0x88>
 8017858:	2000      	movs	r0, #0
 801785a:	b003      	add	sp, #12
 801785c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017860:	f000 b892 	b.w	8017988 <__kernel_sinf>
 8017864:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8017868:	d304      	bcc.n	8017874 <sinf+0x30>
 801786a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801786e:	b003      	add	sp, #12
 8017870:	f85d fb04 	ldr.w	pc, [sp], #4
 8017874:	4668      	mov	r0, sp
 8017876:	f000 f8cf 	bl	8017a18 <__ieee754_rem_pio2f>
 801787a:	f000 0003 	and.w	r0, r0, #3
 801787e:	2801      	cmp	r0, #1
 8017880:	d00a      	beq.n	8017898 <sinf+0x54>
 8017882:	2802      	cmp	r0, #2
 8017884:	d00f      	beq.n	80178a6 <sinf+0x62>
 8017886:	b9c0      	cbnz	r0, 80178ba <sinf+0x76>
 8017888:	eddd 0a01 	vldr	s1, [sp, #4]
 801788c:	ed9d 0a00 	vldr	s0, [sp]
 8017890:	2001      	movs	r0, #1
 8017892:	f000 f879 	bl	8017988 <__kernel_sinf>
 8017896:	e7ea      	b.n	801786e <sinf+0x2a>
 8017898:	eddd 0a01 	vldr	s1, [sp, #4]
 801789c:	ed9d 0a00 	vldr	s0, [sp]
 80178a0:	f000 f81a 	bl	80178d8 <__kernel_cosf>
 80178a4:	e7e3      	b.n	801786e <sinf+0x2a>
 80178a6:	eddd 0a01 	vldr	s1, [sp, #4]
 80178aa:	ed9d 0a00 	vldr	s0, [sp]
 80178ae:	2001      	movs	r0, #1
 80178b0:	f000 f86a 	bl	8017988 <__kernel_sinf>
 80178b4:	eeb1 0a40 	vneg.f32	s0, s0
 80178b8:	e7d9      	b.n	801786e <sinf+0x2a>
 80178ba:	eddd 0a01 	vldr	s1, [sp, #4]
 80178be:	ed9d 0a00 	vldr	s0, [sp]
 80178c2:	f000 f809 	bl	80178d8 <__kernel_cosf>
 80178c6:	e7f5      	b.n	80178b4 <sinf+0x70>
 80178c8:	3f490fd8 	.word	0x3f490fd8
 80178cc:	00000000 	.word	0x00000000

080178d0 <__ieee754_sqrtf>:
 80178d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80178d4:	4770      	bx	lr
	...

080178d8 <__kernel_cosf>:
 80178d8:	ee10 3a10 	vmov	r3, s0
 80178dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80178e0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80178e4:	eef0 6a40 	vmov.f32	s13, s0
 80178e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80178ec:	d204      	bcs.n	80178f8 <__kernel_cosf+0x20>
 80178ee:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80178f2:	ee17 2a90 	vmov	r2, s15
 80178f6:	b342      	cbz	r2, 801794a <__kernel_cosf+0x72>
 80178f8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80178fc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8017968 <__kernel_cosf+0x90>
 8017900:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801796c <__kernel_cosf+0x94>
 8017904:	4a1a      	ldr	r2, [pc, #104]	@ (8017970 <__kernel_cosf+0x98>)
 8017906:	eea7 6a27 	vfma.f32	s12, s14, s15
 801790a:	4293      	cmp	r3, r2
 801790c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8017974 <__kernel_cosf+0x9c>
 8017910:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017914:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8017978 <__kernel_cosf+0xa0>
 8017918:	eea7 6a87 	vfma.f32	s12, s15, s14
 801791c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801797c <__kernel_cosf+0xa4>
 8017920:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017924:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8017980 <__kernel_cosf+0xa8>
 8017928:	eea7 6a87 	vfma.f32	s12, s15, s14
 801792c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8017930:	ee26 6a07 	vmul.f32	s12, s12, s14
 8017934:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017938:	eee7 0a06 	vfma.f32	s1, s14, s12
 801793c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017940:	d804      	bhi.n	801794c <__kernel_cosf+0x74>
 8017942:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8017946:	ee30 0a67 	vsub.f32	s0, s0, s15
 801794a:	4770      	bx	lr
 801794c:	4a0d      	ldr	r2, [pc, #52]	@ (8017984 <__kernel_cosf+0xac>)
 801794e:	4293      	cmp	r3, r2
 8017950:	bf9a      	itte	ls
 8017952:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8017956:	ee07 3a10 	vmovls	s14, r3
 801795a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801795e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8017962:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017966:	e7ec      	b.n	8017942 <__kernel_cosf+0x6a>
 8017968:	ad47d74e 	.word	0xad47d74e
 801796c:	310f74f6 	.word	0x310f74f6
 8017970:	3e999999 	.word	0x3e999999
 8017974:	b493f27c 	.word	0xb493f27c
 8017978:	37d00d01 	.word	0x37d00d01
 801797c:	bab60b61 	.word	0xbab60b61
 8017980:	3d2aaaab 	.word	0x3d2aaaab
 8017984:	3f480000 	.word	0x3f480000

08017988 <__kernel_sinf>:
 8017988:	ee10 3a10 	vmov	r3, s0
 801798c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017990:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8017994:	d204      	bcs.n	80179a0 <__kernel_sinf+0x18>
 8017996:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801799a:	ee17 3a90 	vmov	r3, s15
 801799e:	b35b      	cbz	r3, 80179f8 <__kernel_sinf+0x70>
 80179a0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80179a4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80179fc <__kernel_sinf+0x74>
 80179a8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8017a00 <__kernel_sinf+0x78>
 80179ac:	eea7 6a27 	vfma.f32	s12, s14, s15
 80179b0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8017a04 <__kernel_sinf+0x7c>
 80179b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80179b8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8017a08 <__kernel_sinf+0x80>
 80179bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80179c0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8017a0c <__kernel_sinf+0x84>
 80179c4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80179c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80179cc:	b930      	cbnz	r0, 80179dc <__kernel_sinf+0x54>
 80179ce:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8017a10 <__kernel_sinf+0x88>
 80179d2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80179d6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80179da:	4770      	bx	lr
 80179dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80179e0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80179e4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80179e8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80179ec:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8017a14 <__kernel_sinf+0x8c>
 80179f0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80179f4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80179f8:	4770      	bx	lr
 80179fa:	bf00      	nop
 80179fc:	2f2ec9d3 	.word	0x2f2ec9d3
 8017a00:	b2d72f34 	.word	0xb2d72f34
 8017a04:	3638ef1b 	.word	0x3638ef1b
 8017a08:	b9500d01 	.word	0xb9500d01
 8017a0c:	3c088889 	.word	0x3c088889
 8017a10:	be2aaaab 	.word	0xbe2aaaab
 8017a14:	3e2aaaab 	.word	0x3e2aaaab

08017a18 <__ieee754_rem_pio2f>:
 8017a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a1a:	ee10 6a10 	vmov	r6, s0
 8017a1e:	4b88      	ldr	r3, [pc, #544]	@ (8017c40 <__ieee754_rem_pio2f+0x228>)
 8017a20:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8017a24:	429d      	cmp	r5, r3
 8017a26:	b087      	sub	sp, #28
 8017a28:	4604      	mov	r4, r0
 8017a2a:	d805      	bhi.n	8017a38 <__ieee754_rem_pio2f+0x20>
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	ed80 0a00 	vstr	s0, [r0]
 8017a32:	6043      	str	r3, [r0, #4]
 8017a34:	2000      	movs	r0, #0
 8017a36:	e022      	b.n	8017a7e <__ieee754_rem_pio2f+0x66>
 8017a38:	4b82      	ldr	r3, [pc, #520]	@ (8017c44 <__ieee754_rem_pio2f+0x22c>)
 8017a3a:	429d      	cmp	r5, r3
 8017a3c:	d83a      	bhi.n	8017ab4 <__ieee754_rem_pio2f+0x9c>
 8017a3e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8017a42:	2e00      	cmp	r6, #0
 8017a44:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8017c48 <__ieee754_rem_pio2f+0x230>
 8017a48:	4a80      	ldr	r2, [pc, #512]	@ (8017c4c <__ieee754_rem_pio2f+0x234>)
 8017a4a:	f023 030f 	bic.w	r3, r3, #15
 8017a4e:	dd18      	ble.n	8017a82 <__ieee754_rem_pio2f+0x6a>
 8017a50:	4293      	cmp	r3, r2
 8017a52:	ee70 7a47 	vsub.f32	s15, s0, s14
 8017a56:	bf09      	itett	eq
 8017a58:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8017c50 <__ieee754_rem_pio2f+0x238>
 8017a5c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8017c54 <__ieee754_rem_pio2f+0x23c>
 8017a60:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8017c58 <__ieee754_rem_pio2f+0x240>
 8017a64:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8017a68:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8017a6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017a70:	ed80 7a00 	vstr	s14, [r0]
 8017a74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8017a78:	edc0 7a01 	vstr	s15, [r0, #4]
 8017a7c:	2001      	movs	r0, #1
 8017a7e:	b007      	add	sp, #28
 8017a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017a82:	4293      	cmp	r3, r2
 8017a84:	ee70 7a07 	vadd.f32	s15, s0, s14
 8017a88:	bf09      	itett	eq
 8017a8a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8017c50 <__ieee754_rem_pio2f+0x238>
 8017a8e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8017c54 <__ieee754_rem_pio2f+0x23c>
 8017a92:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8017c58 <__ieee754_rem_pio2f+0x240>
 8017a96:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8017a9a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8017a9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017aa2:	ed80 7a00 	vstr	s14, [r0]
 8017aa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017aaa:	edc0 7a01 	vstr	s15, [r0, #4]
 8017aae:	f04f 30ff 	mov.w	r0, #4294967295
 8017ab2:	e7e4      	b.n	8017a7e <__ieee754_rem_pio2f+0x66>
 8017ab4:	4b69      	ldr	r3, [pc, #420]	@ (8017c5c <__ieee754_rem_pio2f+0x244>)
 8017ab6:	429d      	cmp	r5, r3
 8017ab8:	d873      	bhi.n	8017ba2 <__ieee754_rem_pio2f+0x18a>
 8017aba:	f000 f8dd 	bl	8017c78 <fabsf>
 8017abe:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8017c60 <__ieee754_rem_pio2f+0x248>
 8017ac2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017ac6:	eee0 7a07 	vfma.f32	s15, s0, s14
 8017aca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017ad2:	ee17 0a90 	vmov	r0, s15
 8017ad6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8017c48 <__ieee754_rem_pio2f+0x230>
 8017ada:	eea7 0a67 	vfms.f32	s0, s14, s15
 8017ade:	281f      	cmp	r0, #31
 8017ae0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8017c54 <__ieee754_rem_pio2f+0x23c>
 8017ae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017ae8:	eeb1 6a47 	vneg.f32	s12, s14
 8017aec:	ee70 6a67 	vsub.f32	s13, s0, s15
 8017af0:	ee16 1a90 	vmov	r1, s13
 8017af4:	dc09      	bgt.n	8017b0a <__ieee754_rem_pio2f+0xf2>
 8017af6:	4a5b      	ldr	r2, [pc, #364]	@ (8017c64 <__ieee754_rem_pio2f+0x24c>)
 8017af8:	1e47      	subs	r7, r0, #1
 8017afa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8017afe:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8017b02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8017b06:	4293      	cmp	r3, r2
 8017b08:	d107      	bne.n	8017b1a <__ieee754_rem_pio2f+0x102>
 8017b0a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8017b0e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8017b12:	2a08      	cmp	r2, #8
 8017b14:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8017b18:	dc14      	bgt.n	8017b44 <__ieee754_rem_pio2f+0x12c>
 8017b1a:	6021      	str	r1, [r4, #0]
 8017b1c:	ed94 7a00 	vldr	s14, [r4]
 8017b20:	ee30 0a47 	vsub.f32	s0, s0, s14
 8017b24:	2e00      	cmp	r6, #0
 8017b26:	ee30 0a67 	vsub.f32	s0, s0, s15
 8017b2a:	ed84 0a01 	vstr	s0, [r4, #4]
 8017b2e:	daa6      	bge.n	8017a7e <__ieee754_rem_pio2f+0x66>
 8017b30:	eeb1 7a47 	vneg.f32	s14, s14
 8017b34:	eeb1 0a40 	vneg.f32	s0, s0
 8017b38:	ed84 7a00 	vstr	s14, [r4]
 8017b3c:	ed84 0a01 	vstr	s0, [r4, #4]
 8017b40:	4240      	negs	r0, r0
 8017b42:	e79c      	b.n	8017a7e <__ieee754_rem_pio2f+0x66>
 8017b44:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8017c50 <__ieee754_rem_pio2f+0x238>
 8017b48:	eef0 6a40 	vmov.f32	s13, s0
 8017b4c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8017b50:	ee70 7a66 	vsub.f32	s15, s0, s13
 8017b54:	eee6 7a25 	vfma.f32	s15, s12, s11
 8017b58:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8017c58 <__ieee754_rem_pio2f+0x240>
 8017b5c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8017b60:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8017b64:	ee15 2a90 	vmov	r2, s11
 8017b68:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8017b6c:	1a5b      	subs	r3, r3, r1
 8017b6e:	2b19      	cmp	r3, #25
 8017b70:	dc04      	bgt.n	8017b7c <__ieee754_rem_pio2f+0x164>
 8017b72:	edc4 5a00 	vstr	s11, [r4]
 8017b76:	eeb0 0a66 	vmov.f32	s0, s13
 8017b7a:	e7cf      	b.n	8017b1c <__ieee754_rem_pio2f+0x104>
 8017b7c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8017c68 <__ieee754_rem_pio2f+0x250>
 8017b80:	eeb0 0a66 	vmov.f32	s0, s13
 8017b84:	eea6 0a25 	vfma.f32	s0, s12, s11
 8017b88:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8017b8c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8017c6c <__ieee754_rem_pio2f+0x254>
 8017b90:	eee6 7a25 	vfma.f32	s15, s12, s11
 8017b94:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8017b98:	ee30 7a67 	vsub.f32	s14, s0, s15
 8017b9c:	ed84 7a00 	vstr	s14, [r4]
 8017ba0:	e7bc      	b.n	8017b1c <__ieee754_rem_pio2f+0x104>
 8017ba2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8017ba6:	d306      	bcc.n	8017bb6 <__ieee754_rem_pio2f+0x19e>
 8017ba8:	ee70 7a40 	vsub.f32	s15, s0, s0
 8017bac:	edc0 7a01 	vstr	s15, [r0, #4]
 8017bb0:	edc0 7a00 	vstr	s15, [r0]
 8017bb4:	e73e      	b.n	8017a34 <__ieee754_rem_pio2f+0x1c>
 8017bb6:	15ea      	asrs	r2, r5, #23
 8017bb8:	3a86      	subs	r2, #134	@ 0x86
 8017bba:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8017bbe:	ee07 3a90 	vmov	s15, r3
 8017bc2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8017bc6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8017c70 <__ieee754_rem_pio2f+0x258>
 8017bca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017bce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017bd2:	ed8d 7a03 	vstr	s14, [sp, #12]
 8017bd6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017bda:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8017bde:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017be2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017be6:	ed8d 7a04 	vstr	s14, [sp, #16]
 8017bea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017bee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017bf6:	edcd 7a05 	vstr	s15, [sp, #20]
 8017bfa:	d11e      	bne.n	8017c3a <__ieee754_rem_pio2f+0x222>
 8017bfc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8017c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c04:	bf0c      	ite	eq
 8017c06:	2301      	moveq	r3, #1
 8017c08:	2302      	movne	r3, #2
 8017c0a:	491a      	ldr	r1, [pc, #104]	@ (8017c74 <__ieee754_rem_pio2f+0x25c>)
 8017c0c:	9101      	str	r1, [sp, #4]
 8017c0e:	2102      	movs	r1, #2
 8017c10:	9100      	str	r1, [sp, #0]
 8017c12:	a803      	add	r0, sp, #12
 8017c14:	4621      	mov	r1, r4
 8017c16:	f000 f837 	bl	8017c88 <__kernel_rem_pio2f>
 8017c1a:	2e00      	cmp	r6, #0
 8017c1c:	f6bf af2f 	bge.w	8017a7e <__ieee754_rem_pio2f+0x66>
 8017c20:	edd4 7a00 	vldr	s15, [r4]
 8017c24:	eef1 7a67 	vneg.f32	s15, s15
 8017c28:	edc4 7a00 	vstr	s15, [r4]
 8017c2c:	edd4 7a01 	vldr	s15, [r4, #4]
 8017c30:	eef1 7a67 	vneg.f32	s15, s15
 8017c34:	edc4 7a01 	vstr	s15, [r4, #4]
 8017c38:	e782      	b.n	8017b40 <__ieee754_rem_pio2f+0x128>
 8017c3a:	2303      	movs	r3, #3
 8017c3c:	e7e5      	b.n	8017c0a <__ieee754_rem_pio2f+0x1f2>
 8017c3e:	bf00      	nop
 8017c40:	3f490fd8 	.word	0x3f490fd8
 8017c44:	4016cbe3 	.word	0x4016cbe3
 8017c48:	3fc90f80 	.word	0x3fc90f80
 8017c4c:	3fc90fd0 	.word	0x3fc90fd0
 8017c50:	37354400 	.word	0x37354400
 8017c54:	37354443 	.word	0x37354443
 8017c58:	2e85a308 	.word	0x2e85a308
 8017c5c:	43490f80 	.word	0x43490f80
 8017c60:	3f22f984 	.word	0x3f22f984
 8017c64:	0801d58c 	.word	0x0801d58c
 8017c68:	2e85a300 	.word	0x2e85a300
 8017c6c:	248d3132 	.word	0x248d3132
 8017c70:	43800000 	.word	0x43800000
 8017c74:	0801d60c 	.word	0x0801d60c

08017c78 <fabsf>:
 8017c78:	ee10 3a10 	vmov	r3, s0
 8017c7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017c80:	ee00 3a10 	vmov	s0, r3
 8017c84:	4770      	bx	lr
	...

08017c88 <__kernel_rem_pio2f>:
 8017c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c8c:	ed2d 8b04 	vpush	{d8-d9}
 8017c90:	b0d9      	sub	sp, #356	@ 0x164
 8017c92:	4690      	mov	r8, r2
 8017c94:	9001      	str	r0, [sp, #4]
 8017c96:	4ab9      	ldr	r2, [pc, #740]	@ (8017f7c <__kernel_rem_pio2f+0x2f4>)
 8017c98:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8017c9a:	f118 0f04 	cmn.w	r8, #4
 8017c9e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8017ca2:	460f      	mov	r7, r1
 8017ca4:	f103 3bff 	add.w	fp, r3, #4294967295
 8017ca8:	db27      	blt.n	8017cfa <__kernel_rem_pio2f+0x72>
 8017caa:	f1b8 0203 	subs.w	r2, r8, #3
 8017cae:	bf48      	it	mi
 8017cb0:	f108 0204 	addmi.w	r2, r8, #4
 8017cb4:	10d2      	asrs	r2, r2, #3
 8017cb6:	1c55      	adds	r5, r2, #1
 8017cb8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8017cba:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8017cbe:	00e8      	lsls	r0, r5, #3
 8017cc0:	eba2 060b 	sub.w	r6, r2, fp
 8017cc4:	9002      	str	r0, [sp, #8]
 8017cc6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8017cca:	eb0a 0c0b 	add.w	ip, sl, fp
 8017cce:	ac1c      	add	r4, sp, #112	@ 0x70
 8017cd0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8017cd4:	2000      	movs	r0, #0
 8017cd6:	4560      	cmp	r0, ip
 8017cd8:	dd11      	ble.n	8017cfe <__kernel_rem_pio2f+0x76>
 8017cda:	a91c      	add	r1, sp, #112	@ 0x70
 8017cdc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8017ce0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8017ce4:	f04f 0c00 	mov.w	ip, #0
 8017ce8:	45d4      	cmp	ip, sl
 8017cea:	dc27      	bgt.n	8017d3c <__kernel_rem_pio2f+0xb4>
 8017cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017cf0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8017cf4:	4606      	mov	r6, r0
 8017cf6:	2400      	movs	r4, #0
 8017cf8:	e016      	b.n	8017d28 <__kernel_rem_pio2f+0xa0>
 8017cfa:	2200      	movs	r2, #0
 8017cfc:	e7db      	b.n	8017cb6 <__kernel_rem_pio2f+0x2e>
 8017cfe:	42c6      	cmn	r6, r0
 8017d00:	bf5d      	ittte	pl
 8017d02:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8017d06:	ee07 1a90 	vmovpl	s15, r1
 8017d0a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8017d0e:	eef0 7a47 	vmovmi.f32	s15, s14
 8017d12:	ece4 7a01 	vstmia	r4!, {s15}
 8017d16:	3001      	adds	r0, #1
 8017d18:	e7dd      	b.n	8017cd6 <__kernel_rem_pio2f+0x4e>
 8017d1a:	ecfe 6a01 	vldmia	lr!, {s13}
 8017d1e:	ed96 7a00 	vldr	s14, [r6]
 8017d22:	eee6 7a87 	vfma.f32	s15, s13, s14
 8017d26:	3401      	adds	r4, #1
 8017d28:	455c      	cmp	r4, fp
 8017d2a:	f1a6 0604 	sub.w	r6, r6, #4
 8017d2e:	ddf4      	ble.n	8017d1a <__kernel_rem_pio2f+0x92>
 8017d30:	ece9 7a01 	vstmia	r9!, {s15}
 8017d34:	f10c 0c01 	add.w	ip, ip, #1
 8017d38:	3004      	adds	r0, #4
 8017d3a:	e7d5      	b.n	8017ce8 <__kernel_rem_pio2f+0x60>
 8017d3c:	a908      	add	r1, sp, #32
 8017d3e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017d42:	9104      	str	r1, [sp, #16]
 8017d44:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8017d46:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8017f88 <__kernel_rem_pio2f+0x300>
 8017d4a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8017f84 <__kernel_rem_pio2f+0x2fc>
 8017d4e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8017d52:	9203      	str	r2, [sp, #12]
 8017d54:	4654      	mov	r4, sl
 8017d56:	00a2      	lsls	r2, r4, #2
 8017d58:	9205      	str	r2, [sp, #20]
 8017d5a:	aa58      	add	r2, sp, #352	@ 0x160
 8017d5c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8017d60:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8017d64:	a944      	add	r1, sp, #272	@ 0x110
 8017d66:	aa08      	add	r2, sp, #32
 8017d68:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8017d6c:	4694      	mov	ip, r2
 8017d6e:	4626      	mov	r6, r4
 8017d70:	2e00      	cmp	r6, #0
 8017d72:	f1a0 0004 	sub.w	r0, r0, #4
 8017d76:	dc4c      	bgt.n	8017e12 <__kernel_rem_pio2f+0x18a>
 8017d78:	4628      	mov	r0, r5
 8017d7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8017d7e:	f000 f9f5 	bl	801816c <scalbnf>
 8017d82:	eeb0 8a40 	vmov.f32	s16, s0
 8017d86:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8017d8a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8017d8e:	f000 fa53 	bl	8018238 <floorf>
 8017d92:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8017d96:	eea0 8a67 	vfms.f32	s16, s0, s15
 8017d9a:	2d00      	cmp	r5, #0
 8017d9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017da0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8017da4:	ee17 9a90 	vmov	r9, s15
 8017da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017dac:	ee38 8a67 	vsub.f32	s16, s16, s15
 8017db0:	dd41      	ble.n	8017e36 <__kernel_rem_pio2f+0x1ae>
 8017db2:	f104 3cff 	add.w	ip, r4, #4294967295
 8017db6:	a908      	add	r1, sp, #32
 8017db8:	f1c5 0e08 	rsb	lr, r5, #8
 8017dbc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8017dc0:	fa46 f00e 	asr.w	r0, r6, lr
 8017dc4:	4481      	add	r9, r0
 8017dc6:	fa00 f00e 	lsl.w	r0, r0, lr
 8017dca:	1a36      	subs	r6, r6, r0
 8017dcc:	f1c5 0007 	rsb	r0, r5, #7
 8017dd0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8017dd4:	4106      	asrs	r6, r0
 8017dd6:	2e00      	cmp	r6, #0
 8017dd8:	dd3c      	ble.n	8017e54 <__kernel_rem_pio2f+0x1cc>
 8017dda:	f04f 0e00 	mov.w	lr, #0
 8017dde:	f109 0901 	add.w	r9, r9, #1
 8017de2:	4670      	mov	r0, lr
 8017de4:	4574      	cmp	r4, lr
 8017de6:	dc68      	bgt.n	8017eba <__kernel_rem_pio2f+0x232>
 8017de8:	2d00      	cmp	r5, #0
 8017dea:	dd03      	ble.n	8017df4 <__kernel_rem_pio2f+0x16c>
 8017dec:	2d01      	cmp	r5, #1
 8017dee:	d074      	beq.n	8017eda <__kernel_rem_pio2f+0x252>
 8017df0:	2d02      	cmp	r5, #2
 8017df2:	d07d      	beq.n	8017ef0 <__kernel_rem_pio2f+0x268>
 8017df4:	2e02      	cmp	r6, #2
 8017df6:	d12d      	bne.n	8017e54 <__kernel_rem_pio2f+0x1cc>
 8017df8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017dfc:	ee30 8a48 	vsub.f32	s16, s0, s16
 8017e00:	b340      	cbz	r0, 8017e54 <__kernel_rem_pio2f+0x1cc>
 8017e02:	4628      	mov	r0, r5
 8017e04:	9306      	str	r3, [sp, #24]
 8017e06:	f000 f9b1 	bl	801816c <scalbnf>
 8017e0a:	9b06      	ldr	r3, [sp, #24]
 8017e0c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8017e10:	e020      	b.n	8017e54 <__kernel_rem_pio2f+0x1cc>
 8017e12:	ee60 7a28 	vmul.f32	s15, s0, s17
 8017e16:	3e01      	subs	r6, #1
 8017e18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017e1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017e20:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8017e24:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017e28:	ecac 0a01 	vstmia	ip!, {s0}
 8017e2c:	ed90 0a00 	vldr	s0, [r0]
 8017e30:	ee37 0a80 	vadd.f32	s0, s15, s0
 8017e34:	e79c      	b.n	8017d70 <__kernel_rem_pio2f+0xe8>
 8017e36:	d105      	bne.n	8017e44 <__kernel_rem_pio2f+0x1bc>
 8017e38:	1e60      	subs	r0, r4, #1
 8017e3a:	a908      	add	r1, sp, #32
 8017e3c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8017e40:	11f6      	asrs	r6, r6, #7
 8017e42:	e7c8      	b.n	8017dd6 <__kernel_rem_pio2f+0x14e>
 8017e44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017e48:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8017e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e50:	da31      	bge.n	8017eb6 <__kernel_rem_pio2f+0x22e>
 8017e52:	2600      	movs	r6, #0
 8017e54:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8017e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e5c:	f040 8098 	bne.w	8017f90 <__kernel_rem_pio2f+0x308>
 8017e60:	1e60      	subs	r0, r4, #1
 8017e62:	2200      	movs	r2, #0
 8017e64:	4550      	cmp	r0, sl
 8017e66:	da4b      	bge.n	8017f00 <__kernel_rem_pio2f+0x278>
 8017e68:	2a00      	cmp	r2, #0
 8017e6a:	d065      	beq.n	8017f38 <__kernel_rem_pio2f+0x2b0>
 8017e6c:	3c01      	subs	r4, #1
 8017e6e:	ab08      	add	r3, sp, #32
 8017e70:	3d08      	subs	r5, #8
 8017e72:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d0f8      	beq.n	8017e6c <__kernel_rem_pio2f+0x1e4>
 8017e7a:	4628      	mov	r0, r5
 8017e7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017e80:	f000 f974 	bl	801816c <scalbnf>
 8017e84:	1c63      	adds	r3, r4, #1
 8017e86:	aa44      	add	r2, sp, #272	@ 0x110
 8017e88:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8017f88 <__kernel_rem_pio2f+0x300>
 8017e8c:	0099      	lsls	r1, r3, #2
 8017e8e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8017e92:	4623      	mov	r3, r4
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	f280 80a9 	bge.w	8017fec <__kernel_rem_pio2f+0x364>
 8017e9a:	4623      	mov	r3, r4
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	f2c0 80c7 	blt.w	8018030 <__kernel_rem_pio2f+0x3a8>
 8017ea2:	aa44      	add	r2, sp, #272	@ 0x110
 8017ea4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8017ea8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8017f80 <__kernel_rem_pio2f+0x2f8>
 8017eac:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8017eb0:	2000      	movs	r0, #0
 8017eb2:	1ae2      	subs	r2, r4, r3
 8017eb4:	e0b1      	b.n	801801a <__kernel_rem_pio2f+0x392>
 8017eb6:	2602      	movs	r6, #2
 8017eb8:	e78f      	b.n	8017dda <__kernel_rem_pio2f+0x152>
 8017eba:	f852 1b04 	ldr.w	r1, [r2], #4
 8017ebe:	b948      	cbnz	r0, 8017ed4 <__kernel_rem_pio2f+0x24c>
 8017ec0:	b121      	cbz	r1, 8017ecc <__kernel_rem_pio2f+0x244>
 8017ec2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8017ec6:	f842 1c04 	str.w	r1, [r2, #-4]
 8017eca:	2101      	movs	r1, #1
 8017ecc:	f10e 0e01 	add.w	lr, lr, #1
 8017ed0:	4608      	mov	r0, r1
 8017ed2:	e787      	b.n	8017de4 <__kernel_rem_pio2f+0x15c>
 8017ed4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8017ed8:	e7f5      	b.n	8017ec6 <__kernel_rem_pio2f+0x23e>
 8017eda:	f104 3cff 	add.w	ip, r4, #4294967295
 8017ede:	aa08      	add	r2, sp, #32
 8017ee0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8017ee4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8017ee8:	a908      	add	r1, sp, #32
 8017eea:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8017eee:	e781      	b.n	8017df4 <__kernel_rem_pio2f+0x16c>
 8017ef0:	f104 3cff 	add.w	ip, r4, #4294967295
 8017ef4:	aa08      	add	r2, sp, #32
 8017ef6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8017efa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8017efe:	e7f3      	b.n	8017ee8 <__kernel_rem_pio2f+0x260>
 8017f00:	a908      	add	r1, sp, #32
 8017f02:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8017f06:	3801      	subs	r0, #1
 8017f08:	430a      	orrs	r2, r1
 8017f0a:	e7ab      	b.n	8017e64 <__kernel_rem_pio2f+0x1dc>
 8017f0c:	3201      	adds	r2, #1
 8017f0e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8017f12:	2e00      	cmp	r6, #0
 8017f14:	d0fa      	beq.n	8017f0c <__kernel_rem_pio2f+0x284>
 8017f16:	9905      	ldr	r1, [sp, #20]
 8017f18:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8017f1c:	eb0d 0001 	add.w	r0, sp, r1
 8017f20:	18e6      	adds	r6, r4, r3
 8017f22:	a91c      	add	r1, sp, #112	@ 0x70
 8017f24:	f104 0c01 	add.w	ip, r4, #1
 8017f28:	384c      	subs	r0, #76	@ 0x4c
 8017f2a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8017f2e:	4422      	add	r2, r4
 8017f30:	4562      	cmp	r2, ip
 8017f32:	da04      	bge.n	8017f3e <__kernel_rem_pio2f+0x2b6>
 8017f34:	4614      	mov	r4, r2
 8017f36:	e70e      	b.n	8017d56 <__kernel_rem_pio2f+0xce>
 8017f38:	9804      	ldr	r0, [sp, #16]
 8017f3a:	2201      	movs	r2, #1
 8017f3c:	e7e7      	b.n	8017f0e <__kernel_rem_pio2f+0x286>
 8017f3e:	9903      	ldr	r1, [sp, #12]
 8017f40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017f44:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8017f48:	9105      	str	r1, [sp, #20]
 8017f4a:	ee07 1a90 	vmov	s15, r1
 8017f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017f52:	2400      	movs	r4, #0
 8017f54:	ece6 7a01 	vstmia	r6!, {s15}
 8017f58:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8017f5c:	46b1      	mov	r9, r6
 8017f5e:	455c      	cmp	r4, fp
 8017f60:	dd04      	ble.n	8017f6c <__kernel_rem_pio2f+0x2e4>
 8017f62:	ece0 7a01 	vstmia	r0!, {s15}
 8017f66:	f10c 0c01 	add.w	ip, ip, #1
 8017f6a:	e7e1      	b.n	8017f30 <__kernel_rem_pio2f+0x2a8>
 8017f6c:	ecfe 6a01 	vldmia	lr!, {s13}
 8017f70:	ed39 7a01 	vldmdb	r9!, {s14}
 8017f74:	3401      	adds	r4, #1
 8017f76:	eee6 7a87 	vfma.f32	s15, s13, s14
 8017f7a:	e7f0      	b.n	8017f5e <__kernel_rem_pio2f+0x2d6>
 8017f7c:	0801d950 	.word	0x0801d950
 8017f80:	0801d924 	.word	0x0801d924
 8017f84:	43800000 	.word	0x43800000
 8017f88:	3b800000 	.word	0x3b800000
 8017f8c:	00000000 	.word	0x00000000
 8017f90:	9b02      	ldr	r3, [sp, #8]
 8017f92:	eeb0 0a48 	vmov.f32	s0, s16
 8017f96:	eba3 0008 	sub.w	r0, r3, r8
 8017f9a:	f000 f8e7 	bl	801816c <scalbnf>
 8017f9e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8017f84 <__kernel_rem_pio2f+0x2fc>
 8017fa2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8017fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017faa:	db19      	blt.n	8017fe0 <__kernel_rem_pio2f+0x358>
 8017fac:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8017f88 <__kernel_rem_pio2f+0x300>
 8017fb0:	ee60 7a27 	vmul.f32	s15, s0, s15
 8017fb4:	aa08      	add	r2, sp, #32
 8017fb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017fba:	3508      	adds	r5, #8
 8017fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017fc0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8017fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017fc8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017fcc:	ee10 3a10 	vmov	r3, s0
 8017fd0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8017fd4:	ee17 3a90 	vmov	r3, s15
 8017fd8:	3401      	adds	r4, #1
 8017fda:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8017fde:	e74c      	b.n	8017e7a <__kernel_rem_pio2f+0x1f2>
 8017fe0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017fe4:	aa08      	add	r2, sp, #32
 8017fe6:	ee10 3a10 	vmov	r3, s0
 8017fea:	e7f6      	b.n	8017fda <__kernel_rem_pio2f+0x352>
 8017fec:	a808      	add	r0, sp, #32
 8017fee:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8017ff2:	9001      	str	r0, [sp, #4]
 8017ff4:	ee07 0a90 	vmov	s15, r0
 8017ff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017ffc:	3b01      	subs	r3, #1
 8017ffe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8018002:	ee20 0a07 	vmul.f32	s0, s0, s14
 8018006:	ed62 7a01 	vstmdb	r2!, {s15}
 801800a:	e743      	b.n	8017e94 <__kernel_rem_pio2f+0x20c>
 801800c:	ecfc 6a01 	vldmia	ip!, {s13}
 8018010:	ecb5 7a01 	vldmia	r5!, {s14}
 8018014:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018018:	3001      	adds	r0, #1
 801801a:	4550      	cmp	r0, sl
 801801c:	dc01      	bgt.n	8018022 <__kernel_rem_pio2f+0x39a>
 801801e:	4282      	cmp	r2, r0
 8018020:	daf4      	bge.n	801800c <__kernel_rem_pio2f+0x384>
 8018022:	a858      	add	r0, sp, #352	@ 0x160
 8018024:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8018028:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 801802c:	3b01      	subs	r3, #1
 801802e:	e735      	b.n	8017e9c <__kernel_rem_pio2f+0x214>
 8018030:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8018032:	2b02      	cmp	r3, #2
 8018034:	dc09      	bgt.n	801804a <__kernel_rem_pio2f+0x3c2>
 8018036:	2b00      	cmp	r3, #0
 8018038:	dc2b      	bgt.n	8018092 <__kernel_rem_pio2f+0x40a>
 801803a:	d044      	beq.n	80180c6 <__kernel_rem_pio2f+0x43e>
 801803c:	f009 0007 	and.w	r0, r9, #7
 8018040:	b059      	add	sp, #356	@ 0x164
 8018042:	ecbd 8b04 	vpop	{d8-d9}
 8018046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801804a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801804c:	2b03      	cmp	r3, #3
 801804e:	d1f5      	bne.n	801803c <__kernel_rem_pio2f+0x3b4>
 8018050:	aa30      	add	r2, sp, #192	@ 0xc0
 8018052:	1f0b      	subs	r3, r1, #4
 8018054:	4413      	add	r3, r2
 8018056:	461a      	mov	r2, r3
 8018058:	4620      	mov	r0, r4
 801805a:	2800      	cmp	r0, #0
 801805c:	f1a2 0204 	sub.w	r2, r2, #4
 8018060:	dc52      	bgt.n	8018108 <__kernel_rem_pio2f+0x480>
 8018062:	4622      	mov	r2, r4
 8018064:	2a01      	cmp	r2, #1
 8018066:	f1a3 0304 	sub.w	r3, r3, #4
 801806a:	dc5d      	bgt.n	8018128 <__kernel_rem_pio2f+0x4a0>
 801806c:	ab30      	add	r3, sp, #192	@ 0xc0
 801806e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8018072:	440b      	add	r3, r1
 8018074:	2c01      	cmp	r4, #1
 8018076:	dc67      	bgt.n	8018148 <__kernel_rem_pio2f+0x4c0>
 8018078:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 801807c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8018080:	2e00      	cmp	r6, #0
 8018082:	d167      	bne.n	8018154 <__kernel_rem_pio2f+0x4cc>
 8018084:	edc7 6a00 	vstr	s13, [r7]
 8018088:	ed87 7a01 	vstr	s14, [r7, #4]
 801808c:	edc7 7a02 	vstr	s15, [r7, #8]
 8018090:	e7d4      	b.n	801803c <__kernel_rem_pio2f+0x3b4>
 8018092:	ab30      	add	r3, sp, #192	@ 0xc0
 8018094:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 8018098:	440b      	add	r3, r1
 801809a:	4622      	mov	r2, r4
 801809c:	2a00      	cmp	r2, #0
 801809e:	da24      	bge.n	80180ea <__kernel_rem_pio2f+0x462>
 80180a0:	b34e      	cbz	r6, 80180f6 <__kernel_rem_pio2f+0x46e>
 80180a2:	eef1 7a47 	vneg.f32	s15, s14
 80180a6:	edc7 7a00 	vstr	s15, [r7]
 80180aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80180ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80180b2:	aa31      	add	r2, sp, #196	@ 0xc4
 80180b4:	2301      	movs	r3, #1
 80180b6:	429c      	cmp	r4, r3
 80180b8:	da20      	bge.n	80180fc <__kernel_rem_pio2f+0x474>
 80180ba:	b10e      	cbz	r6, 80180c0 <__kernel_rem_pio2f+0x438>
 80180bc:	eef1 7a67 	vneg.f32	s15, s15
 80180c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80180c4:	e7ba      	b.n	801803c <__kernel_rem_pio2f+0x3b4>
 80180c6:	ab30      	add	r3, sp, #192	@ 0xc0
 80180c8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8017f8c <__kernel_rem_pio2f+0x304>
 80180cc:	440b      	add	r3, r1
 80180ce:	2c00      	cmp	r4, #0
 80180d0:	da05      	bge.n	80180de <__kernel_rem_pio2f+0x456>
 80180d2:	b10e      	cbz	r6, 80180d8 <__kernel_rem_pio2f+0x450>
 80180d4:	eef1 7a67 	vneg.f32	s15, s15
 80180d8:	edc7 7a00 	vstr	s15, [r7]
 80180dc:	e7ae      	b.n	801803c <__kernel_rem_pio2f+0x3b4>
 80180de:	ed33 7a01 	vldmdb	r3!, {s14}
 80180e2:	3c01      	subs	r4, #1
 80180e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80180e8:	e7f1      	b.n	80180ce <__kernel_rem_pio2f+0x446>
 80180ea:	ed73 7a01 	vldmdb	r3!, {s15}
 80180ee:	3a01      	subs	r2, #1
 80180f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80180f4:	e7d2      	b.n	801809c <__kernel_rem_pio2f+0x414>
 80180f6:	eef0 7a47 	vmov.f32	s15, s14
 80180fa:	e7d4      	b.n	80180a6 <__kernel_rem_pio2f+0x41e>
 80180fc:	ecb2 7a01 	vldmia	r2!, {s14}
 8018100:	3301      	adds	r3, #1
 8018102:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018106:	e7d6      	b.n	80180b6 <__kernel_rem_pio2f+0x42e>
 8018108:	edd2 7a00 	vldr	s15, [r2]
 801810c:	edd2 6a01 	vldr	s13, [r2, #4]
 8018110:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018114:	3801      	subs	r0, #1
 8018116:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801811a:	ed82 7a00 	vstr	s14, [r2]
 801811e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018122:	edc2 7a01 	vstr	s15, [r2, #4]
 8018126:	e798      	b.n	801805a <__kernel_rem_pio2f+0x3d2>
 8018128:	edd3 7a00 	vldr	s15, [r3]
 801812c:	edd3 6a01 	vldr	s13, [r3, #4]
 8018130:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018134:	3a01      	subs	r2, #1
 8018136:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801813a:	ed83 7a00 	vstr	s14, [r3]
 801813e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018142:	edc3 7a01 	vstr	s15, [r3, #4]
 8018146:	e78d      	b.n	8018064 <__kernel_rem_pio2f+0x3dc>
 8018148:	ed33 7a01 	vldmdb	r3!, {s14}
 801814c:	3c01      	subs	r4, #1
 801814e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018152:	e78f      	b.n	8018074 <__kernel_rem_pio2f+0x3ec>
 8018154:	eef1 6a66 	vneg.f32	s13, s13
 8018158:	eeb1 7a47 	vneg.f32	s14, s14
 801815c:	edc7 6a00 	vstr	s13, [r7]
 8018160:	ed87 7a01 	vstr	s14, [r7, #4]
 8018164:	eef1 7a67 	vneg.f32	s15, s15
 8018168:	e790      	b.n	801808c <__kernel_rem_pio2f+0x404>
 801816a:	bf00      	nop

0801816c <scalbnf>:
 801816c:	ee10 3a10 	vmov	r3, s0
 8018170:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8018174:	d02b      	beq.n	80181ce <scalbnf+0x62>
 8018176:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801817a:	d302      	bcc.n	8018182 <scalbnf+0x16>
 801817c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018180:	4770      	bx	lr
 8018182:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8018186:	d123      	bne.n	80181d0 <scalbnf+0x64>
 8018188:	4b24      	ldr	r3, [pc, #144]	@ (801821c <scalbnf+0xb0>)
 801818a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8018220 <scalbnf+0xb4>
 801818e:	4298      	cmp	r0, r3
 8018190:	ee20 0a27 	vmul.f32	s0, s0, s15
 8018194:	db17      	blt.n	80181c6 <scalbnf+0x5a>
 8018196:	ee10 3a10 	vmov	r3, s0
 801819a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801819e:	3a19      	subs	r2, #25
 80181a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80181a4:	4288      	cmp	r0, r1
 80181a6:	dd15      	ble.n	80181d4 <scalbnf+0x68>
 80181a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8018224 <scalbnf+0xb8>
 80181ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8018228 <scalbnf+0xbc>
 80181b0:	ee10 3a10 	vmov	r3, s0
 80181b4:	eeb0 7a67 	vmov.f32	s14, s15
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	bfb8      	it	lt
 80181bc:	eef0 7a66 	vmovlt.f32	s15, s13
 80181c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80181c4:	4770      	bx	lr
 80181c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801822c <scalbnf+0xc0>
 80181ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80181ce:	4770      	bx	lr
 80181d0:	0dd2      	lsrs	r2, r2, #23
 80181d2:	e7e5      	b.n	80181a0 <scalbnf+0x34>
 80181d4:	4410      	add	r0, r2
 80181d6:	28fe      	cmp	r0, #254	@ 0xfe
 80181d8:	dce6      	bgt.n	80181a8 <scalbnf+0x3c>
 80181da:	2800      	cmp	r0, #0
 80181dc:	dd06      	ble.n	80181ec <scalbnf+0x80>
 80181de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80181e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80181e6:	ee00 3a10 	vmov	s0, r3
 80181ea:	4770      	bx	lr
 80181ec:	f110 0f16 	cmn.w	r0, #22
 80181f0:	da09      	bge.n	8018206 <scalbnf+0x9a>
 80181f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801822c <scalbnf+0xc0>
 80181f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8018230 <scalbnf+0xc4>
 80181fa:	ee10 3a10 	vmov	r3, s0
 80181fe:	eeb0 7a67 	vmov.f32	s14, s15
 8018202:	2b00      	cmp	r3, #0
 8018204:	e7d9      	b.n	80181ba <scalbnf+0x4e>
 8018206:	3019      	adds	r0, #25
 8018208:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801820c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8018210:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8018234 <scalbnf+0xc8>
 8018214:	ee07 3a90 	vmov	s15, r3
 8018218:	e7d7      	b.n	80181ca <scalbnf+0x5e>
 801821a:	bf00      	nop
 801821c:	ffff3cb0 	.word	0xffff3cb0
 8018220:	4c000000 	.word	0x4c000000
 8018224:	7149f2ca 	.word	0x7149f2ca
 8018228:	f149f2ca 	.word	0xf149f2ca
 801822c:	0da24260 	.word	0x0da24260
 8018230:	8da24260 	.word	0x8da24260
 8018234:	33000000 	.word	0x33000000

08018238 <floorf>:
 8018238:	ee10 3a10 	vmov	r3, s0
 801823c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8018240:	3a7f      	subs	r2, #127	@ 0x7f
 8018242:	2a16      	cmp	r2, #22
 8018244:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8018248:	dc2b      	bgt.n	80182a2 <floorf+0x6a>
 801824a:	2a00      	cmp	r2, #0
 801824c:	da12      	bge.n	8018274 <floorf+0x3c>
 801824e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80182b4 <floorf+0x7c>
 8018252:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018256:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801825a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801825e:	dd06      	ble.n	801826e <floorf+0x36>
 8018260:	2b00      	cmp	r3, #0
 8018262:	da24      	bge.n	80182ae <floorf+0x76>
 8018264:	2900      	cmp	r1, #0
 8018266:	4b14      	ldr	r3, [pc, #80]	@ (80182b8 <floorf+0x80>)
 8018268:	bf08      	it	eq
 801826a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801826e:	ee00 3a10 	vmov	s0, r3
 8018272:	4770      	bx	lr
 8018274:	4911      	ldr	r1, [pc, #68]	@ (80182bc <floorf+0x84>)
 8018276:	4111      	asrs	r1, r2
 8018278:	420b      	tst	r3, r1
 801827a:	d0fa      	beq.n	8018272 <floorf+0x3a>
 801827c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80182b4 <floorf+0x7c>
 8018280:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018284:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801828c:	ddef      	ble.n	801826e <floorf+0x36>
 801828e:	2b00      	cmp	r3, #0
 8018290:	bfbe      	ittt	lt
 8018292:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8018296:	fa40 f202 	asrlt.w	r2, r0, r2
 801829a:	189b      	addlt	r3, r3, r2
 801829c:	ea23 0301 	bic.w	r3, r3, r1
 80182a0:	e7e5      	b.n	801826e <floorf+0x36>
 80182a2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80182a6:	d3e4      	bcc.n	8018272 <floorf+0x3a>
 80182a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80182ac:	4770      	bx	lr
 80182ae:	2300      	movs	r3, #0
 80182b0:	e7dd      	b.n	801826e <floorf+0x36>
 80182b2:	bf00      	nop
 80182b4:	7149f2ca 	.word	0x7149f2ca
 80182b8:	bf800000 	.word	0xbf800000
 80182bc:	007fffff 	.word	0x007fffff

080182c0 <_init>:
 80182c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182c2:	bf00      	nop
 80182c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182c6:	bc08      	pop	{r3}
 80182c8:	469e      	mov	lr, r3
 80182ca:	4770      	bx	lr

080182cc <_fini>:
 80182cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182ce:	bf00      	nop
 80182d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182d2:	bc08      	pop	{r3}
 80182d4:	469e      	mov	lr, r3
 80182d6:	4770      	bx	lr
