$version Generated by VerilatedVcd $end
$date Sun Sep 25 23:23:20 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ clk_out $end
  $scope module divide_4 $end
   $var wire  1 # clk $end
   $var wire  1 % clk_2 $end
   $var wire  1 $ clk_out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#150
1#
1$
1%
#310
0#
#470
1#
0%
#630
0#
#790
1#
0$
1%
#950
0#
#1110
1#
0%
#1270
0#
#1430
1#
1$
1%
#1590
0#
#1750
1#
0%
#1910
0#
#2070
1#
0$
1%
#2230
0#
#2390
1#
0%
#2550
0#
#2710
1#
1$
1%
#2870
0#
#3030
1#
0%
#3190
0#
#3350
1#
0$
1%
#3510
0#
#3670
1#
0%
#3830
0#
#3990
1#
1$
1%
#4150
0#
#4310
1#
0%
#4470
0#
#4630
1#
0$
1%
#4790
0#
#4950
1#
0%
