INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/4trav/Desktop/ECE_316_Labs/vivado_tutorial/vivado_tutorial.srcs/sources_1/imports/tutorial_downloaded_files/gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/4trav/Desktop/ECE_316_Labs/vivado_tutorial/vivado_tutorial.srcs/sim_1/imports/tutorial_downloaded_files/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/4trav/Desktop/ECE_316_Labs/vivado_tutorial/vivado_tutorial.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
