{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 21:54:21 2011 " "Info: Processing started: Sat Nov 12 21:54:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ultrasonic_detect -c ultrasonic_detect --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ultrasonic_detect -c ultrasonic_detect --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state.110 register Ultra_Echo_count\[10\] 225.78 MHz 4.429 ns Internal " "Info: Clock \"clk\" has Internal fmax of 225.78 MHz between source register \"state.110\" and destination register \"Ultra_Echo_count\[10\]\" (period= 4.429 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.194 ns + Longest register register " "Info: + Longest register to register delay is 4.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.110 1 REG LCFF_X1_Y6_N3 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 22; REG Node = 'state.110'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.110 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(0.370 ns) 2.658 ns Selector15~0 2 COMB LCCOMB_X21_Y4_N30 1 " "Info: 2: + IC(2.288 ns) + CELL(0.370 ns) = 2.658 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 1; COMB Node = 'Selector15~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { state.110 Selector15~0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.460 ns) 4.194 ns Ultra_Echo_count\[10\] 3 REG LCFF_X20_Y3_N1 4 " "Info: 3: + IC(1.076 ns) + CELL(0.460 ns) = 4.194 ns; Loc. = LCFF_X20_Y3_N1; Fanout = 4; REG Node = 'Ultra_Echo_count\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Selector15~0 Ultra_Echo_count[10] } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 19.79 % ) " "Info: Total cell delay = 0.830 ns ( 19.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.364 ns ( 80.21 % ) " "Info: Total interconnect delay = 3.364 ns ( 80.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { state.110 Selector15~0 Ultra_Echo_count[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { state.110 {} Selector15~0 {} Ultra_Echo_count[10] {} } { 0.000ns 2.288ns 1.076ns } { 0.000ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns - Smallest " "Info: - Smallest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns Ultra_Echo_count\[10\] 3 REG LCFF_X20_Y3_N1 4 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X20_Y3_N1; Fanout = 4; REG Node = 'Ultra_Echo_count\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl Ultra_Echo_count[10] } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Ultra_Echo_count[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_Echo_count[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns state.110 3 REG LCFF_X1_Y6_N3 22 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 22; REG Node = 'state.110'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl state.110 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl state.110 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} state.110 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Ultra_Echo_count[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_Echo_count[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl state.110 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} state.110 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { state.110 Selector15~0 Ultra_Echo_count[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { state.110 {} Selector15~0 {} Ultra_Echo_count[10] {} } { 0.000ns 2.288ns 1.076ns } { 0.000ns 0.370ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Ultra_Echo_count[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_Echo_count[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl state.110 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} state.110 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Ultra_start_reg1 Ultra_start clk 4.583 ns register " "Info: tsu for register \"Ultra_start_reg1\" (data pin = \"Ultra_start\", clock pin = \"clk\") is 4.583 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.344 ns + Longest pin register " "Info: + Longest pin to register delay is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Ultra_start 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'Ultra_start'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_start } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.939 ns) + CELL(0.460 ns) 7.344 ns Ultra_start_reg1 2 REG LCFF_X1_Y6_N7 3 " "Info: 2: + IC(5.939 ns) + CELL(0.460 ns) = 7.344 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 3; REG Node = 'Ultra_start_reg1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { Ultra_start Ultra_start_reg1 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 19.13 % ) " "Info: Total cell delay = 1.405 ns ( 19.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.939 ns ( 80.87 % ) " "Info: Total interconnect delay = 5.939 ns ( 80.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { Ultra_start Ultra_start_reg1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { Ultra_start {} Ultra_start~combout {} Ultra_start_reg1 {} } { 0.000ns 0.000ns 5.939ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns Ultra_start_reg1 3 REG LCFF_X1_Y6_N7 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 3; REG Node = 'Ultra_start_reg1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl Ultra_start_reg1 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Ultra_start_reg1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_start_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { Ultra_start Ultra_start_reg1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { Ultra_start {} Ultra_start~combout {} Ultra_start_reg1 {} } { 0.000ns 0.000ns 5.939ns } { 0.000ns 0.945ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Ultra_start_reg1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_start_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Ultra_data\[18\] Ultra_data\[18\]~reg0 9.217 ns register " "Info: tco from clock \"clk\" to destination pin \"Ultra_data\[18\]\" through register \"Ultra_data\[18\]~reg0\" is 9.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns Ultra_data\[18\]~reg0 3 REG LCFF_X19_Y3_N7 1 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X19_Y3_N7; Fanout = 1; REG Node = 'Ultra_data\[18\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl Ultra_data[18]~reg0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl Ultra_data[18]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_data[18]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.164 ns + Longest register pin " "Info: + Longest register to pin delay is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ultra_data\[18\]~reg0 1 REG LCFF_X19_Y3_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N7; Fanout = 1; REG Node = 'Ultra_data\[18\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[18]~reg0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(3.546 ns) 6.164 ns Ultra_data\[18\] 2 PIN PIN_42 0 " "Info: 2: + IC(2.618 ns) + CELL(3.546 ns) = 6.164 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'Ultra_data\[18\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { Ultra_data[18]~reg0 Ultra_data[18] } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns ( 57.53 % ) " "Info: Total cell delay = 3.546 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 42.47 % ) " "Info: Total interconnect delay = 2.618 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { Ultra_data[18]~reg0 Ultra_data[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { Ultra_data[18]~reg0 {} Ultra_data[18] {} } { 0.000ns 2.618ns } { 0.000ns 3.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl Ultra_data[18]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_data[18]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { Ultra_data[18]~reg0 Ultra_data[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { Ultra_data[18]~reg0 {} Ultra_data[18] {} } { 0.000ns 2.618ns } { 0.000ns 3.546ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Ultra_Trig~reg0 reset_n clk 0.645 ns register " "Info: th for register \"Ultra_Trig~reg0\" (data pin = \"reset_n\", clock pin = \"clk\") is 0.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns Ultra_Trig~reg0 3 REG LCFF_X1_Y6_N31 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'Ultra_Trig~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl Ultra_Trig~reg0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Ultra_Trig~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_Trig~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset_n 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'reset_n'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.855 ns) 2.382 ns Ultra_Trig~reg0 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.437 ns) + CELL(0.855 ns) = 2.382 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'Ultra_Trig~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { reset_n Ultra_Trig~reg0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 81.65 % ) " "Info: Total cell delay = 1.945 ns ( 81.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 18.35 % ) " "Info: Total interconnect delay = 0.437 ns ( 18.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { reset_n Ultra_Trig~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { reset_n {} reset_n~combout {} Ultra_Trig~reg0 {} } { 0.000ns 0.000ns 0.437ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Ultra_Trig~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Ultra_Trig~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { reset_n Ultra_Trig~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { reset_n {} reset_n~combout {} Ultra_Trig~reg0 {} } { 0.000ns 0.000ns 0.437ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 21:54:21 2011 " "Info: Processing ended: Sat Nov 12 21:54:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
