$date
	Mon Feb  5 20:49:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 3 ! out [2:0] $end
$var reg 4 " in [3:0] $end
$scope module s $end
$var wire 4 # in [3:0] $end
$var wire 3 $ out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 #
#20
b10 "
b10 #
#30
b1 !
b1 $
b11 "
b11 #
#40
b100 "
b100 #
#50
b101 "
b101 #
#60
b10 !
b10 $
b110 "
b110 #
#70
b111 "
b111 #
#80
b110 !
b110 $
b1000 "
b1000 #
#90
b1001 "
b1001 #
#100
b1010 "
b1010 #
#110
b111 !
b111 $
b1011 "
b1011 #
#120
b1100 "
b1100 #
#130
b1101 "
b1101 #
#140
b0 !
b0 $
b1110 "
b1110 #
#150
b1111 "
b1111 #
#160
