V 50
K 164726648500 inv18
Y 0
D 0 0 850 1100
Z 0
i 63
I 56 virtex:INV16 1 275 505 0 1 '
C 47 6 2 0
C 46 1 1 0
I 55 virtex:INV16 1 275 545 0 1 '
C 46 2 1 0
C 47 1 2 0
I 48 virtex:ASHEETP 1 410 0 0 1 '
N 47
J 275 555 8
J 90 490 7
J 180 490 9
J 180 555 9
J 180 515 11
J 275 515 8
B 5 4
B 3 5
B 4 1
L 210 560 20 0 3 0 1 0 I[15:0]
B 5 6
L 210 520 20 0 3 0 1 0 I[31:16]
B 2 3
L 90 500 20 0 3 0 1 0 I[31:0]
T 760 75 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 465 100 10 0 3 VIRTEX Family INV32 Macro
T 480 80 10 0 3 32-bit Inverter
T 640 50 10 0 9 8th August 2001
N 46
J 345 515 8
J 345 555 8
J 450 515 9
J 575 600 7
J 450 600 9
J 450 555 11
B 3 6
B 6 5
B 1 3
L 375 520 20 0 3 0 1 0 O[0:15]
B 5 4
L 500 605 20 0 3 0 1 0 O[31:0]
B 2 6
L 375 560 20 0 3 0 1 0 O[16:31]
E
