# Lab 7

> <h3>Learning Objectives</h3>

> - Modelling given 3-stage pipeline design

### Lab Exercise

Write separate modules for `encoder`, `ALU` and `Even Parity Generator`. Write a module which will integrate these modules to realize the pipeline design circuit. Make use of behavioural modeling for `encoder`, dataflow modeling for `ALU` and `Even Parity Generator`. 

Write a test bench to test different instructions given in ISA for any two operand values serially.
