# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../sources/ip_cores/dma/netlist/eval/dma_back_end_axi.vp" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/sg_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/sg_bram/sim/sg_bram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/sg_bram_controller/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/DMA/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/DMA/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/controller/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/dout_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog blk_mem_gen_v8_2  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/ip/dout_bram/sim/dout_bram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/trans.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/compress_unit.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/write_bram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/shift_debug.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/sg_dma_command.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/compression_design.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sources_1/new/system_design.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sim/compression.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../xt_conn_trd.srcs/sources_1/ip/compression_4/sim_1/new/compress_unit_tb.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_7vx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_8k.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_16k.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_cpl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep_8k.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_req.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_init_ctrl_7vx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_lane.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_misc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_pipeline.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_drp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_eq.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_sync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_drp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_rxeq_scan.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_common.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gtx_cpllpd_ovrd.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_tlp_tph_tbl_7vx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_3_0_7vx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/simulation/functional/pcie3_x8_ip_gt_top_pipe.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/pcie3_x8_ip/sim/pcie3_x8_ip.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog generic_baseblocks_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_infrastructure_v1_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_infrastructure_v1_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_infrastructure_v1_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_register_slice_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_register_slice_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_data_fifo_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axi_crossbar_v2_1  "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/axi4lite_crossbar/sim/axi4lite_crossbar.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_async_fifo/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_async_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/axis_async_fifo/sim/axis_async_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/cmd_fifo_xgemac_rxif/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/cmd_fifo_xgemac_rxif/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/cmd_fifo_xgemac_rxif/sim/cmd_fifo_xgemac_rxif.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_ic_wr/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_ic_wr/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_sync_clock_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_sample_cycle_ratio.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_clock_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_arb_rr.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_transfer_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_arb_responder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch_arbiter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_subset_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/axis_ic_wr/sim/axis_ic_wr.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_ic_rd/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog fifo_generator_v12_0  "../../../../../sources/ip_catalog/axis_ic_rd/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_sync_clock_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_sample_cycle_ratio.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_clock_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_arb_rr.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_transfer_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_arb_responder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch_arbiter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_subset_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog axis_interconnect_v1_1  "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/axis_ic_rd/sim/axis_ic_rd.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/ten_gig_eth_mac_v14_0_pfc_tx_cntl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/common/ten_gig_eth_mac_v14_0_reset_gen.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/common/ten_gig_eth_mac_v14_0_sync_block.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/common/ten_gig_eth_mac_v14_0_sync_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/common/ten_gig_eth_mac_v14_0_ts_normalise.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_axi_lite_mux.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_config.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_management.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_mdio.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_stats.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_rx_stats_count.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/man/ten_gig_eth_mac_v14_0_tx_stats_count.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rs/ten_gig_eth_mac_v14_0_rs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_calc_crc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_data_path.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_decode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_pause_cntl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_timestamp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx_correction.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/rx/ten_gig_eth_mac_v14_0_rx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_calc_crc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_calc_dic.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_cntl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_decode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_max_check.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_pfc_cntl.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_user_data.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_timestamp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_correction.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx_pipeline.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/tx/ten_gig_eth_mac_v14_0_tx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl_32bit/ten_gig_eth_mac_v14_0_core.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_pselect_f.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_counter_f.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_address_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_slave_attachment.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi_lite_ipif.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi4_lite_ipif_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_sync_resetn.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_mac_v14_0  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_block.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_rx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_rx_trans.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_sim_speedup_controller.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_tx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_phasecross_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_basekr_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cc2ce.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cc8ce.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_combine_status.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_common_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cs_ipif_access.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_decimate_config.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_distributed_dp_ram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_arbiter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_err_tracker_orig.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor12.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor18.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor2_12.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor2_18.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor6.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_block_sync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_dec.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_enc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_enc_parity.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_err_pattgen_corr.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_err_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_pn2112.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_syndrome_orig.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs_en.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_handoff.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_barrel_shift_read.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_rx_seq_counter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_timer_rx_latency_correct.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_cf_timer_rx_latency_correct.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_counters.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ipif_access.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_cs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_mdio.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_mdio_interface.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_txrx_codec.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_prbs11.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_double.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_uscale.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_seq_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_rst.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_enable.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_coeff_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_coeff_update_drp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_frame_lock.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_framer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_output.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_rx_decode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_tx_encode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_uscale.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_uscale_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk312_counter_resync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_uscale_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_gt.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_cable_pull_logic.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_sim_speedup_controller.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_rx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_rx_trans.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_sim_speedup_controller.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_an_tx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_phasecross_fifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_basekr_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cc2ce.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cc8ce.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_combine_status.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_common_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_cs_ipif_access.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_decimate_config.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_distributed_dp_ram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_arbiter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_err_tracker_orig.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor12.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor18.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor2_12.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor2_18.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fastxor6.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_block_sync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_dec.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_enc.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_enc_parity.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_err_pattgen_corr.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_err_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_pn2112.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_syndrome_orig.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_fec_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs_en.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_handoff.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_barrel_shift_read.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_rx_seq_counter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_timer_rx_latency_correct.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ieee_1588/ten_gig_eth_pcs_pma_v5_0_cf_timer_rx_latency_correct.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_counters.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ipif_access.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_cs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_mdio.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_mdio_interface.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_txrx_codec.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_prbs11.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_double.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_uscale.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_seq_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_rst.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_enable.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_detect.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_coeff_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_coeff_update_drp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_frame_lock.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_framer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_output.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_rx_decode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_top.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_training_tx_encode.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_uscale.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter_uscale_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk312_counter_resync.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo_uscale_32.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst2.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog ten_gig_eth_pcs_pma_v5_0  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/axilite_system.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_cores/axi_lite_ipif/address_decoder.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_cores/axi_lite_ipif/axi_lite_ipif.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_cores/axi_lite_ipif/pselect_f.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_cores/axi_lite_ipif/counter_f.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/ip_cores/axi_lite_ipif/slave_attachment.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/synchronizer_simple.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/synchronizer_vector.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/registers.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/user_registers_slave.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/common/pcie_monitor_gen3.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/packet_dma_axi.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/axis_ic_bram.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/network_path/rx_interface.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/network_path/network_path_shared.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/network_path/network_path.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/gen_chk/crc32_D32_wrapper.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/gen_chk/hdr_crc_checker.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/gen_chk/hdr_crc_insert.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/gen_chk/axi_stream_gen.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/gen_chk/axi_stream_crc_gen_check.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/pipe_clock.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/hdl/xt_connectivity_trd.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/decomp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/array2axis.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/dummy_decomp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/2D_array_pack_unpack.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/comp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/dummy_comp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../comp/decompression.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../real_comp/sz_1_4.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../../../../real_comp/sz_compress_1.4.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/pipe_clock.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/dsport/pci_exp_usrapp_com.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/dsport/pci_exp_usrapp_tx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/dsport/pci_exp_usrapp_cfg.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/dsport/pci_exp_usrapp_rx.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/dsport/xilinx_pcie_3_0_7vx_rp.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/board.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"
verilog xil_defaultlib  "../../../../../sources/testbench/pcie3_x8_ip_gt_top_pipe.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" --include "../../../../../sources/ip_catalog/axi4lite_crossbar/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_rd/axis_interconnect_v1_1/hdl/verilog" --include "../../../../../sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
