{
  "modules": {
    "xc_malu": {
      "annotations": {
        "source": [
          "flush",
          "flush_data",
          "pw_16",
          "pw_2",
          "pw_32",
          "pw_4",
          "pw_8",
          "resetn",
          "rs1",
          "rs2",
          "rs3",
          "uop_clmul",
          "uop_div",
          "uop_divu",
          "uop_macc",
          "uop_madd",
          "uop_mmul",
          "uop_msub",
          "uop_mul",
          "uop_mulsu",
          "uop_mulu",
          "uop_pclmul",
          "uop_pmul",
          "uop_rem",
          "uop_remu",
          "valid"
        ],
        "sink": [
          "ready",
          "result"
        ],
        "initial_eq": [
          "fsm",
          "n_fsm",
          "count"
        ],
        "always_eq": [
          "flush",
          "resetn",
          "valid",
          "pw_16",
          "pw_2",
          "pw_32",
          "pw_4",
          "pw_8",
          "uop_clmul",
          "uop_div",
          "uop_divu",
          "uop_macc",
          "uop_madd",
          "uop_mmul",
          "uop_msub",
          "uop_mul",
          "uop_mulsu",
          "uop_mulu",
          "uop_pclmul",
          "uop_pmul",
          "uop_rem",
          "uop_remu"
        ],
        "cannot_mark": [
          "fsm",
          "n_fsm",
          "mdr_ready"
        ]
      },
      "clock": [
        "clock"
      ]
    },
    "xc_malu_muldivrem": {
      "clock": [
        "clock"
      ],
      "inline": true
    },
    "xc_malu_divrem": {
      "annotations": {
        "initial_eq": ["div_run"]
      },
      "inline": true,
      "clock": [
        "clock"
      ]
    },
    "xc_malu_long": {
      "inline": false
    },
    "xc_malu_mul": {
      "inline": false
    },
    "xc_malu_pmul": {
      "inline": false
    },
    "p_addsub": {
      "inline": false
    }
  },
  "top_module": "xc_malu"
}