#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025bd8a6b530 .scope module, "tb_testbench" "tb_testbench" 2 3;
 .timescale -9 -12;
v0000025bd89465f0_0 .net "q", 0 0, v0000025bd8a67120_0;  1 drivers
v0000025bd8946690_0 .net "r", 0 0, v0000025bd89464b0_0;  1 drivers
v0000025bd898ce20_0 .net "s", 0 0, v0000025bd8946550_0;  1 drivers
E_0000025bd8949740 .event anyedge, v0000025bd8a67120_0, v0000025bd8a6baa0_0, v0000025bd8a6da00_0;
S_0000025bd8a6b910 .scope module, "dut" "sr" 2 10, 3 1 0, S_0000025bd8a6b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_0000025bd8a66fa0 .functor NOT 1, v0000025bd8a67120_0, C4<0>, C4<0>, C4<0>;
v0000025bd8a67120_0 .var "Q", 0 0;
v0000025bd8a66e00_0 .net "Qb", 0 0, L_0000025bd8a66fa0;  1 drivers
v0000025bd8a6da00_0 .net "R", 0 0, v0000025bd89464b0_0;  alias, 1 drivers
v0000025bd8a6baa0_0 .net "S", 0 0, v0000025bd8946550_0;  alias, 1 drivers
E_0000025bd8949200 .event posedge, v0000025bd8a6baa0_0, v0000025bd8a6da00_0;
S_0000025bd8a6bb40 .scope module, "tester" "sr_test" 2 7, 4 1 0, S_0000025bd8a6b530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /INPUT 1 "p";
v0000025bd8946410_0 .net "p", 0 0, v0000025bd8a67120_0;  alias, 1 drivers
v0000025bd89464b0_0 .var "t1", 0 0;
v0000025bd8946550_0 .var "t2", 0 0;
    .scope S_0000025bd8a6bb40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd89464b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd8946550_0, 0;
    %delay 100000, 0;
    %vpi_call 4 33 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000025bd8a6b910;
T_1 ;
    %wait E_0000025bd8949200;
    %load/vec4 v0000025bd8a6da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025bd8a67120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025bd8a6baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025bd8a67120_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025bd8a6b530;
T_2 ;
    %wait E_0000025bd8949740;
    %delay 1000, 0;
    %vpi_call 2 15 "$display", "%b %b %b", v0000025bd8946690_0, v0000025bd898ce20_0, v0000025bd89465f0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025bd8a6b530;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025bd8a6b910 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "sr.v";
    "sr_test.v";
