<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z035-ffg676-2</Part>
        <TopModelName>runOne</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.292</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_783_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_783_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>36</BRAM_18K>
            <DSP>2</DSP>
            <FF>4648</FF>
            <LUT>11454</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1000</BRAM_18K>
            <DSP>900</DSP>
            <FF>343800</FF>
            <LUT>171900</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>runOne</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>testCaseIdx</name>
            <Object>testCaseIdx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>runOne</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Reset_fu_334</InstName>
                    <ModuleName>Reset</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>334</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>191</ID>
                            <BindInstances>add_ln685_1_fu_128_p2 add_ln685_fu_140_p2 mac_muladd_4ns_7ns_7ns_10_4_1_U1 add_ln686_fu_223_p2 mac_muladd_4ns_7ns_7ns_10_4_1_U1 add_ln688_1_fu_280_p2 add_ln687_fu_254_p2 add_ln686_1_fu_164_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>add_ln692_1_fu_96_p2 add_ln692_fu_108_p2 add_ln694_fu_148_p2 add_ln693_fu_159_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>203</ID>
                            <BindInstances>add_ln697_1_fu_126_p2 add_ln697_fu_144_p2 add_ln698_fu_198_p2 add_ln700_fu_230_p2 add_ln700_1_fu_291_p2 add_ln699_fu_236_p2 add_ln698_1_fu_242_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_704_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>209</ID>
                            <BindInstances>add_ln704_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_707_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>215</ID>
                            <BindInstances>add_ln707_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_710_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>221</ID>
                            <BindInstances>add_ln710_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_713_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>227</ID>
                            <BindInstances>add_ln713_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_716_17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <BindInstances>add_ln716_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>239</ID>
                            <BindInstances>add_ln724_1_fu_136_p2 i_13_fu_148_p2 add_ln732_fu_267_p2 add_ln727_fu_200_p2 add_ln727_1_fu_225_p2 add_ln732_1_fu_276_p2 add_ln727_2_fu_234_p2 add_ln726_fu_176_p2 dependency_predecessors_kernels_values1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>249</ID>
                            <BindInstances>add_ln736_1_fu_140_p2 i_11_fu_152_p2 add_ln744_fu_271_p2 add_ln739_fu_184_p2 add_ln739_1_fu_229_p2 add_ln744_1_fu_280_p2 add_ln739_2_fu_238_p2 add_ln738_fu_190_p2 dependency_successors_kernels_values1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259</InstName>
                            <ModuleName>Reset_Pipeline_VITIS_LOOP_719_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>259</ID>
                            <BindInstances>i_15_fu_109_p2 add_ln720_fu_119_p2 placement_static_kernels_values_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_8ns_10_1_1_U24 add_ln674_fu_396_p2 add_ln677_fu_426_p2 add_ln724_fu_459_p2 add_ln736_fu_488_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dynamic_placement_routing_fu_400</InstName>
                    <ModuleName>dynamic_placement_routing</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>400</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>403</ID>
                            <BindInstances>i_1_fu_87_p2 add_ln602_1_fu_97_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>411</ID>
                            <BindInstances>add_ln611_fu_93_p2 add_ln612_fu_103_p2 placement_static_kernels_values_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>422</ID>
                            <BindInstances>predPredsNum_3_fu_87_p2 add_ln619_1_fu_97_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_fu_430</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>430</ID>
                            <BindInstances>j_2_fu_103_p2 add_ln627_fu_113_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_fu_439</InstName>
                            <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>522</ID>
                                    <BindInstances>i_36_fu_84_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>530</ID>
                                    <BindInstances>j_12_fu_99_p2 allocated_tiles_shapes_values_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>540</ID>
                                    <BindInstances>add_ln497_fu_192_p2 i_33_fu_201_p2 add_ln499_fu_232_p2 add_ln501_fu_278_p2 j_9_fu_243_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>551</ID>
                                    <BindInstances>i_31_fu_84_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>559</ID>
                                    <BindInstances>i_29_fu_148_p2 add_ln565_fu_185_p2 allocated_tiles_shapes_values_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>575</ID>
                                    <BindInstances>j_5_fu_93_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>584</ID>
                                    <BindInstances>j_7_fu_89_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592</InstName>
                                    <ModuleName>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>592</ID>
                                    <BindInstances>j_11_fu_93_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>potentialPlacement_AllPreds_U intersection_U i_42_fu_688_p2 x_fu_764_p2 add_ln437_2_fu_791_p2 add_ln437_fu_797_p2 x_mid1_fu_862_p2 add_ln437_1_fu_895_p2 y_fu_908_p2 y_1_fu_913_p2 add_ln460_fu_953_p2 potentialPlacement_wrAddr_2_fu_963_p2 add_ln438_fu_969_p2 mul_7ns_8ns_15_1_1_U100 predX_0_7_fu_1093_p2 predX_0_8_fu_1104_p2 predY_0_7_fu_1131_p2 predY_0_8_fu_1142_p2 add_ln561_fu_1180_p2 i_47_fu_1257_p2 grp_fu_619_p2 i_46_fu_1318_p2 grp_fu_619_p2 i_43_fu_1379_p2 grp_fu_619_p2 CGRA_NumTiles_shapes_values_U CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>473</ID>
                            <BindInstances>tileID_2_fu_92_p2 placement_static_Tile2Level_keys_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>482</ID>
                            <BindInstances>i_7_fu_109_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_fu_493</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>493</ID>
                            <BindInstances>i_6_fu_116_p2 add_ln402_fu_161_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_fu_507</InstName>
                            <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1_fu_587</InstName>
                                    <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>587</ID>
                                    <BindInstances>add_ln14_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1_fu_596</InstName>
                                    <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>596</ID>
                                    <BindInstances>add_ln32_fu_116_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2_fu_606</InstName>
                                    <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>606</ID>
                                    <BindInstances>add_ln39_fu_120_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_BypassOptPlacement_Gen_Record_fu_615</InstName>
                                    <ModuleName>BypassOptPlacement_Gen_Record</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>615</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365</InstName>
                                            <ModuleName>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>365</ID>
                                            <BindInstances>bypassSrcOptIdx_2_fu_85_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373</InstName>
                                            <ModuleName>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>373</ID>
                                            <BindInstances>x_2_fu_368_p2 empty_fu_394_p2 y_2_fu_402_p2 empty_226_fu_428_p2 add_ln199_1_fu_467_p2 add_ln199_fu_348_p2 x_2_mid1_fu_476_p2 p_mid1_fu_481_p2 y_2_mid1_fu_490_p2 p_mid112_fu_495_p2 i_50_fu_563_p2 bpsStride_0_U bpsStride_1_U xy2Tile_U allocated_tiles_shapes_values_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402</InstName>
                                            <ModuleName>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>402</ID>
                                            <BindInstances>formerPC_fu_216_p2 add_ln252_fu_231_p2 add_ln253_fu_251_p2 add_ln280_fu_289_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420</InstName>
                                            <ModuleName>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>420</ID>
                                            <BindInstances>add_ln257_1_fu_107_p2 add_ln257_fu_90_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln186_fu_552_p2 add_ln192_fu_564_p2 upperLimit_fu_580_p2 sub_ln192_fu_527_p2 sel_tmp25_cast_op_fu_796_p2 sel_tmp42_op_fu_817_p2 add_ln268_fu_882_p2 Tile2XY_0_U Tile2XY_1_U CGRA_NumTiles_shapes_values_U allocated_tiles_shapes_values_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Dependency_Update_BypassMode_SrcTgt_fu_667</InstName>
                                    <ModuleName>Dependency_Update_BypassMode_SrcTgt</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>667</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1_fu_168</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>168</ID>
                                            <BindInstances>add_ln53_fu_85_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2_fu_176</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>176</ID>
                                            <BindInstances>add_ln61_fu_114_p2 add_ln62_1_fu_124_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3_fu_185</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <BindInstances>add_ln69_fu_102_p2 add_ln70_1_fu_112_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4_fu_193</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>193</ID>
                                            <BindInstances>add_ln75_fu_102_p2 add_ln76_1_fu_112_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5_fu_201</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln83_fu_110_p2 add_ln84_1_fu_120_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6_fu_210</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>210</ID>
                                            <BindInstances>add_ln94_fu_114_p2 add_ln95_1_fu_124_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7_fu_219</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>219</ID>
                                            <BindInstances>add_ln102_fu_102_p2 add_ln103_1_fu_112_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8_fu_227</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>227</ID>
                                            <BindInstances>add_ln108_fu_102_p2 add_ln109_1_fu_112_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9_fu_235</InstName>
                                            <ModuleName>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>235</ID>
                                            <BindInstances>add_ln116_fu_110_p2 add_ln117_1_fu_120_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln62_fu_297_p2 add_ln70_fu_330_p2 add_ln76_fu_355_p2 add_ln84_fu_396_p2 add_ln95_fu_433_p2 add_ln109_fu_491_p2 add_ln103_fu_466_p2 add_ln117_fu_532_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1_fu_691</InstName>
                                    <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>691</ID>
                                    <BindInstances>add_ln127_fu_116_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4_fu_700</InstName>
                                    <ModuleName>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>700</ID>
                                    <BindInstances>add_ln356_fu_123_p2 add_ln361_fu_137_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>bypassPreds_U initial_IDX_pd_fu_735_p2 upperLimit_fu_763_p2 i_9_fu_814_p2 j_3_fu_852_p2 sub_ln20_fu_911_p2 empty_209_fu_922_p2 sub_ln21_fu_932_p2 empty_210_fu_943_p2 bypassPreds_wrAddr_2_fu_1028_p2 k_1_fu_1044_p2 mac_muladd_3ns_7ns_8s_10_4_1_U261 mac_muladd_3ns_7ns_8s_10_4_1_U261 sub_ln137_fu_1232_p2 empty_213_fu_1244_p2 sub_ln138_fu_1258_p2 empty_214_fu_1270_p2 upperLimit_2_fu_1380_p2 add_ln6_fu_1432_p2 placement_static_kernels_values_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597</InstName>
                            <ModuleName>dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>597</ID>
                            <BindInstances>i_4_fu_116_p2 add_ln418_fu_131_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_8ns_10_1_1_U300 placedOpts_Counter_2_fu_668_p2 add_ln602_fu_704_p2 add_ln374_fu_720_p2 i_fu_743_p2 add_ln609_fu_753_p2 add_ln619_fu_814_p2 add_ln636_fu_852_p2 add_ln643_fu_827_p2 dynamic_level_3_fu_946_p2 empty_83_fu_974_p2 add_ln415_fu_997_p2 add_ln596_fu_1014_p2 predOpt_idx_List_U placement_static_Opt2Tile_kernels_values1_U placement_static_Tile2Level_values_U allocated_tiles_Maxlevels_dynamic_shapes_values_U allocated_tiles_levelsValidLen_shapes_values_U allocated_tiles_levels_dynamic_shapes_values_U Tile2XY_0_U Tile2XY_1_U xy2Tile_U allocated_tiles_shapes_values_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_8s_10ns_18_1_1_U342 sub_ln778_fu_570_p2 sub_ln778_1_fu_612_p2 add_ln765_fu_680_p2 grp_fu_526_p2 grp_fu_549_p2 grp_fu_526_p2 grp_fu_549_p2 grp_fu_526_p2 ddiv_64ns_64ns_64_31_no_dsp_1_U339 data_V_1_fu_852_p2 add_ln513_fu_1017_p2 sub_ln1364_fu_1031_p2 result_V_2_fu_1099_p2 add_ln797_fu_1192_p2 startII_5_fu_1198_p2 DFG_NodesCount_kernels_values_U CGRA_NumTiles_shapes_values_U mask_table_U predecessors_U placement_dynamic_bypass_U placement_dynamic_occupy_U placement_dynamic_bypass_occupy_U placement_dynamic_dict_Opt2PC_keys_U placement_dynamic_dict_Opt2PC_values_U placement_dynamic_dict_Opt2Tile_keys_U placement_dynamic_dict_Opt2Tile_values_U placement_done_values_U placement_static_kernels_values_U dependency_predecessor_values_U dependency_successor_values_U curOptPotentialPlacement_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7</Name>
            <Loops>
                <VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.059</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12804</Best-caseLatency>
                    <Average-caseLatency>12804</Average-caseLatency>
                    <Worst-caseLatency>12804</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.128 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12804</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7>
                        <Name>VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7</Name>
                        <TripCount>12800</TripCount>
                        <Latency>12802</Latency>
                        <AbsoluteTimeLatency>0.128 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>56</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln685_1_fu_128_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" URAM="0" VARIABLE="add_ln685_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln685_fu_140_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" URAM="0" VARIABLE="add_ln685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U1" SOURCE="DynMap/DynMap_4HLS.cpp:688" URAM="0" VARIABLE="mul_ln688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln686_fu_223_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" URAM="0" VARIABLE="add_ln686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U1" SOURCE="DynMap/DynMap_4HLS.cpp:688" URAM="0" VARIABLE="add_ln688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln688_1_fu_280_p2" SOURCE="DynMap/DynMap_4HLS.cpp:688" URAM="0" VARIABLE="add_ln688_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln687_fu_254_p2" SOURCE="DynMap/DynMap_4HLS.cpp:687" URAM="0" VARIABLE="add_ln687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln686_1_fu_164_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" URAM="0" VARIABLE="add_ln686_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9</Name>
            <Loops>
                <VITIS_LOOP_692_8_VITIS_LOOP_693_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.377</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1602</Best-caseLatency>
                    <Average-caseLatency>1602</Average-caseLatency>
                    <Worst-caseLatency>1602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_692_8_VITIS_LOOP_693_9>
                        <Name>VITIS_LOOP_692_8_VITIS_LOOP_693_9</Name>
                        <TripCount>1600</TripCount>
                        <Latency>1600</Latency>
                        <AbsoluteTimeLatency>16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_692_8_VITIS_LOOP_693_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln692_1_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:692" URAM="0" VARIABLE="add_ln692_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln692_fu_108_p2" SOURCE="DynMap/DynMap_4HLS.cpp:692" URAM="0" VARIABLE="add_ln692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln694_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:694" URAM="0" VARIABLE="add_ln694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln693_fu_159_p2" SOURCE="DynMap/DynMap_4HLS.cpp:693" URAM="0" VARIABLE="add_ln693"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12</Name>
            <Loops>
                <VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25602</Best-caseLatency>
                    <Average-caseLatency>25602</Average-caseLatency>
                    <Worst-caseLatency>25602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.256 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.256 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.256 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12>
                        <Name>VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12</Name>
                        <TripCount>25600</TripCount>
                        <Latency>25600</Latency>
                        <AbsoluteTimeLatency>0.256 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>196</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln697_1_fu_126_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" URAM="0" VARIABLE="add_ln697_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln697_fu_144_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" URAM="0" VARIABLE="add_ln697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln698_fu_198_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" URAM="0" VARIABLE="add_ln698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln700_fu_230_p2" SOURCE="DynMap/DynMap_4HLS.cpp:700" URAM="0" VARIABLE="add_ln700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln700_1_fu_291_p2" SOURCE="DynMap/DynMap_4HLS.cpp:700" URAM="0" VARIABLE="add_ln700_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln699_fu_236_p2" SOURCE="DynMap/DynMap_4HLS.cpp:699" URAM="0" VARIABLE="add_ln699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln698_1_fu_242_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" URAM="0" VARIABLE="add_ln698_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_704_13</Name>
            <Loops>
                <VITIS_LOOP_704_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_704_13>
                        <Name>VITIS_LOOP_704_13</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_704_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_704_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln704_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:704" URAM="0" VARIABLE="add_ln704"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_707_14</Name>
            <Loops>
                <VITIS_LOOP_707_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_707_14>
                        <Name>VITIS_LOOP_707_14</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_707_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_707_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln707_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:707" URAM="0" VARIABLE="add_ln707"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_710_15</Name>
            <Loops>
                <VITIS_LOOP_710_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_710_15>
                        <Name>VITIS_LOOP_710_15</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_710_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_710_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln710_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:710" URAM="0" VARIABLE="add_ln710"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_713_16</Name>
            <Loops>
                <VITIS_LOOP_713_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_713_16>
                        <Name>VITIS_LOOP_713_16</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_713_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_713_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln713_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:713" URAM="0" VARIABLE="add_ln713"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_716_17</Name>
            <Loops>
                <VITIS_LOOP_716_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.820</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_716_17>
                        <Name>VITIS_LOOP_716_17</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_716_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_716_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln716_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:716" URAM="0" VARIABLE="add_ln716"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_719_18</Name>
            <Loops>
                <VITIS_LOOP_719_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.526</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_719_18>
                        <Name>VITIS_LOOP_719_18</Name>
                        <TripCount>
                            <range>
                                <min>17</min>
                                <max>42</max>
                            </range>
                        </TripCount>
                        <Latency>17 ~ 42</Latency>
                        <AbsoluteTimeLatency>0.170 us ~ 0.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_719_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>15</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_719_18" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_109_p2" SOURCE="DynMap/DynMap_4HLS.cpp:719" URAM="0" VARIABLE="i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_719_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln720_fu_119_p2" SOURCE="DynMap/DynMap_4HLS.cpp:720" URAM="0" VARIABLE="add_ln720"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" URAM="0" VARIABLE="placement_static_kernels_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20</Name>
            <Loops>
                <VITIS_LOOP_724_19_VITIS_LOOP_726_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.292</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>174</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>174 ~ 424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_19_VITIS_LOOP_726_20>
                        <Name>VITIS_LOOP_724_19_VITIS_LOOP_726_20</Name>
                        <TripCount>
                            <range>
                                <min>170</min>
                                <max>420</max>
                            </range>
                        </TripCount>
                        <Latency>172 ~ 422</Latency>
                        <AbsoluteTimeLatency>1.720 us ~ 4.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_19_VITIS_LOOP_726_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>171</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>252</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_1_fu_136_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" URAM="0" VARIABLE="add_ln724_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_fu_267_p2" SOURCE="DynMap/DynMap_4HLS.cpp:732" URAM="0" VARIABLE="add_ln732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_fu_200_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" URAM="0" VARIABLE="add_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_1_fu_225_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" URAM="0" VARIABLE="add_ln727_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_1_fu_276_p2" SOURCE="DynMap/DynMap_4HLS.cpp:732" URAM="0" VARIABLE="add_ln732_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_2_fu_234_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" URAM="0" VARIABLE="add_ln727_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln726_fu_176_p2" SOURCE="DynMap/DynMap_4HLS.cpp:726" URAM="0" VARIABLE="add_ln726"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dependency_predecessors_kernels_values1_U" SOURCE="" URAM="0" VARIABLE="dependency_predecessors_kernels_values1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22</Name>
            <Loops>
                <VITIS_LOOP_736_21_VITIS_LOOP_738_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.902</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>344</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>344 ~ 844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_736_21_VITIS_LOOP_738_22>
                        <Name>VITIS_LOOP_736_21_VITIS_LOOP_738_22</Name>
                        <TripCount>
                            <range>
                                <min>340</min>
                                <max>840</max>
                            </range>
                        </TripCount>
                        <Latency>342 ~ 842</Latency>
                        <AbsoluteTimeLatency>3.420 us ~ 8.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_736_21_VITIS_LOOP_738_22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>185</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>259</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_1_fu_140_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" URAM="0" VARIABLE="add_ln736_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_152_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln744_fu_271_p2" SOURCE="DynMap/DynMap_4HLS.cpp:744" URAM="0" VARIABLE="add_ln744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_fu_184_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" URAM="0" VARIABLE="add_ln739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_1_fu_229_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" URAM="0" VARIABLE="add_ln739_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln744_1_fu_280_p2" SOURCE="DynMap/DynMap_4HLS.cpp:744" URAM="0" VARIABLE="add_ln744_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_2_fu_238_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" URAM="0" VARIABLE="add_ln739_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln738_fu_190_p2" SOURCE="DynMap/DynMap_4HLS.cpp:738" URAM="0" VARIABLE="add_ln738"/>
                <BindNode BINDTYPE="storage" BRAM="7" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dependency_successors_kernels_values1_U" SOURCE="" URAM="0" VARIABLE="dependency_successors_kernels_values1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Reset</Name>
            <Loops>
                <VITIS_LOOP_674_1/>
                <VITIS_LOOP_677_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.292</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25653</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>25678</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.257 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.257 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25653 ~ 25678</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_674_1>
                        <Name>VITIS_LOOP_674_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_674_1>
                    <VITIS_LOOP_677_2>
                        <Name>VITIS_LOOP_677_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_677_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>620</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1509</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U24" SOURCE="DynMap/DynMap_4HLS.cpp:727" URAM="0" VARIABLE="mul_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_674_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_396_p2" SOURCE="DynMap/DynMap_4HLS.cpp:674" URAM="0" VARIABLE="add_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_677_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln677_fu_426_p2" SOURCE="DynMap/DynMap_4HLS.cpp:677" URAM="0" VARIABLE="add_ln677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_459_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" URAM="0" VARIABLE="add_ln724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_fu_488_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" URAM="0" VARIABLE="add_ln736"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2</Name>
            <Loops>
                <VITIS_LOOP_601_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_601_2>
                        <Name>VITIS_LOOP_601_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_601_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_87_p2" SOURCE="" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_1_fu_97_p2" SOURCE="DynMap/DynMap_4HLS.cpp:602" URAM="0" VARIABLE="add_ln602_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4</Name>
            <Loops>
                <VITIS_LOOP_611_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_611_4>
                        <Name>VITIS_LOOP_611_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_611_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>24</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_611_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln611_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:611" URAM="0" VARIABLE="add_ln611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_611_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln612_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:612" URAM="0" VARIABLE="add_ln612"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" URAM="0" VARIABLE="placement_static_kernels_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5</Name>
            <Loops>
                <VITIS_LOOP_618_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_618_5>
                        <Name>VITIS_LOOP_618_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_618_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_618_5" OPTYPE="add" PRAGMA="" RTLNAME="predPredsNum_3_fu_87_p2" SOURCE="DynMap/DynMap_4HLS.cpp:618" URAM="0" VARIABLE="predPredsNum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_618_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_1_fu_97_p2" SOURCE="DynMap/DynMap_4HLS.cpp:619" URAM="0" VARIABLE="add_ln619_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6</Name>
            <Loops>
                <VITIS_LOOP_624_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_624_6>
                        <Name>VITIS_LOOP_624_6</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_624_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_624_6" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:624" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_624_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln627_fu_113_p2" SOURCE="DynMap/DynMap_4HLS.cpp:627" URAM="0" VARIABLE="add_ln627"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4</Name>
            <Loops>
                <VITIS_LOOP_453_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.034</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_453_4>
                        <Name>VITIS_LOOP_453_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_453_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>14</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_453_4" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_99_p2" SOURCE="DynMap/DynMap_4HLS.cpp:453" URAM="0" VARIABLE="j_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_shapes_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9</Name>
            <Loops>
                <VITIS_LOOP_497_8_VITIS_LOOP_498_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>16131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.161 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 16131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_497_8_VITIS_LOOP_498_9>
                        <Name>VITIS_LOOP_497_8_VITIS_LOOP_498_9</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16129</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16129</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.161 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_497_8_VITIS_LOOP_498_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln497_fu_192_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" URAM="0" VARIABLE="add_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_201_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" URAM="0" VARIABLE="i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_232_p2" SOURCE="DynMap/DynMap_4HLS.cpp:499" URAM="0" VARIABLE="add_ln499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_278_p2" SOURCE="DynMap/DynMap_4HLS.cpp:501" URAM="0" VARIABLE="add_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_243_p2" SOURCE="DynMap/DynMap_4HLS.cpp:498" URAM="0" VARIABLE="j_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14</Name>
            <Loops>
                <VITIS_LOOP_562_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.491</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_562_14>
                        <Name>VITIS_LOOP_562_14</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 12</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_562_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_562_14" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:562" URAM="0" VARIABLE="i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_562_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln565_fu_185_p2" SOURCE="DynMap/DynMap_4HLS.cpp:565" URAM="0" VARIABLE="add_ln565"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_shapes_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16</Name>
            <Loops>
                <VITIS_LOOP_577_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.032</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_577_16>
                        <Name>VITIS_LOOP_577_16</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_577_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_577_16" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:577" URAM="0" VARIABLE="j_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10</Name>
            <Loops>
                <VITIS_LOOP_508_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_508_10>
                        <Name>VITIS_LOOP_508_10</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>127</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 127</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 1.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_508_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_508_10" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_84_p2" SOURCE="DynMap/DynMap_4HLS.cpp:510" URAM="0" VARIABLE="i_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12</Name>
            <Loops>
                <VITIS_LOOP_518_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_518_12>
                        <Name>VITIS_LOOP_518_12</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_518_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_518_12" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_89_p2" SOURCE="DynMap/DynMap_4HLS.cpp:518" URAM="0" VARIABLE="j_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5</Name>
            <Loops>
                <VITIS_LOOP_470_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_470_5>
                        <Name>VITIS_LOOP_470_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>127</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 127</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 1.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_470_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_470_5" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_84_p2" SOURCE="DynMap/DynMap_4HLS.cpp:472" URAM="0" VARIABLE="i_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7</Name>
            <Loops>
                <VITIS_LOOP_480_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.032</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_480_7>
                        <Name>VITIS_LOOP_480_7</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_480_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_480_7" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:480" URAM="0" VARIABLE="j_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CurOptPotentialPlacement_List_BypassLess_Gen</Name>
            <Loops>
                <VITIS_LOOP_429_1>
                    <VITIS_LOOP_437_2_VITIS_LOOP_438_3/>
                </VITIS_LOOP_429_1>
                <VITIS_LOOP_477_6/>
                <VITIS_LOOP_515_11/>
                <VITIS_LOOP_536_13/>
                <VITIS_LOOP_574_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.789</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_429_1>
                        <Name>VITIS_LOOP_429_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>127</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_437_2_VITIS_LOOP_438_3>
                            <Name>VITIS_LOOP_437_2_VITIS_LOOP_438_3</Name>
                            <TripCount>9</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530</Instance>
                            </InstanceList>
                        </VITIS_LOOP_437_2_VITIS_LOOP_438_3>
                    </VITIS_LOOP_429_1>
                    <VITIS_LOOP_477_6>
                        <Name>VITIS_LOOP_477_6</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592</Instance>
                        </InstanceList>
                    </VITIS_LOOP_477_6>
                    <VITIS_LOOP_515_11>
                        <Name>VITIS_LOOP_515_11</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584</Instance>
                        </InstanceList>
                    </VITIS_LOOP_515_11>
                    <VITIS_LOOP_536_13>
                        <Name>VITIS_LOOP_536_13</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>18</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 18</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559</Instance>
                        </InstanceList>
                    </VITIS_LOOP_536_13>
                    <VITIS_LOOP_574_15>
                        <Name>VITIS_LOOP_574_15</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575</Instance>
                        </InstanceList>
                    </VITIS_LOOP_574_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>539</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1557</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="potentialPlacement_AllPreds_U" SOURCE="DynMap/DynMap_4HLS.cpp:425" URAM="0" VARIABLE="potentialPlacement_AllPreds"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="intersection_U" SOURCE="DynMap/DynMap_4HLS.cpp:496" URAM="0" VARIABLE="intersection"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_688_p2" SOURCE="DynMap/DynMap_4HLS.cpp:429" URAM="0" VARIABLE="i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_764_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_2_fu_791_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" URAM="0" VARIABLE="add_ln437_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_797_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" URAM="0" VARIABLE="add_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="x_mid1_fu_862_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" URAM="0" VARIABLE="x_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_1_fu_895_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" URAM="0" VARIABLE="add_ln437_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="y_fu_908_p2" SOURCE="DynMap/DynMap_4HLS.cpp:440" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_913_p2" SOURCE="DynMap/DynMap_4HLS.cpp:440" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_fu_953_p2" SOURCE="DynMap/DynMap_4HLS.cpp:460" URAM="0" VARIABLE="add_ln460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="potentialPlacement_wrAddr_2_fu_963_p2" SOURCE="DynMap/DynMap_4HLS.cpp:461" URAM="0" VARIABLE="potentialPlacement_wrAddr_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln438_fu_969_p2" SOURCE="DynMap/DynMap_4HLS.cpp:438" URAM="0" VARIABLE="add_ln438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_15_1_1_U100" SOURCE="DynMap/DynMap_4HLS.cpp:497" URAM="0" VARIABLE="mul_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_536_13" OPTYPE="add" PRAGMA="" RTLNAME="predX_0_7_fu_1093_p2" SOURCE="DynMap/DynMap_4HLS.cpp:540" URAM="0" VARIABLE="predX_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_536_13" OPTYPE="add" PRAGMA="" RTLNAME="predX_0_8_fu_1104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:547" URAM="0" VARIABLE="predX_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_536_13" OPTYPE="add" PRAGMA="" RTLNAME="predY_0_7_fu_1131_p2" SOURCE="DynMap/DynMap_4HLS.cpp:551" URAM="0" VARIABLE="predY_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_536_13" OPTYPE="add" PRAGMA="" RTLNAME="predY_0_8_fu_1142_p2" SOURCE="DynMap/DynMap_4HLS.cpp:558" URAM="0" VARIABLE="predY_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_536_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln561_fu_1180_p2" SOURCE="DynMap/DynMap_4HLS.cpp:561" URAM="0" VARIABLE="add_ln561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_574_15" OPTYPE="add" PRAGMA="" RTLNAME="i_47_fu_1257_p2" SOURCE="DynMap/DynMap_4HLS.cpp:574" URAM="0" VARIABLE="i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_574_15" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:585" URAM="0" VARIABLE="add_ln585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_515_11" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_1318_p2" SOURCE="DynMap/DynMap_4HLS.cpp:515" URAM="0" VARIABLE="i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_515_11" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:526" URAM="0" VARIABLE="add_ln526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_477_6" OPTYPE="add" PRAGMA="" RTLNAME="i_43_fu_1379_p2" SOURCE="DynMap/DynMap_4HLS.cpp:477" URAM="0" VARIABLE="i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_477_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:488" URAM="0" VARIABLE="add_ln488"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="CGRA_NumTiles_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U" SOURCE="" URAM="0" VARIABLE="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U" SOURCE="" URAM="0" VARIABLE="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1</Name>
            <Loops>
                <VITIS_LOOP_377_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_377_1>
                        <Name>VITIS_LOOP_377_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 33</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.330 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_377_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>24</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>44</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_1" OPTYPE="add" PRAGMA="" RTLNAME="tileID_2_fu_92_p2" SOURCE="DynMap/DynMap_4HLS.cpp:377" URAM="0" VARIABLE="tileID_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Tile2Level_keys_U" SOURCE="" URAM="0" VARIABLE="placement_static_Tile2Level_keys"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2</Name>
            <Loops>
                <VITIS_LOOP_388_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.034</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_388_2>
                        <Name>VITIS_LOOP_388_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_388_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_388_2" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_109_p2" SOURCE="DynMap/DynMap_4HLS.cpp:388" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3</Name>
            <Loops>
                <VITIS_LOOP_398_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.491</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_398_3>
                        <Name>VITIS_LOOP_398_3</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 10</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_398_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_3" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:398" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_161_p2" SOURCE="DynMap/DynMap_4HLS.cpp:402" URAM="0" VARIABLE="add_ln402"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5</Name>
            <Loops>
                <VITIS_LOOP_415_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.526</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_415_5>
                        <Name>VITIS_LOOP_415_5</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 10</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_415_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_415_5" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_415_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_131_p2" SOURCE="DynMap/DynMap_4HLS.cpp:418" URAM="0" VARIABLE="add_ln418"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_106_p2" SOURCE="DynMap/DynMap_4HLS.cpp:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1</Name>
            <Loops>
                <VITIS_LOOP_32_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1>
                        <Name>VITIS_LOOP_32_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2</Name>
            <Loops>
                <VITIS_LOOP_39_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_2>
                        <Name>VITIS_LOOP_39_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1</Name>
            <Loops>
                <VITIS_LOOP_188_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_188_1>
                        <Name>VITIS_LOOP_188_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_188_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_1" OPTYPE="add" PRAGMA="" RTLNAME="bypassSrcOptIdx_2_fu_85_p2" SOURCE="DynMap/DynMap_4HLS.cpp:188" URAM="0" VARIABLE="bypassSrcOptIdx_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3</Name>
            <Loops>
                <VITIS_LOOP_199_2_VITIS_LOOP_233_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_199_2_VITIS_LOOP_233_3>
                        <Name>VITIS_LOOP_199_2_VITIS_LOOP_233_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_199_2_VITIS_LOOP_233_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>71</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="sub" PRAGMA="" RTLNAME="x_2_fu_368_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_394_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="sub" PRAGMA="" RTLNAME="y_2_fu_402_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_428_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_467_p2" SOURCE="DynMap/DynMap_4HLS.cpp:199" URAM="0" VARIABLE="add_ln199_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_348_p2" SOURCE="DynMap/DynMap_4HLS.cpp:199" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="sub" PRAGMA="" RTLNAME="x_2_mid1_fu_476_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" URAM="0" VARIABLE="x_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_481_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="sub" PRAGMA="" RTLNAME="y_2_mid1_fu_490_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" URAM="0" VARIABLE="y_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_495_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_563_p2" SOURCE="DynMap/DynMap_4HLS.cpp:233" URAM="0" VARIABLE="i_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bpsStride_0_U" SOURCE="" URAM="0" VARIABLE="bpsStride_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bpsStride_1_U" SOURCE="" URAM="0" VARIABLE="bpsStride_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="xy2Tile_U" SOURCE="" URAM="0" VARIABLE="xy2Tile"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_shapes_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4</Name>
            <Loops>
                <VITIS_LOOP_249_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_4>
                        <Name>VITIS_LOOP_249_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_249_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>288</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_4" OPTYPE="add" PRAGMA="" RTLNAME="formerPC_fu_216_p2" SOURCE="DynMap/DynMap_4HLS.cpp:251" URAM="0" VARIABLE="formerPC"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_231_p2" SOURCE="DynMap/DynMap_4HLS.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_251_p2" SOURCE="DynMap/DynMap_4HLS.cpp:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_289_p2" SOURCE="DynMap/DynMap_4HLS.cpp:280" URAM="0" VARIABLE="add_ln280"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5</Name>
            <Loops>
                <VITIS_LOOP_255_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_255_5>
                        <Name>VITIS_LOOP_255_5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_255_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>203</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_255_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_107_p2" SOURCE="DynMap/DynMap_4HLS.cpp:257" URAM="0" VARIABLE="add_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_255_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_90_p2" SOURCE="DynMap/DynMap_4HLS.cpp:257" URAM="0" VARIABLE="add_ln257"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BypassOptPlacement_Gen_Record</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>770</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1185</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_552_p2" SOURCE="DynMap/DynMap_4HLS.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_564_p2" SOURCE="DynMap/DynMap_4HLS.cpp:192" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_fu_580_p2" SOURCE="DynMap/DynMap_4HLS.cpp:194" URAM="0" VARIABLE="upperLimit"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln192_fu_527_p2" SOURCE="DynMap/DynMap_4HLS.cpp:192" URAM="0" VARIABLE="sub_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp25_cast_op_fu_796_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" URAM="0" VARIABLE="sel_tmp25_cast_op"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp42_op_fu_817_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" URAM="0" VARIABLE="sel_tmp42_op"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_882_p2" SOURCE="DynMap/DynMap_4HLS.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_0_U" SOURCE="" URAM="0" VARIABLE="Tile2XY_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_1_U" SOURCE="" URAM="0" VARIABLE="Tile2XY_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="CGRA_NumTiles_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_shapes_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1</Name>
            <Loops>
                <VITIS_LOOP_53_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_1>
                        <Name>VITIS_LOOP_53_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_85_p2" SOURCE="DynMap/DynMap_4HLS.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2</Name>
            <Loops>
                <VITIS_LOOP_61_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_2>
                        <Name>VITIS_LOOP_61_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>20</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 41</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_124_p2" SOURCE="DynMap/DynMap_4HLS.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3</Name>
            <Loops>
                <VITIS_LOOP_69_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_3>
                        <Name>VITIS_LOOP_69_3</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_69_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4</Name>
            <Loops>
                <VITIS_LOOP_75_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_4>
                        <Name>VITIS_LOOP_75_4</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>20</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 41</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5</Name>
            <Loops>
                <VITIS_LOOP_83_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_5>
                        <Name>VITIS_LOOP_83_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_83_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:84" URAM="0" VARIABLE="add_ln84_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6</Name>
            <Loops>
                <VITIS_LOOP_94_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_6>
                        <Name>VITIS_LOOP_94_6</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_124_p2" SOURCE="DynMap/DynMap_4HLS.cpp:95" URAM="0" VARIABLE="add_ln95_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7</Name>
            <Loops>
                <VITIS_LOOP_102_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_7>
                        <Name>VITIS_LOOP_102_7</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>20</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 41</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_102_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8</Name>
            <Loops>
                <VITIS_LOOP_108_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_8>
                        <Name>VITIS_LOOP_108_8</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 21</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:109" URAM="0" VARIABLE="add_ln109_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9</Name>
            <Loops>
                <VITIS_LOOP_116_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_116_9>
                        <Name>VITIS_LOOP_116_9</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>20</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 41</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_116_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:117" URAM="0" VARIABLE="add_ln117_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dependency_Update_BypassMode_SrcTgt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>192</Average-caseLatency>
                    <Worst-caseLatency>495</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 495</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>471</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1005</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_297_p2" SOURCE="DynMap/DynMap_4HLS.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_330_p2" SOURCE="DynMap/DynMap_4HLS.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_355_p2" SOURCE="DynMap/DynMap_4HLS.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_396_p2" SOURCE="DynMap/DynMap_4HLS.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_433_p2" SOURCE="DynMap/DynMap_4HLS.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_491_p2" SOURCE="DynMap/DynMap_4HLS.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_466_p2" SOURCE="DynMap/DynMap_4HLS.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_532_p2" SOURCE="DynMap/DynMap_4HLS.cpp:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.367</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 201</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:127" URAM="0" VARIABLE="add_ln127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4</Name>
            <Loops>
                <VITIS_LOOP_354_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_354_4>
                        <Name>VITIS_LOOP_354_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_354_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>247</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>271</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_354_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_123_p2" SOURCE="DynMap/DynMap_4HLS.cpp:356" URAM="0" VARIABLE="add_ln356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_354_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_137_p2" SOURCE="DynMap/DynMap_4HLS.cpp:361" URAM="0" VARIABLE="add_ln361"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoutingAvailability_CheckPredecessor_and_Placement</Name>
            <Loops>
                <VITIS_LOOP_314_1>
                    <VITIS_LOOP_319_2/>
                    <VITIS_LOOP_339_3>
                        <VITIS_LOOP_288_1/>
                    </VITIS_LOOP_339_3>
                </VITIS_LOOP_314_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_314_1>
                        <Name>VITIS_LOOP_314_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4_fu_700</Instance>
                        </InstanceList>
                        <VITIS_LOOP_319_2>
                            <Name>VITIS_LOOP_319_2</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>127</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 26797</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.268 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>12</min>
                                    <max>211</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>12 ~ 211</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1_fu_587</Instance>
                            </InstanceList>
                        </VITIS_LOOP_319_2>
                        <VITIS_LOOP_339_3>
                            <Name>VITIS_LOOP_339_3</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1_fu_596</Instance>
                                <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2_fu_606</Instance>
                            </InstanceList>
                            <VITIS_LOOP_288_1>
                                <Name>VITIS_LOOP_288_1</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_BypassOptPlacement_Gen_Record_fu_615</Instance>
                                    <Instance>grp_Dependency_Update_BypassMode_SrcTgt_fu_667</Instance>
                                    <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1_fu_691</Instance>
                                </InstanceList>
                            </VITIS_LOOP_288_1>
                        </VITIS_LOOP_339_3>
                    </VITIS_LOOP_314_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2169</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4046</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bypassPreds_U" SOURCE="DynMap/DynMap_4HLS.cpp:313" URAM="0" VARIABLE="bypassPreds"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="initial_IDX_pd_fu_735_p2" SOURCE="DynMap/DynMap_4HLS.cpp:299" URAM="0" VARIABLE="initial_IDX_pd"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_fu_763_p2" SOURCE="DynMap/DynMap_4HLS.cpp:303" URAM="0" VARIABLE="upperLimit"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_314_1" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_814_p2" SOURCE="DynMap/DynMap_4HLS.cpp:314" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_852_p2" SOURCE="DynMap/DynMap_4HLS.cpp:319" URAM="0" VARIABLE="j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_911_p2" SOURCE="DynMap/DynMap_4HLS.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_209_fu_922_p2" SOURCE="DynMap/DynMap_4HLS.cpp:20" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_932_p2" SOURCE="DynMap/DynMap_4HLS.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_210_fu_943_p2" SOURCE="DynMap/DynMap_4HLS.cpp:21" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_2" OPTYPE="add" PRAGMA="" RTLNAME="bypassPreds_wrAddr_2_fu_1028_p2" SOURCE="DynMap/DynMap_4HLS.cpp:325" URAM="0" VARIABLE="bypassPreds_wrAddr_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_3" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_1044_p2" SOURCE="DynMap/DynMap_4HLS.cpp:339" URAM="0" VARIABLE="k_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_339_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_8s_10_4_1_U261" SOURCE="DynMap/DynMap_4HLS.cpp:341" URAM="0" VARIABLE="mul_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_339_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_8s_10_4_1_U261" SOURCE="DynMap/DynMap_4HLS.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln137_fu_1232_p2" SOURCE="DynMap/DynMap_4HLS.cpp:137" URAM="0" VARIABLE="sub_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_213_fu_1244_p2" SOURCE="DynMap/DynMap_4HLS.cpp:137" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_1258_p2" SOURCE="DynMap/DynMap_4HLS.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_214_fu_1270_p2" SOURCE="DynMap/DynMap_4HLS.cpp:138" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_314_1" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_2_fu_1380_p2" SOURCE="DynMap/DynMap_4HLS.cpp:349" URAM="0" VARIABLE="upperLimit_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_1432_p2" SOURCE="DynMap/DynMap_4HLS.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" URAM="0" VARIABLE="placement_static_kernels_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_placement_routing</Name>
            <Loops>
                <VITIS_LOOP_596_1>
                    <VITIS_LOOP_608_3/>
                    <VITIS_LOOP_408_4/>
                </VITIS_LOOP_596_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.971</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_596_1>
                        <Name>VITIS_LOOP_596_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403</Instance>
                            <Instance>grp_CurOptPotentialPlacement_List_BypassLess_Gen_fu_439</Instance>
                            <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473</Instance>
                            <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482</Instance>
                            <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_fu_493</Instance>
                            <Instance>grp_RoutingAvailability_CheckPredecessor_and_Placement_fu_507</Instance>
                        </InstanceList>
                        <VITIS_LOOP_608_3>
                            <Name>VITIS_LOOP_608_3</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>10</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411</Instance>
                                <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422</Instance>
                                <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_fu_430</Instance>
                            </InstanceList>
                        </VITIS_LOOP_608_3>
                        <VITIS_LOOP_408_4>
                            <Name>VITIS_LOOP_408_4</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>15</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 15</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597</Instance>
                            </InstanceList>
                        </VITIS_LOOP_408_4>
                    </VITIS_LOOP_596_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3173</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7265</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_596_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U300" SOURCE="DynMap/DynMap_4HLS.cpp:374" URAM="0" VARIABLE="mul_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1" OPTYPE="add" PRAGMA="" RTLNAME="placedOpts_Counter_2_fu_668_p2" SOURCE="DynMap/DynMap_4HLS.cpp:659" URAM="0" VARIABLE="placedOpts_Counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_fu_704_p2" SOURCE="DynMap/DynMap_4HLS.cpp:602" URAM="0" VARIABLE="add_ln602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_720_p2" SOURCE="DynMap/DynMap_4HLS.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_608_3" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_743_p2" SOURCE="DynMap/DynMap_4HLS.cpp:608" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_608_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_753_p2" SOURCE="DynMap/DynMap_4HLS.cpp:609" URAM="0" VARIABLE="add_ln609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_608_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_fu_814_p2" SOURCE="DynMap/DynMap_4HLS.cpp:619" URAM="0" VARIABLE="add_ln619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_608_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln636_fu_852_p2" SOURCE="DynMap/DynMap_4HLS.cpp:636" URAM="0" VARIABLE="add_ln636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_608_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln643_fu_827_p2" SOURCE="DynMap/DynMap_4HLS.cpp:643" URAM="0" VARIABLE="add_ln643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_408_4" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_level_3_fu_946_p2" SOURCE="DynMap/DynMap_4HLS.cpp:409" URAM="0" VARIABLE="dynamic_level_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_408_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_974_p2" SOURCE="DynMap/DynMap_4HLS.cpp:382" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_408_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_997_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_1014_p2" SOURCE="DynMap/DynMap_4HLS.cpp:596" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="predOpt_idx_List_U" SOURCE="" URAM="0" VARIABLE="predOpt_idx_List"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Opt2Tile_kernels_values1_U" SOURCE="" URAM="0" VARIABLE="placement_static_Opt2Tile_kernels_values1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Tile2Level_values_U" SOURCE="" URAM="0" VARIABLE="placement_static_Tile2Level_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_Maxlevels_dynamic_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_Maxlevels_dynamic_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_levelsValidLen_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_levelsValidLen_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_levels_dynamic_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_levels_dynamic_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_0_U" SOURCE="" URAM="0" VARIABLE="Tile2XY_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_1_U" SOURCE="" URAM="0" VARIABLE="Tile2XY_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="xy2Tile_U" SOURCE="" URAM="0" VARIABLE="xy2Tile"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="allocated_tiles_shapes_values"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runOne</Name>
            <Loops>
                <VITIS_LOOP_783_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.292</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_783_1>
                        <Name>VITIS_LOOP_783_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Reset_fu_334</Instance>
                            <Instance>grp_dynamic_placement_routing_fu_400</Instance>
                        </InstanceList>
                    </VITIS_LOOP_783_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>1000</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4648</FF>
                    <AVAIL_FF>343800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>11454</LUT>
                    <AVAIL_LUT>171900</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_18_1_1_U342" SOURCE="DynMap/DynMap_4HLS.cpp:778" URAM="0" VARIABLE="mul_ln778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln778_fu_570_p2" SOURCE="DynMap/DynMap_4HLS.cpp:778" URAM="0" VARIABLE="sub_ln778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln778_1_fu_612_p2" SOURCE="DynMap/DynMap_4HLS.cpp:778" URAM="0" VARIABLE="sub_ln778_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln765_fu_680_p2" SOURCE="DynMap/DynMap_4HLS.cpp:765" URAM="0" VARIABLE="add_ln765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:771" URAM="0" VARIABLE="add_ln771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_549_p2" SOURCE="DynMap/DynMap_4HLS.cpp:767" URAM="0" VARIABLE="add_ln767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:768" URAM="0" VARIABLE="add_ln768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_549_p2" SOURCE="DynMap/DynMap_4HLS.cpp:766" URAM="0" VARIABLE="add_ln766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:763" URAM="0" VARIABLE="add_ln763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="30" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_31_no_dsp_1_U339" SOURCE="DynMap/DynMap_4HLS.cpp:754" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="data_V_1_fu_852_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:177" URAM="0" VARIABLE="data_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_fu_1017_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513" URAM="0" VARIABLE="add_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_1031_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_1099_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_783_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln797_fu_1192_p2" SOURCE="DynMap/DynMap_4HLS.cpp:797" URAM="0" VARIABLE="add_ln797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_783_1" OPTYPE="add" PRAGMA="" RTLNAME="startII_5_fu_1198_p2" SOURCE="DynMap/DynMap_4HLS.cpp:794" URAM="0" VARIABLE="startII_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DFG_NodesCount_kernels_values_U" SOURCE="" URAM="0" VARIABLE="DFG_NodesCount_kernels_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" URAM="0" VARIABLE="CGRA_NumTiles_shapes_values"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" URAM="0" VARIABLE="mask_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="predecessors_U" SOURCE="" URAM="0" VARIABLE="predecessors"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_bypass_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_bypass"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_occupy_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_occupy"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="placement_dynamic_bypass_occupy_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_bypass_occupy"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2PC_keys_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_dict_Opt2PC_keys"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2PC_values_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_dict_Opt2PC_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2Tile_keys_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_dict_Opt2Tile_keys"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2Tile_values_U" SOURCE="" URAM="0" VARIABLE="placement_dynamic_dict_Opt2Tile_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_done_values_U" SOURCE="" URAM="0" VARIABLE="placement_done_values"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" URAM="0" VARIABLE="placement_static_kernels_values"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dependency_predecessor_values_U" SOURCE="" URAM="0" VARIABLE="dependency_predecessor_values"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dependency_successor_values_U" SOURCE="" URAM="0" VARIABLE="dependency_successor_values"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="curOptPotentialPlacement_U" SOURCE="" URAM="0" VARIABLE="curOptPotentialPlacement"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="testCaseIdx" index="0" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="testCaseIdx" name="testCaseIdx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">char</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">8</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="testCaseIdx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="testCaseIdx">DATA</portMap>
            </portMaps>
            <ports>
                <port>testCaseIdx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="testCaseIdx"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="ap_return">, 8</column>
                    <column name="testCaseIdx">ap_none, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="testCaseIdx">in, char</column>
                    <column name="return">out, char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="testCaseIdx">testCaseIdx, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

