--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab6.twx lab6.ncd -o lab6.twr lab6.pcf -ucf lab6.ucf

Design file:              lab6.ncd
Physical constraint file: lab6.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock OSC_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CM0_P44     |         7.749(R)|      SLOW  |         4.110(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
CM1_P43     |         8.331(R)|      SLOW  |         4.438(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
a_P41       |         9.415(R)|      SLOW  |         4.994(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
b_P40       |         9.561(R)|      SLOW  |         5.060(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
c_P35       |         9.276(R)|      SLOW  |         4.847(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
d_P34       |         9.492(R)|      SLOW  |         4.692(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
e_P32       |         9.195(R)|      SLOW  |         4.758(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
f_P29       |         9.068(R)|      SLOW  |         4.714(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
g_P27       |         9.254(R)|      SLOW  |         4.727(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock PB5_P51 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BUZZER_P83  |        11.554(R)|      SLOW  |         6.200(R)|      FAST  |XLXN_2            |   0.000|
a_P41       |        11.394(R)|      SLOW  |         6.428(R)|      FAST  |XLXN_2            |   0.000|
b_P40       |        11.546(R)|      SLOW  |         6.494(R)|      FAST  |XLXN_2            |   0.000|
c_P35       |        11.350(R)|      SLOW  |         6.281(R)|      FAST  |XLXN_2            |   0.000|
d_P34       |        11.294(R)|      SLOW  |         6.181(R)|      FAST  |XLXN_2            |   0.000|
e_P32       |        11.269(R)|      SLOW  |         6.192(R)|      FAST  |XLXN_2            |   0.000|
f_P29       |        11.142(R)|      SLOW  |         6.170(R)|      FAST  |XLXN_2            |   0.000|
g_P27       |        10.981(R)|      SLOW  |         6.329(R)|      FAST  |XLXN_2            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    2.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB5_P51
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB5_P51        |    2.863|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PB5_P51        |BUZZER_P83     |    8.215|
---------------+---------------+---------+


Analysis completed Tue Oct 25 09:39:43 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



