GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/src/clocked_logic_flipflop.vhd'
Analyzing entity 'clocked_logic'("/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/src/clocked_logic_flipflop.vhd":6)
Analyzing architecture 'rtl'("/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/src/clocked_logic_flipflop.vhd":13)
Processing 'Clocked_Logic(rtl)'("/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/src/clocked_logic_flipflop.vhd":6)
NOTE  (EX0101) : Current top module is "Clocked_Logic"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/impl/gwsynthesis/clocked_logic_flipflop.vg" completed
[100%] Generate report file "/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/impl/gwsynthesis/clocked_logic_flipflop_syn.rpt.html" completed
GowinSynthesis finish
