read -sv run_verilog_mid/adder_32b_10_90_9d34f9b3aebfec44693f43fdec17d7d4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_90_9d34f9b3aebfec44693f43fdec17d7d4_yosys.v
