#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd1924b90 .scope module, "CPU" "CPU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /OUTPUT 8 "pc_out";
    .port_info 5 /OUTPUT 4 "alu_result";
o0x7f88854501f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffd1955220_0 .net "A", 3 0, o0x7f88854501f8;  0 drivers
o0x7f8885450228 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffd1955300_0 .net "B", 3 0, o0x7f8885450228;  0 drivers
L_0x7f8885400060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffd19553d0_0 .net *"_ivl_5", 3 0, L_0x7f8885400060;  1 drivers
v0x7fffd19554a0_0 .net "alu_op", 1 0, v0x7fffd19304a0_0;  1 drivers
v0x7fffd19555b0_0 .net "alu_result", 3 0, v0x7fffd19549d0_0;  1 drivers
o0x7f8885450348 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd19556c0_0 .net "clk", 0 0, o0x7f8885450348;  0 drivers
L_0x7f8885400018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fffd1955760_0 .net "opcode", 3 0, L_0x7f8885400018;  1 drivers
v0x7fffd1955830_0 .net "pc_out", 7 0, v0x7fffd1954fc0_0;  1 drivers
o0x7f88854503d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd1955900_0 .net "reset", 0 0, o0x7f88854503d8;  0 drivers
L_0x7fffd1959110 .concat [ 4 4 0 0], v0x7fffd19549d0_0, L_0x7f8885400060;
S_0x7fffd19302c0 .scope module, "CU" "ControlUnit" 2 11, 3 1 0, S_0x7fffd1924b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 2 "alu_op";
v0x7fffd19304a0_0 .var "alu_op", 1 0;
v0x7fffd19540f0_0 .var "mem_read", 0 0;
v0x7fffd19541b0_0 .var "mem_write", 0 0;
v0x7fffd1954250_0 .net "opcode", 3 0, L_0x7f8885400018;  alias, 1 drivers
v0x7fffd1954330_0 .var "reg_write", 0 0;
E_0x7fffd191eb70 .event edge, v0x7fffd1954250_0;
S_0x7fffd19544e0 .scope module, "myALU" "ALU" 2 19, 4 1 0, S_0x7fffd1924b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 2 "ALUop";
    .port_info 3 /OUTPUT 4 "Result";
v0x7fffd1954770_0 .net "A", 3 0, o0x7f88854501f8;  alias, 0 drivers
v0x7fffd1954870_0 .net "ALUop", 1 0, v0x7fffd19304a0_0;  alias, 1 drivers
v0x7fffd1954930_0 .net "B", 3 0, o0x7f8885450228;  alias, 0 drivers
v0x7fffd19549d0_0 .var "Result", 3 0;
E_0x7fffd191ebb0 .event edge, v0x7fffd19304a0_0, v0x7fffd1954770_0, v0x7fffd1954930_0;
S_0x7fffd1954b60 .scope module, "myPC" "ProgramCounter" 2 26, 5 1 0, S_0x7fffd1924b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /OUTPUT 8 "pc_out";
v0x7fffd1954e00_0 .net "clk", 0 0, o0x7f8885450348;  alias, 0 drivers
v0x7fffd1954ee0_0 .net "pc_in", 7 0, L_0x7fffd1959110;  1 drivers
v0x7fffd1954fc0_0 .var "pc_out", 7 0;
v0x7fffd19550b0_0 .net "reset", 0 0, o0x7f88854503d8;  alias, 0 drivers
E_0x7fffd191ebf0 .event posedge, v0x7fffd19550b0_0, v0x7fffd1954e00_0;
S_0x7fffd192d400 .scope module, "InstructionMemory" "InstructionMemory" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 16 "instruction";
o0x7f8885450618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd1956260_0 .net "addr", 7 0, o0x7f8885450618;  0 drivers
v0x7fffd1956360_0 .var "instruction", 15 0;
v0x7fffd1956440 .array "memory", 255 0, 15 0;
v0x7fffd1956440_0 .array/port v0x7fffd1956440, 0;
v0x7fffd1956440_1 .array/port v0x7fffd1956440, 1;
v0x7fffd1956440_2 .array/port v0x7fffd1956440, 2;
E_0x7fffd1916a70/0 .event edge, v0x7fffd1956260_0, v0x7fffd1956440_0, v0x7fffd1956440_1, v0x7fffd1956440_2;
v0x7fffd1956440_3 .array/port v0x7fffd1956440, 3;
v0x7fffd1956440_4 .array/port v0x7fffd1956440, 4;
v0x7fffd1956440_5 .array/port v0x7fffd1956440, 5;
v0x7fffd1956440_6 .array/port v0x7fffd1956440, 6;
E_0x7fffd1916a70/1 .event edge, v0x7fffd1956440_3, v0x7fffd1956440_4, v0x7fffd1956440_5, v0x7fffd1956440_6;
v0x7fffd1956440_7 .array/port v0x7fffd1956440, 7;
v0x7fffd1956440_8 .array/port v0x7fffd1956440, 8;
v0x7fffd1956440_9 .array/port v0x7fffd1956440, 9;
v0x7fffd1956440_10 .array/port v0x7fffd1956440, 10;
E_0x7fffd1916a70/2 .event edge, v0x7fffd1956440_7, v0x7fffd1956440_8, v0x7fffd1956440_9, v0x7fffd1956440_10;
v0x7fffd1956440_11 .array/port v0x7fffd1956440, 11;
v0x7fffd1956440_12 .array/port v0x7fffd1956440, 12;
v0x7fffd1956440_13 .array/port v0x7fffd1956440, 13;
v0x7fffd1956440_14 .array/port v0x7fffd1956440, 14;
E_0x7fffd1916a70/3 .event edge, v0x7fffd1956440_11, v0x7fffd1956440_12, v0x7fffd1956440_13, v0x7fffd1956440_14;
v0x7fffd1956440_15 .array/port v0x7fffd1956440, 15;
v0x7fffd1956440_16 .array/port v0x7fffd1956440, 16;
v0x7fffd1956440_17 .array/port v0x7fffd1956440, 17;
v0x7fffd1956440_18 .array/port v0x7fffd1956440, 18;
E_0x7fffd1916a70/4 .event edge, v0x7fffd1956440_15, v0x7fffd1956440_16, v0x7fffd1956440_17, v0x7fffd1956440_18;
v0x7fffd1956440_19 .array/port v0x7fffd1956440, 19;
v0x7fffd1956440_20 .array/port v0x7fffd1956440, 20;
v0x7fffd1956440_21 .array/port v0x7fffd1956440, 21;
v0x7fffd1956440_22 .array/port v0x7fffd1956440, 22;
E_0x7fffd1916a70/5 .event edge, v0x7fffd1956440_19, v0x7fffd1956440_20, v0x7fffd1956440_21, v0x7fffd1956440_22;
v0x7fffd1956440_23 .array/port v0x7fffd1956440, 23;
v0x7fffd1956440_24 .array/port v0x7fffd1956440, 24;
v0x7fffd1956440_25 .array/port v0x7fffd1956440, 25;
v0x7fffd1956440_26 .array/port v0x7fffd1956440, 26;
E_0x7fffd1916a70/6 .event edge, v0x7fffd1956440_23, v0x7fffd1956440_24, v0x7fffd1956440_25, v0x7fffd1956440_26;
v0x7fffd1956440_27 .array/port v0x7fffd1956440, 27;
v0x7fffd1956440_28 .array/port v0x7fffd1956440, 28;
v0x7fffd1956440_29 .array/port v0x7fffd1956440, 29;
v0x7fffd1956440_30 .array/port v0x7fffd1956440, 30;
E_0x7fffd1916a70/7 .event edge, v0x7fffd1956440_27, v0x7fffd1956440_28, v0x7fffd1956440_29, v0x7fffd1956440_30;
v0x7fffd1956440_31 .array/port v0x7fffd1956440, 31;
v0x7fffd1956440_32 .array/port v0x7fffd1956440, 32;
v0x7fffd1956440_33 .array/port v0x7fffd1956440, 33;
v0x7fffd1956440_34 .array/port v0x7fffd1956440, 34;
E_0x7fffd1916a70/8 .event edge, v0x7fffd1956440_31, v0x7fffd1956440_32, v0x7fffd1956440_33, v0x7fffd1956440_34;
v0x7fffd1956440_35 .array/port v0x7fffd1956440, 35;
v0x7fffd1956440_36 .array/port v0x7fffd1956440, 36;
v0x7fffd1956440_37 .array/port v0x7fffd1956440, 37;
v0x7fffd1956440_38 .array/port v0x7fffd1956440, 38;
E_0x7fffd1916a70/9 .event edge, v0x7fffd1956440_35, v0x7fffd1956440_36, v0x7fffd1956440_37, v0x7fffd1956440_38;
v0x7fffd1956440_39 .array/port v0x7fffd1956440, 39;
v0x7fffd1956440_40 .array/port v0x7fffd1956440, 40;
v0x7fffd1956440_41 .array/port v0x7fffd1956440, 41;
v0x7fffd1956440_42 .array/port v0x7fffd1956440, 42;
E_0x7fffd1916a70/10 .event edge, v0x7fffd1956440_39, v0x7fffd1956440_40, v0x7fffd1956440_41, v0x7fffd1956440_42;
v0x7fffd1956440_43 .array/port v0x7fffd1956440, 43;
v0x7fffd1956440_44 .array/port v0x7fffd1956440, 44;
v0x7fffd1956440_45 .array/port v0x7fffd1956440, 45;
v0x7fffd1956440_46 .array/port v0x7fffd1956440, 46;
E_0x7fffd1916a70/11 .event edge, v0x7fffd1956440_43, v0x7fffd1956440_44, v0x7fffd1956440_45, v0x7fffd1956440_46;
v0x7fffd1956440_47 .array/port v0x7fffd1956440, 47;
v0x7fffd1956440_48 .array/port v0x7fffd1956440, 48;
v0x7fffd1956440_49 .array/port v0x7fffd1956440, 49;
v0x7fffd1956440_50 .array/port v0x7fffd1956440, 50;
E_0x7fffd1916a70/12 .event edge, v0x7fffd1956440_47, v0x7fffd1956440_48, v0x7fffd1956440_49, v0x7fffd1956440_50;
v0x7fffd1956440_51 .array/port v0x7fffd1956440, 51;
v0x7fffd1956440_52 .array/port v0x7fffd1956440, 52;
v0x7fffd1956440_53 .array/port v0x7fffd1956440, 53;
v0x7fffd1956440_54 .array/port v0x7fffd1956440, 54;
E_0x7fffd1916a70/13 .event edge, v0x7fffd1956440_51, v0x7fffd1956440_52, v0x7fffd1956440_53, v0x7fffd1956440_54;
v0x7fffd1956440_55 .array/port v0x7fffd1956440, 55;
v0x7fffd1956440_56 .array/port v0x7fffd1956440, 56;
v0x7fffd1956440_57 .array/port v0x7fffd1956440, 57;
v0x7fffd1956440_58 .array/port v0x7fffd1956440, 58;
E_0x7fffd1916a70/14 .event edge, v0x7fffd1956440_55, v0x7fffd1956440_56, v0x7fffd1956440_57, v0x7fffd1956440_58;
v0x7fffd1956440_59 .array/port v0x7fffd1956440, 59;
v0x7fffd1956440_60 .array/port v0x7fffd1956440, 60;
v0x7fffd1956440_61 .array/port v0x7fffd1956440, 61;
v0x7fffd1956440_62 .array/port v0x7fffd1956440, 62;
E_0x7fffd1916a70/15 .event edge, v0x7fffd1956440_59, v0x7fffd1956440_60, v0x7fffd1956440_61, v0x7fffd1956440_62;
v0x7fffd1956440_63 .array/port v0x7fffd1956440, 63;
v0x7fffd1956440_64 .array/port v0x7fffd1956440, 64;
v0x7fffd1956440_65 .array/port v0x7fffd1956440, 65;
v0x7fffd1956440_66 .array/port v0x7fffd1956440, 66;
E_0x7fffd1916a70/16 .event edge, v0x7fffd1956440_63, v0x7fffd1956440_64, v0x7fffd1956440_65, v0x7fffd1956440_66;
v0x7fffd1956440_67 .array/port v0x7fffd1956440, 67;
v0x7fffd1956440_68 .array/port v0x7fffd1956440, 68;
v0x7fffd1956440_69 .array/port v0x7fffd1956440, 69;
v0x7fffd1956440_70 .array/port v0x7fffd1956440, 70;
E_0x7fffd1916a70/17 .event edge, v0x7fffd1956440_67, v0x7fffd1956440_68, v0x7fffd1956440_69, v0x7fffd1956440_70;
v0x7fffd1956440_71 .array/port v0x7fffd1956440, 71;
v0x7fffd1956440_72 .array/port v0x7fffd1956440, 72;
v0x7fffd1956440_73 .array/port v0x7fffd1956440, 73;
v0x7fffd1956440_74 .array/port v0x7fffd1956440, 74;
E_0x7fffd1916a70/18 .event edge, v0x7fffd1956440_71, v0x7fffd1956440_72, v0x7fffd1956440_73, v0x7fffd1956440_74;
v0x7fffd1956440_75 .array/port v0x7fffd1956440, 75;
v0x7fffd1956440_76 .array/port v0x7fffd1956440, 76;
v0x7fffd1956440_77 .array/port v0x7fffd1956440, 77;
v0x7fffd1956440_78 .array/port v0x7fffd1956440, 78;
E_0x7fffd1916a70/19 .event edge, v0x7fffd1956440_75, v0x7fffd1956440_76, v0x7fffd1956440_77, v0x7fffd1956440_78;
v0x7fffd1956440_79 .array/port v0x7fffd1956440, 79;
v0x7fffd1956440_80 .array/port v0x7fffd1956440, 80;
v0x7fffd1956440_81 .array/port v0x7fffd1956440, 81;
v0x7fffd1956440_82 .array/port v0x7fffd1956440, 82;
E_0x7fffd1916a70/20 .event edge, v0x7fffd1956440_79, v0x7fffd1956440_80, v0x7fffd1956440_81, v0x7fffd1956440_82;
v0x7fffd1956440_83 .array/port v0x7fffd1956440, 83;
v0x7fffd1956440_84 .array/port v0x7fffd1956440, 84;
v0x7fffd1956440_85 .array/port v0x7fffd1956440, 85;
v0x7fffd1956440_86 .array/port v0x7fffd1956440, 86;
E_0x7fffd1916a70/21 .event edge, v0x7fffd1956440_83, v0x7fffd1956440_84, v0x7fffd1956440_85, v0x7fffd1956440_86;
v0x7fffd1956440_87 .array/port v0x7fffd1956440, 87;
v0x7fffd1956440_88 .array/port v0x7fffd1956440, 88;
v0x7fffd1956440_89 .array/port v0x7fffd1956440, 89;
v0x7fffd1956440_90 .array/port v0x7fffd1956440, 90;
E_0x7fffd1916a70/22 .event edge, v0x7fffd1956440_87, v0x7fffd1956440_88, v0x7fffd1956440_89, v0x7fffd1956440_90;
v0x7fffd1956440_91 .array/port v0x7fffd1956440, 91;
v0x7fffd1956440_92 .array/port v0x7fffd1956440, 92;
v0x7fffd1956440_93 .array/port v0x7fffd1956440, 93;
v0x7fffd1956440_94 .array/port v0x7fffd1956440, 94;
E_0x7fffd1916a70/23 .event edge, v0x7fffd1956440_91, v0x7fffd1956440_92, v0x7fffd1956440_93, v0x7fffd1956440_94;
v0x7fffd1956440_95 .array/port v0x7fffd1956440, 95;
v0x7fffd1956440_96 .array/port v0x7fffd1956440, 96;
v0x7fffd1956440_97 .array/port v0x7fffd1956440, 97;
v0x7fffd1956440_98 .array/port v0x7fffd1956440, 98;
E_0x7fffd1916a70/24 .event edge, v0x7fffd1956440_95, v0x7fffd1956440_96, v0x7fffd1956440_97, v0x7fffd1956440_98;
v0x7fffd1956440_99 .array/port v0x7fffd1956440, 99;
v0x7fffd1956440_100 .array/port v0x7fffd1956440, 100;
v0x7fffd1956440_101 .array/port v0x7fffd1956440, 101;
v0x7fffd1956440_102 .array/port v0x7fffd1956440, 102;
E_0x7fffd1916a70/25 .event edge, v0x7fffd1956440_99, v0x7fffd1956440_100, v0x7fffd1956440_101, v0x7fffd1956440_102;
v0x7fffd1956440_103 .array/port v0x7fffd1956440, 103;
v0x7fffd1956440_104 .array/port v0x7fffd1956440, 104;
v0x7fffd1956440_105 .array/port v0x7fffd1956440, 105;
v0x7fffd1956440_106 .array/port v0x7fffd1956440, 106;
E_0x7fffd1916a70/26 .event edge, v0x7fffd1956440_103, v0x7fffd1956440_104, v0x7fffd1956440_105, v0x7fffd1956440_106;
v0x7fffd1956440_107 .array/port v0x7fffd1956440, 107;
v0x7fffd1956440_108 .array/port v0x7fffd1956440, 108;
v0x7fffd1956440_109 .array/port v0x7fffd1956440, 109;
v0x7fffd1956440_110 .array/port v0x7fffd1956440, 110;
E_0x7fffd1916a70/27 .event edge, v0x7fffd1956440_107, v0x7fffd1956440_108, v0x7fffd1956440_109, v0x7fffd1956440_110;
v0x7fffd1956440_111 .array/port v0x7fffd1956440, 111;
v0x7fffd1956440_112 .array/port v0x7fffd1956440, 112;
v0x7fffd1956440_113 .array/port v0x7fffd1956440, 113;
v0x7fffd1956440_114 .array/port v0x7fffd1956440, 114;
E_0x7fffd1916a70/28 .event edge, v0x7fffd1956440_111, v0x7fffd1956440_112, v0x7fffd1956440_113, v0x7fffd1956440_114;
v0x7fffd1956440_115 .array/port v0x7fffd1956440, 115;
v0x7fffd1956440_116 .array/port v0x7fffd1956440, 116;
v0x7fffd1956440_117 .array/port v0x7fffd1956440, 117;
v0x7fffd1956440_118 .array/port v0x7fffd1956440, 118;
E_0x7fffd1916a70/29 .event edge, v0x7fffd1956440_115, v0x7fffd1956440_116, v0x7fffd1956440_117, v0x7fffd1956440_118;
v0x7fffd1956440_119 .array/port v0x7fffd1956440, 119;
v0x7fffd1956440_120 .array/port v0x7fffd1956440, 120;
v0x7fffd1956440_121 .array/port v0x7fffd1956440, 121;
v0x7fffd1956440_122 .array/port v0x7fffd1956440, 122;
E_0x7fffd1916a70/30 .event edge, v0x7fffd1956440_119, v0x7fffd1956440_120, v0x7fffd1956440_121, v0x7fffd1956440_122;
v0x7fffd1956440_123 .array/port v0x7fffd1956440, 123;
v0x7fffd1956440_124 .array/port v0x7fffd1956440, 124;
v0x7fffd1956440_125 .array/port v0x7fffd1956440, 125;
v0x7fffd1956440_126 .array/port v0x7fffd1956440, 126;
E_0x7fffd1916a70/31 .event edge, v0x7fffd1956440_123, v0x7fffd1956440_124, v0x7fffd1956440_125, v0x7fffd1956440_126;
v0x7fffd1956440_127 .array/port v0x7fffd1956440, 127;
v0x7fffd1956440_128 .array/port v0x7fffd1956440, 128;
v0x7fffd1956440_129 .array/port v0x7fffd1956440, 129;
v0x7fffd1956440_130 .array/port v0x7fffd1956440, 130;
E_0x7fffd1916a70/32 .event edge, v0x7fffd1956440_127, v0x7fffd1956440_128, v0x7fffd1956440_129, v0x7fffd1956440_130;
v0x7fffd1956440_131 .array/port v0x7fffd1956440, 131;
v0x7fffd1956440_132 .array/port v0x7fffd1956440, 132;
v0x7fffd1956440_133 .array/port v0x7fffd1956440, 133;
v0x7fffd1956440_134 .array/port v0x7fffd1956440, 134;
E_0x7fffd1916a70/33 .event edge, v0x7fffd1956440_131, v0x7fffd1956440_132, v0x7fffd1956440_133, v0x7fffd1956440_134;
v0x7fffd1956440_135 .array/port v0x7fffd1956440, 135;
v0x7fffd1956440_136 .array/port v0x7fffd1956440, 136;
v0x7fffd1956440_137 .array/port v0x7fffd1956440, 137;
v0x7fffd1956440_138 .array/port v0x7fffd1956440, 138;
E_0x7fffd1916a70/34 .event edge, v0x7fffd1956440_135, v0x7fffd1956440_136, v0x7fffd1956440_137, v0x7fffd1956440_138;
v0x7fffd1956440_139 .array/port v0x7fffd1956440, 139;
v0x7fffd1956440_140 .array/port v0x7fffd1956440, 140;
v0x7fffd1956440_141 .array/port v0x7fffd1956440, 141;
v0x7fffd1956440_142 .array/port v0x7fffd1956440, 142;
E_0x7fffd1916a70/35 .event edge, v0x7fffd1956440_139, v0x7fffd1956440_140, v0x7fffd1956440_141, v0x7fffd1956440_142;
v0x7fffd1956440_143 .array/port v0x7fffd1956440, 143;
v0x7fffd1956440_144 .array/port v0x7fffd1956440, 144;
v0x7fffd1956440_145 .array/port v0x7fffd1956440, 145;
v0x7fffd1956440_146 .array/port v0x7fffd1956440, 146;
E_0x7fffd1916a70/36 .event edge, v0x7fffd1956440_143, v0x7fffd1956440_144, v0x7fffd1956440_145, v0x7fffd1956440_146;
v0x7fffd1956440_147 .array/port v0x7fffd1956440, 147;
v0x7fffd1956440_148 .array/port v0x7fffd1956440, 148;
v0x7fffd1956440_149 .array/port v0x7fffd1956440, 149;
v0x7fffd1956440_150 .array/port v0x7fffd1956440, 150;
E_0x7fffd1916a70/37 .event edge, v0x7fffd1956440_147, v0x7fffd1956440_148, v0x7fffd1956440_149, v0x7fffd1956440_150;
v0x7fffd1956440_151 .array/port v0x7fffd1956440, 151;
v0x7fffd1956440_152 .array/port v0x7fffd1956440, 152;
v0x7fffd1956440_153 .array/port v0x7fffd1956440, 153;
v0x7fffd1956440_154 .array/port v0x7fffd1956440, 154;
E_0x7fffd1916a70/38 .event edge, v0x7fffd1956440_151, v0x7fffd1956440_152, v0x7fffd1956440_153, v0x7fffd1956440_154;
v0x7fffd1956440_155 .array/port v0x7fffd1956440, 155;
v0x7fffd1956440_156 .array/port v0x7fffd1956440, 156;
v0x7fffd1956440_157 .array/port v0x7fffd1956440, 157;
v0x7fffd1956440_158 .array/port v0x7fffd1956440, 158;
E_0x7fffd1916a70/39 .event edge, v0x7fffd1956440_155, v0x7fffd1956440_156, v0x7fffd1956440_157, v0x7fffd1956440_158;
v0x7fffd1956440_159 .array/port v0x7fffd1956440, 159;
v0x7fffd1956440_160 .array/port v0x7fffd1956440, 160;
v0x7fffd1956440_161 .array/port v0x7fffd1956440, 161;
v0x7fffd1956440_162 .array/port v0x7fffd1956440, 162;
E_0x7fffd1916a70/40 .event edge, v0x7fffd1956440_159, v0x7fffd1956440_160, v0x7fffd1956440_161, v0x7fffd1956440_162;
v0x7fffd1956440_163 .array/port v0x7fffd1956440, 163;
v0x7fffd1956440_164 .array/port v0x7fffd1956440, 164;
v0x7fffd1956440_165 .array/port v0x7fffd1956440, 165;
v0x7fffd1956440_166 .array/port v0x7fffd1956440, 166;
E_0x7fffd1916a70/41 .event edge, v0x7fffd1956440_163, v0x7fffd1956440_164, v0x7fffd1956440_165, v0x7fffd1956440_166;
v0x7fffd1956440_167 .array/port v0x7fffd1956440, 167;
v0x7fffd1956440_168 .array/port v0x7fffd1956440, 168;
v0x7fffd1956440_169 .array/port v0x7fffd1956440, 169;
v0x7fffd1956440_170 .array/port v0x7fffd1956440, 170;
E_0x7fffd1916a70/42 .event edge, v0x7fffd1956440_167, v0x7fffd1956440_168, v0x7fffd1956440_169, v0x7fffd1956440_170;
v0x7fffd1956440_171 .array/port v0x7fffd1956440, 171;
v0x7fffd1956440_172 .array/port v0x7fffd1956440, 172;
v0x7fffd1956440_173 .array/port v0x7fffd1956440, 173;
v0x7fffd1956440_174 .array/port v0x7fffd1956440, 174;
E_0x7fffd1916a70/43 .event edge, v0x7fffd1956440_171, v0x7fffd1956440_172, v0x7fffd1956440_173, v0x7fffd1956440_174;
v0x7fffd1956440_175 .array/port v0x7fffd1956440, 175;
v0x7fffd1956440_176 .array/port v0x7fffd1956440, 176;
v0x7fffd1956440_177 .array/port v0x7fffd1956440, 177;
v0x7fffd1956440_178 .array/port v0x7fffd1956440, 178;
E_0x7fffd1916a70/44 .event edge, v0x7fffd1956440_175, v0x7fffd1956440_176, v0x7fffd1956440_177, v0x7fffd1956440_178;
v0x7fffd1956440_179 .array/port v0x7fffd1956440, 179;
v0x7fffd1956440_180 .array/port v0x7fffd1956440, 180;
v0x7fffd1956440_181 .array/port v0x7fffd1956440, 181;
v0x7fffd1956440_182 .array/port v0x7fffd1956440, 182;
E_0x7fffd1916a70/45 .event edge, v0x7fffd1956440_179, v0x7fffd1956440_180, v0x7fffd1956440_181, v0x7fffd1956440_182;
v0x7fffd1956440_183 .array/port v0x7fffd1956440, 183;
v0x7fffd1956440_184 .array/port v0x7fffd1956440, 184;
v0x7fffd1956440_185 .array/port v0x7fffd1956440, 185;
v0x7fffd1956440_186 .array/port v0x7fffd1956440, 186;
E_0x7fffd1916a70/46 .event edge, v0x7fffd1956440_183, v0x7fffd1956440_184, v0x7fffd1956440_185, v0x7fffd1956440_186;
v0x7fffd1956440_187 .array/port v0x7fffd1956440, 187;
v0x7fffd1956440_188 .array/port v0x7fffd1956440, 188;
v0x7fffd1956440_189 .array/port v0x7fffd1956440, 189;
v0x7fffd1956440_190 .array/port v0x7fffd1956440, 190;
E_0x7fffd1916a70/47 .event edge, v0x7fffd1956440_187, v0x7fffd1956440_188, v0x7fffd1956440_189, v0x7fffd1956440_190;
v0x7fffd1956440_191 .array/port v0x7fffd1956440, 191;
v0x7fffd1956440_192 .array/port v0x7fffd1956440, 192;
v0x7fffd1956440_193 .array/port v0x7fffd1956440, 193;
v0x7fffd1956440_194 .array/port v0x7fffd1956440, 194;
E_0x7fffd1916a70/48 .event edge, v0x7fffd1956440_191, v0x7fffd1956440_192, v0x7fffd1956440_193, v0x7fffd1956440_194;
v0x7fffd1956440_195 .array/port v0x7fffd1956440, 195;
v0x7fffd1956440_196 .array/port v0x7fffd1956440, 196;
v0x7fffd1956440_197 .array/port v0x7fffd1956440, 197;
v0x7fffd1956440_198 .array/port v0x7fffd1956440, 198;
E_0x7fffd1916a70/49 .event edge, v0x7fffd1956440_195, v0x7fffd1956440_196, v0x7fffd1956440_197, v0x7fffd1956440_198;
v0x7fffd1956440_199 .array/port v0x7fffd1956440, 199;
v0x7fffd1956440_200 .array/port v0x7fffd1956440, 200;
v0x7fffd1956440_201 .array/port v0x7fffd1956440, 201;
v0x7fffd1956440_202 .array/port v0x7fffd1956440, 202;
E_0x7fffd1916a70/50 .event edge, v0x7fffd1956440_199, v0x7fffd1956440_200, v0x7fffd1956440_201, v0x7fffd1956440_202;
v0x7fffd1956440_203 .array/port v0x7fffd1956440, 203;
v0x7fffd1956440_204 .array/port v0x7fffd1956440, 204;
v0x7fffd1956440_205 .array/port v0x7fffd1956440, 205;
v0x7fffd1956440_206 .array/port v0x7fffd1956440, 206;
E_0x7fffd1916a70/51 .event edge, v0x7fffd1956440_203, v0x7fffd1956440_204, v0x7fffd1956440_205, v0x7fffd1956440_206;
v0x7fffd1956440_207 .array/port v0x7fffd1956440, 207;
v0x7fffd1956440_208 .array/port v0x7fffd1956440, 208;
v0x7fffd1956440_209 .array/port v0x7fffd1956440, 209;
v0x7fffd1956440_210 .array/port v0x7fffd1956440, 210;
E_0x7fffd1916a70/52 .event edge, v0x7fffd1956440_207, v0x7fffd1956440_208, v0x7fffd1956440_209, v0x7fffd1956440_210;
v0x7fffd1956440_211 .array/port v0x7fffd1956440, 211;
v0x7fffd1956440_212 .array/port v0x7fffd1956440, 212;
v0x7fffd1956440_213 .array/port v0x7fffd1956440, 213;
v0x7fffd1956440_214 .array/port v0x7fffd1956440, 214;
E_0x7fffd1916a70/53 .event edge, v0x7fffd1956440_211, v0x7fffd1956440_212, v0x7fffd1956440_213, v0x7fffd1956440_214;
v0x7fffd1956440_215 .array/port v0x7fffd1956440, 215;
v0x7fffd1956440_216 .array/port v0x7fffd1956440, 216;
v0x7fffd1956440_217 .array/port v0x7fffd1956440, 217;
v0x7fffd1956440_218 .array/port v0x7fffd1956440, 218;
E_0x7fffd1916a70/54 .event edge, v0x7fffd1956440_215, v0x7fffd1956440_216, v0x7fffd1956440_217, v0x7fffd1956440_218;
v0x7fffd1956440_219 .array/port v0x7fffd1956440, 219;
v0x7fffd1956440_220 .array/port v0x7fffd1956440, 220;
v0x7fffd1956440_221 .array/port v0x7fffd1956440, 221;
v0x7fffd1956440_222 .array/port v0x7fffd1956440, 222;
E_0x7fffd1916a70/55 .event edge, v0x7fffd1956440_219, v0x7fffd1956440_220, v0x7fffd1956440_221, v0x7fffd1956440_222;
v0x7fffd1956440_223 .array/port v0x7fffd1956440, 223;
v0x7fffd1956440_224 .array/port v0x7fffd1956440, 224;
v0x7fffd1956440_225 .array/port v0x7fffd1956440, 225;
v0x7fffd1956440_226 .array/port v0x7fffd1956440, 226;
E_0x7fffd1916a70/56 .event edge, v0x7fffd1956440_223, v0x7fffd1956440_224, v0x7fffd1956440_225, v0x7fffd1956440_226;
v0x7fffd1956440_227 .array/port v0x7fffd1956440, 227;
v0x7fffd1956440_228 .array/port v0x7fffd1956440, 228;
v0x7fffd1956440_229 .array/port v0x7fffd1956440, 229;
v0x7fffd1956440_230 .array/port v0x7fffd1956440, 230;
E_0x7fffd1916a70/57 .event edge, v0x7fffd1956440_227, v0x7fffd1956440_228, v0x7fffd1956440_229, v0x7fffd1956440_230;
v0x7fffd1956440_231 .array/port v0x7fffd1956440, 231;
v0x7fffd1956440_232 .array/port v0x7fffd1956440, 232;
v0x7fffd1956440_233 .array/port v0x7fffd1956440, 233;
v0x7fffd1956440_234 .array/port v0x7fffd1956440, 234;
E_0x7fffd1916a70/58 .event edge, v0x7fffd1956440_231, v0x7fffd1956440_232, v0x7fffd1956440_233, v0x7fffd1956440_234;
v0x7fffd1956440_235 .array/port v0x7fffd1956440, 235;
v0x7fffd1956440_236 .array/port v0x7fffd1956440, 236;
v0x7fffd1956440_237 .array/port v0x7fffd1956440, 237;
v0x7fffd1956440_238 .array/port v0x7fffd1956440, 238;
E_0x7fffd1916a70/59 .event edge, v0x7fffd1956440_235, v0x7fffd1956440_236, v0x7fffd1956440_237, v0x7fffd1956440_238;
v0x7fffd1956440_239 .array/port v0x7fffd1956440, 239;
v0x7fffd1956440_240 .array/port v0x7fffd1956440, 240;
v0x7fffd1956440_241 .array/port v0x7fffd1956440, 241;
v0x7fffd1956440_242 .array/port v0x7fffd1956440, 242;
E_0x7fffd1916a70/60 .event edge, v0x7fffd1956440_239, v0x7fffd1956440_240, v0x7fffd1956440_241, v0x7fffd1956440_242;
v0x7fffd1956440_243 .array/port v0x7fffd1956440, 243;
v0x7fffd1956440_244 .array/port v0x7fffd1956440, 244;
v0x7fffd1956440_245 .array/port v0x7fffd1956440, 245;
v0x7fffd1956440_246 .array/port v0x7fffd1956440, 246;
E_0x7fffd1916a70/61 .event edge, v0x7fffd1956440_243, v0x7fffd1956440_244, v0x7fffd1956440_245, v0x7fffd1956440_246;
v0x7fffd1956440_247 .array/port v0x7fffd1956440, 247;
v0x7fffd1956440_248 .array/port v0x7fffd1956440, 248;
v0x7fffd1956440_249 .array/port v0x7fffd1956440, 249;
v0x7fffd1956440_250 .array/port v0x7fffd1956440, 250;
E_0x7fffd1916a70/62 .event edge, v0x7fffd1956440_247, v0x7fffd1956440_248, v0x7fffd1956440_249, v0x7fffd1956440_250;
v0x7fffd1956440_251 .array/port v0x7fffd1956440, 251;
v0x7fffd1956440_252 .array/port v0x7fffd1956440, 252;
v0x7fffd1956440_253 .array/port v0x7fffd1956440, 253;
v0x7fffd1956440_254 .array/port v0x7fffd1956440, 254;
E_0x7fffd1916a70/63 .event edge, v0x7fffd1956440_251, v0x7fffd1956440_252, v0x7fffd1956440_253, v0x7fffd1956440_254;
v0x7fffd1956440_255 .array/port v0x7fffd1956440, 255;
E_0x7fffd1916a70/64 .event edge, v0x7fffd1956440_255;
E_0x7fffd1916a70 .event/or E_0x7fffd1916a70/0, E_0x7fffd1916a70/1, E_0x7fffd1916a70/2, E_0x7fffd1916a70/3, E_0x7fffd1916a70/4, E_0x7fffd1916a70/5, E_0x7fffd1916a70/6, E_0x7fffd1916a70/7, E_0x7fffd1916a70/8, E_0x7fffd1916a70/9, E_0x7fffd1916a70/10, E_0x7fffd1916a70/11, E_0x7fffd1916a70/12, E_0x7fffd1916a70/13, E_0x7fffd1916a70/14, E_0x7fffd1916a70/15, E_0x7fffd1916a70/16, E_0x7fffd1916a70/17, E_0x7fffd1916a70/18, E_0x7fffd1916a70/19, E_0x7fffd1916a70/20, E_0x7fffd1916a70/21, E_0x7fffd1916a70/22, E_0x7fffd1916a70/23, E_0x7fffd1916a70/24, E_0x7fffd1916a70/25, E_0x7fffd1916a70/26, E_0x7fffd1916a70/27, E_0x7fffd1916a70/28, E_0x7fffd1916a70/29, E_0x7fffd1916a70/30, E_0x7fffd1916a70/31, E_0x7fffd1916a70/32, E_0x7fffd1916a70/33, E_0x7fffd1916a70/34, E_0x7fffd1916a70/35, E_0x7fffd1916a70/36, E_0x7fffd1916a70/37, E_0x7fffd1916a70/38, E_0x7fffd1916a70/39, E_0x7fffd1916a70/40, E_0x7fffd1916a70/41, E_0x7fffd1916a70/42, E_0x7fffd1916a70/43, E_0x7fffd1916a70/44, E_0x7fffd1916a70/45, E_0x7fffd1916a70/46, E_0x7fffd1916a70/47, E_0x7fffd1916a70/48, E_0x7fffd1916a70/49, E_0x7fffd1916a70/50, E_0x7fffd1916a70/51, E_0x7fffd1916a70/52, E_0x7fffd1916a70/53, E_0x7fffd1916a70/54, E_0x7fffd1916a70/55, E_0x7fffd1916a70/56, E_0x7fffd1916a70/57, E_0x7fffd1916a70/58, E_0x7fffd1916a70/59, E_0x7fffd1916a70/60, E_0x7fffd1916a70/61, E_0x7fffd1916a70/62, E_0x7fffd1916a70/63, E_0x7fffd1916a70/64;
S_0x7fffd192d590 .scope module, "Register" "Register" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
o0x7f88854536d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd1958de0_0 .net "clk", 0 0, o0x7f88854536d8;  0 drivers
o0x7f8885453708 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffd1958ec0_0 .net "in", 3 0, o0x7f8885453708;  0 drivers
v0x7fffd1958fa0_0 .var "out", 3 0;
E_0x7fffd1958d80 .event posedge, v0x7fffd1958de0_0;
    .scope S_0x7fffd19302c0;
T_0 ;
    %wait E_0x7fffd191eb70;
    %load/vec4 v0x7fffd1954250_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1954330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd19540f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd19541b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd19304a0_0, 0, 2;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd1954330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd19540f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd19541b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd19304a0_0, 0, 2;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd19544e0;
T_1 ;
    %wait E_0x7fffd191ebb0;
    %load/vec4 v0x7fffd1954870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd19549d0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7fffd1954770_0;
    %load/vec4 v0x7fffd1954930_0;
    %add;
    %store/vec4 v0x7fffd19549d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fffd1954770_0;
    %load/vec4 v0x7fffd1954930_0;
    %sub;
    %store/vec4 v0x7fffd19549d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fffd1954770_0;
    %load/vec4 v0x7fffd1954930_0;
    %and;
    %store/vec4 v0x7fffd19549d0_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fffd1954770_0;
    %load/vec4 v0x7fffd1954930_0;
    %or;
    %store/vec4 v0x7fffd19549d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd1954b60;
T_2 ;
    %wait E_0x7fffd191ebf0;
    %load/vec4 v0x7fffd19550b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd1954fc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd1954ee0_0;
    %assign/vec4 v0x7fffd1954fc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd192d400;
T_3 ;
    %pushi/vec4 4114, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1956440, 4, 0;
    %pushi/vec4 8724, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1956440, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7fffd192d400;
T_4 ;
    %wait E_0x7fffd1916a70;
    %load/vec4 v0x7fffd1956260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffd1956440, 4;
    %store/vec4 v0x7fffd1956360_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd192d590;
T_5 ;
    %wait E_0x7fffd1958d80;
    %load/vec4 v0x7fffd1958ec0_0;
    %assign/vec4 v0x7fffd1958fa0_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu.v";
    "ctrl_unit.v";
    "alu.v";
    "pc.v";
    "instrc_mem.v";
    "register.v";
