vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/dsp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Dec 14,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/dsp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dsp
# -- Compiling architecture rtl of dsp
# End time: 21:03:54 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/matrix_x_tb.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Dec 14,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/matrix_x_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity matrix_x_tb
# -- Compiling architecture testbench of matrix_x_tb
# -- Loading entity dsp
# End time: 21:03:54 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.matrix_x_tb
# vsim work.matrix_x_tb 
# Start time: 21:04:02 on Dec 14,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.matrix_x_tb(testbench)
# Loading work.dsp(rtl)
# Loading work.dsp_0002
# Loading work.altera_mult_add_rtl
# Loading work.ama_register_function
# Loading work.ama_data_split_reg_ext_function
# Loading work.ama_dynamic_signed_function
# Loading work.ama_preadder_function
# Loading work.ama_adder_function
# Loading work.ama_signed_extension_function
# Loading work.ama_multiplier_function
# Loading work.ama_chainout_adder_accumulator_function
add wave -position insertpoint  \
sim:/matrix_x_tb/clk_tb \
sim:/matrix_x_tb/rst_tb \
sim:/matrix_x_tb/ena_tb \
sim:/matrix_x_tb/row_tb \
sim:/matrix_x_tb/col_tb \
sim:/matrix_x_tb/acc_tb
run 500ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/matrix_x_tb.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:10 on Dec 14,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/dsp_multiplier/matrix_x_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity matrix_x_tb
# -- Compiling architecture testbench of matrix_x_tb
# -- Loading entity dsp
# End time: 21:08:10 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.matrix_x_tb(testbench)
run 500ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# WARNING: No extended dataflow license exists
# End time: 00:21:16 on Dec 17,2023, Elapsed time: 51:17:14
# Errors: 0, Warnings: 15
