<profile>

<section name = "Vivado HLS Report for 'A_IO_L2_in_inter_trans'" level="0">
<item name = "Date">Sat Sep 14 23:31:23 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.916 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">23, 23, 0.115 us, 0.115 us, 23, 23, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">22, 22, 11, -, -, 2, no</column>
<column name=" + Loop 1.1">8, 8, 2, 1, 1, 8, yes</column>
<column name=" + Loop 1.2">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 27, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c3_V_fu_134_p2">+, 0, 0, 3, 2, 1</column>
<column name="c4_V_2_fu_152_p2">+, 0, 0, 6, 4, 1</column>
<column name="c4_V_fu_164_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln100_fu_158_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln112_fu_146_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln879_fu_140_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln97_fu_128_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_069_0_phi_fu_120_p4">9, 2, 4, 8</column>
<column name="fifo_A_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_047_0_reg_105">9, 2, 4, 8</column>
<column name="p_069_0_reg_116">9, 2, 4, 8</column>
<column name="p_084_0_reg_94">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c3_V_reg_179">2, 0, 2, 0</column>
<column name="c4_V_reg_201">4, 0, 4, 0</column>
<column name="icmp_ln100_reg_197">1, 0, 1, 0</column>
<column name="icmp_ln112_reg_188">1, 0, 1, 0</column>
<column name="p_047_0_reg_105">4, 0, 4, 0</column>
<column name="p_069_0_reg_116">4, 0, 4, 0</column>
<column name="p_084_0_reg_94">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="local_A_V_address1">out, 3, ap_memory, local_A_V, array</column>
<column name="local_A_V_ce1">out, 1, ap_memory, local_A_V, array</column>
<column name="local_A_V_we1">out, 1, ap_memory, local_A_V, array</column>
<column name="local_A_V_d1">out, 512, ap_memory, local_A_V, array</column>
<column name="fifo_A_in_V_V_dout">in, 512, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_empty_n">in, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_read">out, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_out_V_V_din">out, 512, ap_fifo, fifo_A_out_V_V, pointer</column>
<column name="fifo_A_out_V_V_full_n">in, 1, ap_fifo, fifo_A_out_V_V, pointer</column>
<column name="fifo_A_out_V_V_write">out, 1, ap_fifo, fifo_A_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
