Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d88c472be8e84c0a8e5b1eae446077d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot module_adder_4BIT_tb_behav xil_defaultlib.module_adder_4BIT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_GATE2to1 [and_gate2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_GATE2to1 [xor_gate2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_GATE2to1 [or_gate2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.FULL_ADDER [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.BITCUATRO [bitcuatro_default]
Compiling architecture behavioral of entity xil_defaultlib.module_adder_4BIT [module_adder_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.module_adder_4bit_tb
Built simulation snapshot module_adder_4BIT_tb_behav
