# FIR FILTER IMPLEMENTATION

In this project, I have implemented FIR (Finite Impulse Response) filter on fpga by using VHDL language. 

# FILTER SPECIFICATIONS 

Tap number : 50 


