Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Projects_SisDigAva/P16_Counters_vtb/Counter_vtb_isim_beh.exe -prj D:/Projects_SisDigAva/P16_Counters_vtb/Counter_vtb_beh.prj work.Counter_vtb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projects_SisDigAva/P16_Counters_vtb/Counters.vhd" into library work
Parsing VHDL file "D:/Projects_SisDigAva/P16_Counters_vtb/Counter_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121908 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Counters [counters_default]
Compiling architecture behavior of entity counter_vtb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable D:/Projects_SisDigAva/P16_Counters_vtb/Counter_vtb_isim_beh.exe
Fuse Memory Usage: 141796 KB
Fuse CPU Usage: 529 ms
