[Inputs]
WE
CLK
=ADDR[4:0]=
=DIN[31:0]=
[Outputs]
RDY
=DO[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel CacheMemory

