INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:08:21 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'samplefunction.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling samplefunction.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted samplefunction.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "samplefunction.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp" 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E samplefunction.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp
Command       clang done; 1.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp"  -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from samplefunction.cpp:1:
samplefunction.cpp:11:19: error: use of overloaded operator '/' is ambiguous (with operand types 'typename RType<2, 6, true>::mult' (aka 'ap_fixed_base<mult_w, mult_i, mult_s>') and 'double')
    return a * PI / 180.0;
           ~~~~~~ ^ ~~~~~
...
Command       clang done; error code: 2; 3.55 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from samplefunction.cpp:1:
samplefunction.cpp:11:19: error: use of overloaded operator '/' is ambiguous (with operand types 'typename RType<2, 6, true>::mult' (aka 'ap_fixed_base<mult_w, mult_i, mult_s>') and 'double')
    return a * PI / 180.0;
           ~~~~~~ ^ ~~~~~
...
Command     elaborate done; error code: 2; 5.74 sec.
Command   csynth_design done; error code: 2; 5.75 sec.
Command ap_source done; error code: 1; 5.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:16:18 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.04 sec.
Command ap_source done; error code: 1; 6.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:19:16 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.42 sec.
Command ap_source done; error code: 1; 9.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:24:04 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.22 sec.
Command ap_source done; error code: 1; 6.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:29:22 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.62 sec.
Command ap_source done; error code: 1; 9.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:31:53 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.24 sec.
Command ap_source done; error code: 1; 6.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:34:55 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.32 sec.
Command ap_source done; error code: 1; 6.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:39:08 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.79 sec.
Command ap_source done; error code: 1; 7.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:39:51 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:40:02 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.46 sec.
Command ap_source done; 7.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:41:03 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:41:29 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.93 sec.
Command ap_source done; 4.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:41:50 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.22 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.26 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:43:09 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.25 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:44:30 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.27 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.95 sec.
Command ap_source done; error code: 1; 12.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:49:27 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.27 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.16 sec.
Command ap_source done; error code: 1; 11.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:50:17 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.17 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.89 sec.
Command ap_source done; 11.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:51:47 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.24 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.03 sec.
Command ap_source done; error code: 1; 11.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:52:11 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.79 sec.
Command ap_source done; 10.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:53:37 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:54:52 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.5 sec.
Command ap_source done; 7.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:57:09 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.24 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.02 sec.
Command ap_source done; error code: 1; 11.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 22:57:31 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.76 sec.
Command ap_source done; 10.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:00:28 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:03:46 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:04:04 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 0.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:06:19 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.17 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.25 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.01 sec.
Command ap_source done; error code: 1; 11.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:07:25 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.84 sec.
Command ap_source done; 10.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:09:53 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.56 sec.
Command ap_source done; 7.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:10:58 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.57 sec.
Command ap_source done; 7.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:15:29 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.24 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.96 sec.
Command ap_source done; error code: 1; 11.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:15:50 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.58 sec.
Command ap_source done; 10.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:18:15 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.74 sec.
Command ap_source done; error code: 1; 2.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:18:56 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.74 sec.
Command ap_source done; error code: 1; 2.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:19:25 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.14 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.76 sec.
Command ap_source done; error code: 1; 2.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:20:24 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.14 sec.
Command ap_source done; error code: 1; 8.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Mon Jul 16 23:21:18 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.14 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/FOV.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.cpp 
Execute     is_encrypted /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     is_xip /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/samplefunction.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.91 sec.
Command ap_source done; error code: 1; 5.05 sec.
Execute cleanup_all 
