{"Source Block": ["oh/spi/dv/dut_spi.v@54:64@HdlStmAssign", "   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n"], "Clone Blocks": [["oh/spi/dv/dut_spi.v@55:65", "   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], ["oh/gpio/dv/dut_gpio.v@57:67", "   //DUT\n   //######################################################################\n\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   assign clkout          = clk1;\n   assign clk             = clk1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n"], ["oh/spi/dv/dut_spi.v@53:63", "\n   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n"], ["oh/gpio/dv/dut_gpio.v@58:68", "   //######################################################################\n\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   assign clkout          = clk1;\n   assign clk             = clk1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], ["oh/gpio/dv/dut_gpio.v@56:66", "   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   assign clkout          = clk1;\n   assign clk             = clk1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n"]], "Diff Content": {"Delete": [[59, "   assign wait_out[N-1:0] = 'b0;\n"]], "Add": []}}