;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17.9.2018. 14:35:13
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2BE50000  	11237
0x0008	0x2BDD0000  	11229
0x000C	0x2BDD0000  	11229
0x0010	0x2BDD0000  	11229
0x0014	0x2BDD0000  	11229
0x0018	0x2BDD0000  	11229
0x001C	0x2BDD0000  	11229
0x0020	0x2BDD0000  	11229
0x0024	0x2BDD0000  	11229
0x0028	0x2BDD0000  	11229
0x002C	0x2BDD0000  	11229
0x0030	0x2BDD0000  	11229
0x0034	0x2BDD0000  	11229
0x0038	0x2BDD0000  	11229
0x003C	0x2BDD0000  	11229
0x0040	0x2BDD0000  	11229
0x0044	0x2BDD0000  	11229
0x0048	0x2BDD0000  	11229
0x004C	0x2BDD0000  	11229
0x0050	0x2BDD0000  	11229
0x0054	0x2BDD0000  	11229
0x0058	0x2BDD0000  	11229
0x005C	0x2BDD0000  	11229
0x0060	0x2BDD0000  	11229
0x0064	0x2BDD0000  	11229
0x0068	0x2BDD0000  	11229
0x006C	0x2BDD0000  	11229
0x0070	0x2BDD0000  	11229
0x0074	0x2BDD0000  	11229
0x0078	0x2BDD0000  	11229
0x007C	0x2BDD0000  	11229
0x0080	0x2BDD0000  	11229
0x0084	0x2BDD0000  	11229
0x0088	0x2BDD0000  	11229
0x008C	0x2BDD0000  	11229
0x0090	0x2BDD0000  	11229
0x0094	0x2BDD0000  	11229
0x0098	0x2BDD0000  	11229
0x009C	0x2BDD0000  	11229
0x00A0	0x2BDD0000  	11229
0x00A4	0x2BDD0000  	11229
0x00A8	0x2BDD0000  	11229
0x00AC	0x2BDD0000  	11229
0x00B0	0x2BDD0000  	11229
0x00B4	0x2BDD0000  	11229
0x00B8	0x2BDD0000  	11229
0x00BC	0x2BDD0000  	11229
0x00C0	0x2BDD0000  	11229
0x00C4	0x2BDD0000  	11229
0x00C8	0x2BDD0000  	11229
0x00CC	0x2BDD0000  	11229
0x00D0	0x2BDD0000  	11229
0x00D4	0x2BDD0000  	11229
0x00D8	0x2BDD0000  	11229
0x00DC	0x2BDD0000  	11229
0x00E0	0x2BDD0000  	11229
0x00E4	0x2BDD0000  	11229
0x00E8	0x2BDD0000  	11229
0x00EC	0x2BDD0000  	11229
0x00F0	0x2BDD0000  	11229
0x00F4	0x2BDD0000  	11229
0x00F8	0x2BDD0000  	11229
0x00FC	0x2BDD0000  	11229
0x0100	0x2BDD0000  	11229
0x0104	0x2BDD0000  	11229
0x0108	0x2BDD0000  	11229
0x010C	0x2BDD0000  	11229
0x0110	0x2BDD0000  	11229
0x0114	0x2BDD0000  	11229
0x0118	0x2BDD0000  	11229
0x011C	0x2BDD0000  	11229
0x0120	0x2BDD0000  	11229
0x0124	0x2BDD0000  	11229
0x0128	0x2BDD0000  	11229
0x012C	0x2BDD0000  	11229
0x0130	0x2BDD0000  	11229
0x0134	0x2BDD0000  	11229
0x0138	0x2BDD0000  	11229
0x013C	0x2BDD0000  	11229
0x0140	0x2BDD0000  	11229
0x0144	0x2BDD0000  	11229
0x0148	0x2BDD0000  	11229
0x014C	0x2BDD0000  	11229
; end of ____SysVT
_main:
;Click_Gyro2_STM.c, 104 :: 		void main()
0x2BE4	0xB081    SUB	SP, SP, #4
0x2BE6	0xF000F80F  BL	11272
0x2BEA	0xF000FA3D  BL	12392
0x2BEE	0xF7FFFFEB  BL	11208
0x2BF2	0xF000F9F9  BL	12264
;Click_Gyro2_STM.c, 106 :: 		systemInit();
0x2BF6	0xF7FFFF97  BL	_systemInit+0
;Click_Gyro2_STM.c, 107 :: 		applicationInit();
0x2BFA	0xF7FFFEAD  BL	_applicationInit+0
;Click_Gyro2_STM.c, 109 :: 		while (1)
L_main11:
;Click_Gyro2_STM.c, 111 :: 		applicationTask();
0x2BFE	0xF7FFFF3B  BL	_applicationTask+0
;Click_Gyro2_STM.c, 112 :: 		}
0x2C02	0xE7FC    B	L_main11
;Click_Gyro2_STM.c, 113 :: 		}
L_end_main:
L__main_end_loop:
0x2C04	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2A64	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2A66	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2A6A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x2A6E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x2A72	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2A74	0xB001    ADD	SP, SP, #4
0x2A76	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2B8C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2B8E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2B92	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2B96	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2B9A	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2B9C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2BA0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2BA2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2BA4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2BA6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2BAA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2BAE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2BB0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2BB4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2BB6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2BB8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2BBC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2BC0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2BC2	0xB001    ADD	SP, SP, #4
0x2BC4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Gyro2_STM.c, 38 :: 		void systemInit()
0x2B28	0xB081    SUB	SP, SP, #4
0x2B2A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Gyro2_STM.c, 40 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2B2E	0x2201    MOVS	R2, #1
0x2B30	0x2107    MOVS	R1, #7
0x2B32	0x2000    MOVS	R0, #0
0x2B34	0xF7FFFD8A  BL	_mikrobus_gpioInit+0
;Click_Gyro2_STM.c, 41 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_INPUT );
0x2B38	0x2201    MOVS	R2, #1
0x2B3A	0x2106    MOVS	R1, #6
0x2B3C	0x2000    MOVS	R0, #0
0x2B3E	0xF7FFFD85  BL	_mikrobus_gpioInit+0
;Click_Gyro2_STM.c, 42 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2B42	0x2200    MOVS	R2, #0
0x2B44	0x2101    MOVS	R1, #1
0x2B46	0x2000    MOVS	R0, #0
0x2B48	0xF7FFFD80  BL	_mikrobus_gpioInit+0
;Click_Gyro2_STM.c, 43 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2B4C	0x2200    MOVS	R2, #0
0x2B4E	0x2102    MOVS	R1, #2
0x2B50	0x2000    MOVS	R0, #0
0x2B52	0xF7FFFD7B  BL	_mikrobus_gpioInit+0
;Click_Gyro2_STM.c, 46 :: 		mikrobus_i2cInit( _MIKROBUS1, &_GYRO2_I2C_CFG[0] );
0x2B56	0x480C    LDR	R0, [PC, #48]
0x2B58	0x4601    MOV	R1, R0
0x2B5A	0x2000    MOVS	R0, #0
0x2B5C	0xF7FFFCE0  BL	_mikrobus_i2cInit+0
;Click_Gyro2_STM.c, 49 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x2B60	0xF2425180  MOVW	R1, #9600
0x2B64	0x2020    MOVS	R0, #32
0x2B66	0xF7FFFCB7  BL	_mikrobus_logInit+0
;Click_Gyro2_STM.c, 51 :: 		Delay_ms( 100 );
0x2B6A	0xF644777F  MOVW	R7, #20351
0x2B6E	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x2B72	0x1E7F    SUBS	R7, R7, #1
0x2B74	0xD1FD    BNE	L_systemInit0
0x2B76	0xBF00    NOP
0x2B78	0xBF00    NOP
0x2B7A	0xBF00    NOP
0x2B7C	0xBF00    NOP
0x2B7E	0xBF00    NOP
;Click_Gyro2_STM.c, 52 :: 		}
L_end_systemInit:
0x2B80	0xF8DDE000  LDR	LR, [SP, #0]
0x2B84	0xB001    ADD	SP, SP, #4
0x2B86	0x4770    BX	LR
0x2B88	0x2FE40000  	__GYRO2_I2C_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x264C	0xB081    SUB	SP, SP, #4
0x264E	0xF8CDE000  STR	LR, [SP, #0]
0x2652	0xFA5FF981  UXTB	R9, R1
0x2656	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x265A	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x265C	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2660	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2664	0xF7FFFD18  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x2668	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x266A	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x266E	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2672	0xF7FFF84F  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x2676	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2678	0x2001    MOVS	R0, #1
0x267A	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x267C	0x2800    CMP	R0, #0
0x267E	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x2680	0x2801    CMP	R0, #1
0x2682	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x2684	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x2686	0xF8DDE000  LDR	LR, [SP, #0]
0x268A	0xB001    ADD	SP, SP, #4
0x268C	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2098	0xB081    SUB	SP, SP, #4
0x209A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x209E	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x20A0	0x2901    CMP	R1, #1
0x20A2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x20A4	0xF2400110  MOVW	R1, #16
0x20A8	0x4865    LDR	R0, [PC, #404]
0x20AA	0xF7FFFA99  BL	_GPIO_Digital_Input+0
0x20AE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x20B0	0xF2400110  MOVW	R1, #16
0x20B4	0x4862    LDR	R0, [PC, #392]
0x20B6	0xF7FFFAFB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x20BA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x20BC	0x2901    CMP	R1, #1
0x20BE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x20C0	0xF2400104  MOVW	R1, #4
0x20C4	0x485F    LDR	R0, [PC, #380]
0x20C6	0xF7FFFA8B  BL	_GPIO_Digital_Input+0
0x20CA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x20CC	0xF2400104  MOVW	R1, #4
0x20D0	0x485C    LDR	R0, [PC, #368]
0x20D2	0xF7FFFAED  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x20D6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x20D8	0x2901    CMP	R1, #1
0x20DA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x20DC	0xF2420100  MOVW	R1, #8192
0x20E0	0x4859    LDR	R0, [PC, #356]
0x20E2	0xF7FFFA7D  BL	_GPIO_Digital_Input+0
0x20E6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x20E8	0xF2420100  MOVW	R1, #8192
0x20EC	0x4856    LDR	R0, [PC, #344]
0x20EE	0xF7FFFADF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x20F2	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x20F4	0x2901    CMP	R1, #1
0x20F6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x20F8	0xF2404100  MOVW	R1, #1024
0x20FC	0x4851    LDR	R0, [PC, #324]
0x20FE	0xF7FFFA6F  BL	_GPIO_Digital_Input+0
0x2102	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x2104	0xF2404100  MOVW	R1, #1024
0x2108	0x484E    LDR	R0, [PC, #312]
0x210A	0xF7FFFAD1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x210E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x2110	0x2901    CMP	R1, #1
0x2112	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x2114	0xF6400100  MOVW	R1, #2048
0x2118	0x484A    LDR	R0, [PC, #296]
0x211A	0xF7FFFA61  BL	_GPIO_Digital_Input+0
0x211E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x2120	0xF6400100  MOVW	R1, #2048
0x2124	0x4847    LDR	R0, [PC, #284]
0x2126	0xF7FFFAC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x212A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x212C	0x2901    CMP	R1, #1
0x212E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x2130	0xF2410100  MOVW	R1, #4096
0x2134	0x4843    LDR	R0, [PC, #268]
0x2136	0xF7FFFA53  BL	_GPIO_Digital_Input+0
0x213A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x213C	0xF2410100  MOVW	R1, #4096
0x2140	0x4840    LDR	R0, [PC, #256]
0x2142	0xF7FFFAB5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x2146	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x2148	0x2901    CMP	R1, #1
0x214A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x214C	0xF2400101  MOVW	R1, #1
0x2150	0x483B    LDR	R0, [PC, #236]
0x2152	0xF7FFFA45  BL	_GPIO_Digital_Input+0
0x2156	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x2158	0xF2400101  MOVW	R1, #1
0x215C	0x4838    LDR	R0, [PC, #224]
0x215E	0xF7FFFAA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x2162	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x2164	0x2901    CMP	R1, #1
0x2166	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x2168	0xF2404100  MOVW	R1, #1024
0x216C	0x4836    LDR	R0, [PC, #216]
0x216E	0xF7FFFA37  BL	_GPIO_Digital_Input+0
0x2172	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x2174	0xF2404100  MOVW	R1, #1024
0x2178	0x4833    LDR	R0, [PC, #204]
0x217A	0xF7FFFA99  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x217E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x2180	0x2901    CMP	R1, #1
0x2182	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x2184	0xF2402100  MOVW	R1, #512
0x2188	0x482F    LDR	R0, [PC, #188]
0x218A	0xF7FFFA29  BL	_GPIO_Digital_Input+0
0x218E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x2190	0xF2402100  MOVW	R1, #512
0x2194	0x482C    LDR	R0, [PC, #176]
0x2196	0xF7FFFA8B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x219A	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x219C	0x2901    CMP	R1, #1
0x219E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x21A0	0xF2401100  MOVW	R1, #256
0x21A4	0x4828    LDR	R0, [PC, #160]
0x21A6	0xF7FFFA1B  BL	_GPIO_Digital_Input+0
0x21AA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x21AC	0xF2401100  MOVW	R1, #256
0x21B0	0x4825    LDR	R0, [PC, #148]
0x21B2	0xF7FFFA7D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x21B6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x21B8	0x2901    CMP	R1, #1
0x21BA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x21BC	0xF2400140  MOVW	R1, #64
0x21C0	0x4822    LDR	R0, [PC, #136]
0x21C2	0xF7FFFA0D  BL	_GPIO_Digital_Input+0
0x21C6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x21C8	0xF2400140  MOVW	R1, #64
0x21CC	0x481F    LDR	R0, [PC, #124]
0x21CE	0xF7FFFA6F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x21D2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x21D4	0x2901    CMP	R1, #1
0x21D6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x21D8	0xF2400180  MOVW	R1, #128
0x21DC	0x481B    LDR	R0, [PC, #108]
0x21DE	0xF7FFF9FF  BL	_GPIO_Digital_Input+0
0x21E2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x21E4	0xF2400180  MOVW	R1, #128
0x21E8	0x4818    LDR	R0, [PC, #96]
0x21EA	0xF7FFFA61  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x21EE	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x21F0	0x2001    MOVS	R0, #1
0x21F2	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x21F4	0x2800    CMP	R0, #0
0x21F6	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x21FA	0x2801    CMP	R0, #1
0x21FC	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x2200	0x2802    CMP	R0, #2
0x2202	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x2206	0x2803    CMP	R0, #3
0x2208	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x220C	0x2804    CMP	R0, #4
0x220E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x2212	0x2805    CMP	R0, #5
0x2214	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x2218	0x2806    CMP	R0, #6
0x221A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x221E	0x2807    CMP	R0, #7
0x2220	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x2222	0x2808    CMP	R0, #8
0x2224	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x2226	0x2809    CMP	R0, #9
0x2228	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x222A	0x280A    CMP	R0, #10
0x222C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x222E	0x280B    CMP	R0, #11
0x2230	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2232	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2234	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2236	0xF8DDE000  LDR	LR, [SP, #0]
0x223A	0xB001    ADD	SP, SP, #4
0x223C	0x4770    BX	LR
0x223E	0xBF00    NOP
0x2240	0x08004001  	GPIOA_BASE+0
0x2244	0x10004001  	GPIOC_BASE+0
0x2248	0x14004001  	GPIOD_BASE+0
0x224C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x15E0	0xB081    SUB	SP, SP, #4
0x15E2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x15E6	0xF04F0242  MOV	R2, #66
0x15EA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x15EC	0xF7FFFB5A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x15F0	0xF8DDE000  LDR	LR, [SP, #0]
0x15F4	0xB001    ADD	SP, SP, #4
0x15F6	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CA4	0xB081    SUB	SP, SP, #4
0x0CA6	0xF8CDE000  STR	LR, [SP, #0]
0x0CAA	0xB28C    UXTH	R4, R1
0x0CAC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0CAE	0x4B77    LDR	R3, [PC, #476]
0x0CB0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0CB4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0CB6	0x4618    MOV	R0, R3
0x0CB8	0xF7FFFF66  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0CBC	0xF1B40FFF  CMP	R4, #255
0x0CC0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0CC2	0x4B73    LDR	R3, [PC, #460]
0x0CC4	0x429D    CMP	R5, R3
0x0CC6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0CC8	0xF04F3333  MOV	R3, #858993459
0x0CCC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0CCE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0CD0	0x2D42    CMP	R5, #66
0x0CD2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0CD4	0xF04F3344  MOV	R3, #1145324612
0x0CD8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0CDA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0CDC	0xF64F73FF  MOVW	R3, #65535
0x0CE0	0x429C    CMP	R4, R3
0x0CE2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0CE4	0x4B6A    LDR	R3, [PC, #424]
0x0CE6	0x429D    CMP	R5, R3
0x0CE8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0CEA	0xF04F3333  MOV	R3, #858993459
0x0CEE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0CF0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0CF2	0xF04F3333  MOV	R3, #858993459
0x0CF6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0CF8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0CFA	0x2D42    CMP	R5, #66
0x0CFC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0CFE	0xF04F3344  MOV	R3, #1145324612
0x0D02	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0D04	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0D06	0xF04F3344  MOV	R3, #1145324612
0x0D0A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0D0C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0D0E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0D10	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0D12	0xF0050301  AND	R3, R5, #1
0x0D16	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0D18	0x2100    MOVS	R1, #0
0x0D1A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0D1C	0xF0050302  AND	R3, R5, #2
0x0D20	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0D22	0xF40573C0  AND	R3, R5, #384
0x0D26	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0D28	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0D2A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0D2C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0D2E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0D30	0xF0050304  AND	R3, R5, #4
0x0D34	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0D36	0xF0050320  AND	R3, R5, #32
0x0D3A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0D3C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0D3E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0D40	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0D42	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0D44	0xF0050308  AND	R3, R5, #8
0x0D48	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0D4A	0xF0050320  AND	R3, R5, #32
0x0D4E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0D50	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0D52	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0D54	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0D56	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0D58	0x4B4E    LDR	R3, [PC, #312]
0x0D5A	0xEA050303  AND	R3, R5, R3, LSL #0
0x0D5E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0D60	0x2003    MOVS	R0, #3
0x0D62	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0D64	0xF4057300  AND	R3, R5, #512
0x0D68	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0D6A	0x2002    MOVS	R0, #2
0x0D6C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0D6E	0xF4056380  AND	R3, R5, #1024
0x0D72	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0D74	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0D76	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0D78	0xF005030C  AND	R3, R5, #12
0x0D7C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0D7E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0D80	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0D82	0xF00403FF  AND	R3, R4, #255
0x0D86	0xB29B    UXTH	R3, R3
0x0D88	0x2B00    CMP	R3, #0
0x0D8A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0D8C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0D8E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0D90	0xFA1FF884  UXTH	R8, R4
0x0D94	0x4632    MOV	R2, R6
0x0D96	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0D98	0x2808    CMP	R0, #8
0x0D9A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0D9C	0xF04F0301  MOV	R3, #1
0x0DA0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0DA4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0DA8	0x42A3    CMP	R3, R4
0x0DAA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0DAC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0DAE	0xF04F030F  MOV	R3, #15
0x0DB2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0DB4	0x43DB    MVN	R3, R3
0x0DB6	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0DBA	0xFA01F305  LSL	R3, R1, R5
0x0DBE	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0DC2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0DC4	0xF4067381  AND	R3, R6, #258
0x0DC8	0xF5B37F81  CMP	R3, #258
0x0DCC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0DCE	0xF2020414  ADDW	R4, R2, #20
0x0DD2	0xF04F0301  MOV	R3, #1
0x0DD6	0x4083    LSLS	R3, R0
0x0DD8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0DDA	0xF0060382  AND	R3, R6, #130
0x0DDE	0x2B82    CMP	R3, #130
0x0DE0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0DE2	0xF2020410  ADDW	R4, R2, #16
0x0DE6	0xF04F0301  MOV	R3, #1
0x0DEA	0x4083    LSLS	R3, R0
0x0DEC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0DEE	0x462F    MOV	R7, R5
0x0DF0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0DF2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0DF4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0DF6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0DF8	0xFA1FF088  UXTH	R0, R8
0x0DFC	0x460F    MOV	R7, R1
0x0DFE	0x4631    MOV	R1, R6
0x0E00	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0E02	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0E04	0x460F    MOV	R7, R1
0x0E06	0x4629    MOV	R1, R5
0x0E08	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0E0A	0xF1B00FFF  CMP	R0, #255
0x0E0E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0E10	0x1D33    ADDS	R3, R6, #4
0x0E12	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0E16	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0E18	0x2A08    CMP	R2, #8
0x0E1A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0E1C	0xF2020408  ADDW	R4, R2, #8
0x0E20	0xF04F0301  MOV	R3, #1
0x0E24	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0E28	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0E2C	0x42A3    CMP	R3, R4
0x0E2E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0E30	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0E32	0xF04F030F  MOV	R3, #15
0x0E36	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0E38	0x43DB    MVN	R3, R3
0x0E3A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0E3E	0xFA07F305  LSL	R3, R7, R5
0x0E42	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0E46	0xF4017381  AND	R3, R1, #258
0x0E4A	0xF5B37F81  CMP	R3, #258
0x0E4E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0E50	0xF2060514  ADDW	R5, R6, #20
0x0E54	0xF2020408  ADDW	R4, R2, #8
0x0E58	0xF04F0301  MOV	R3, #1
0x0E5C	0x40A3    LSLS	R3, R4
0x0E5E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0E60	0xF0010382  AND	R3, R1, #130
0x0E64	0x2B82    CMP	R3, #130
0x0E66	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0E68	0xF2060510  ADDW	R5, R6, #16
0x0E6C	0xF2020408  ADDW	R4, R2, #8
0x0E70	0xF04F0301  MOV	R3, #1
0x0E74	0x40A3    LSLS	R3, R4
0x0E76	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0E78	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0E7A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0E7C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0E7E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0E80	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0E84	0xF8DDE000  LDR	LR, [SP, #0]
0x0E88	0xB001    ADD	SP, SP, #4
0x0E8A	0x4770    BX	LR
0x0E8C	0xFC00FFFF  	#-1024
0x0E90	0x00140008  	#524308
0x0E94	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0B88	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0B8A	0x4919    LDR	R1, [PC, #100]
0x0B8C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0B90	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0B92	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0B94	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0B96	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0B98	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0B9A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0B9C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0B9E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0BA0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0BA2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0BA4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0BA6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0BA8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0BAA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0BAC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0BAE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0BB2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0BB4	0x490F    LDR	R1, [PC, #60]
0x0BB6	0x4288    CMP	R0, R1
0x0BB8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0BBA	0x490F    LDR	R1, [PC, #60]
0x0BBC	0x4288    CMP	R0, R1
0x0BBE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0BC0	0x490E    LDR	R1, [PC, #56]
0x0BC2	0x4288    CMP	R0, R1
0x0BC4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0BC6	0x490E    LDR	R1, [PC, #56]
0x0BC8	0x4288    CMP	R0, R1
0x0BCA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0BCC	0x490D    LDR	R1, [PC, #52]
0x0BCE	0x4288    CMP	R0, R1
0x0BD0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0BD2	0x490D    LDR	R1, [PC, #52]
0x0BD4	0x4288    CMP	R0, R1
0x0BD6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0BD8	0x490C    LDR	R1, [PC, #48]
0x0BDA	0x4288    CMP	R0, R1
0x0BDC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0BDE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0BE0	0x490B    LDR	R1, [PC, #44]
0x0BE2	0x6809    LDR	R1, [R1, #0]
0x0BE4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0BE8	0x4909    LDR	R1, [PC, #36]
0x0BEA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0BEC	0xB001    ADD	SP, SP, #4
0x0BEE	0x4770    BX	LR
0x0BF0	0xFC00FFFF  	#-1024
0x0BF4	0x08004001  	#1073809408
0x0BF8	0x0C004001  	#1073810432
0x0BFC	0x10004001  	#1073811456
0x0C00	0x14004001  	#1073812480
0x0C04	0x18004001  	#1073813504
0x0C08	0x1C004001  	#1073814528
0x0C0C	0x20004001  	#1073815552
0x0C10	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x16B0	0xB081    SUB	SP, SP, #4
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x16B6	0x4A04    LDR	R2, [PC, #16]
0x16B8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x16BA	0xF7FFFAF3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x16BE	0xF8DDE000  LDR	LR, [SP, #0]
0x16C2	0xB001    ADD	SP, SP, #4
0x16C4	0x4770    BX	LR
0x16C6	0xBF00    NOP
0x16C8	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1714	0xB081    SUB	SP, SP, #4
0x1716	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x171A	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x171C	0x2901    CMP	R1, #1
0x171E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x1720	0xF2400120  MOVW	R1, #32
0x1724	0x4865    LDR	R0, [PC, #404]
0x1726	0xF7FFFF5B  BL	_GPIO_Digital_Input+0
0x172A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x172C	0xF2400120  MOVW	R1, #32
0x1730	0x4862    LDR	R0, [PC, #392]
0x1732	0xF7FFFFBD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x1736	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x1738	0x2901    CMP	R1, #1
0x173A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x173C	0xF2400108  MOVW	R1, #8
0x1740	0x485F    LDR	R0, [PC, #380]
0x1742	0xF7FFFF4D  BL	_GPIO_Digital_Input+0
0x1746	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x1748	0xF2400108  MOVW	R1, #8
0x174C	0x485C    LDR	R0, [PC, #368]
0x174E	0xF7FFFFAF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x1752	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x1754	0x2901    CMP	R1, #1
0x1756	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x1758	0xF2440100  MOVW	R1, #16384
0x175C	0x4859    LDR	R0, [PC, #356]
0x175E	0xF7FFFF3F  BL	_GPIO_Digital_Input+0
0x1762	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x1764	0xF2440100  MOVW	R1, #16384
0x1768	0x4856    LDR	R0, [PC, #344]
0x176A	0xF7FFFFA1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x176E	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x1770	0x2901    CMP	R1, #1
0x1772	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x1774	0xF2404100  MOVW	R1, #1024
0x1778	0x4851    LDR	R0, [PC, #324]
0x177A	0xF7FFFF31  BL	_GPIO_Digital_Input+0
0x177E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x1780	0xF2404100  MOVW	R1, #1024
0x1784	0x484E    LDR	R0, [PC, #312]
0x1786	0xF7FFFF93  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x178A	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x178C	0x2901    CMP	R1, #1
0x178E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x1790	0xF6400100  MOVW	R1, #2048
0x1794	0x484A    LDR	R0, [PC, #296]
0x1796	0xF7FFFF23  BL	_GPIO_Digital_Input+0
0x179A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x179C	0xF6400100  MOVW	R1, #2048
0x17A0	0x4847    LDR	R0, [PC, #284]
0x17A2	0xF7FFFF85  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x17A6	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x17A8	0x2901    CMP	R1, #1
0x17AA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x17AC	0xF2410100  MOVW	R1, #4096
0x17B0	0x4843    LDR	R0, [PC, #268]
0x17B2	0xF7FFFF15  BL	_GPIO_Digital_Input+0
0x17B6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x17B8	0xF2410100  MOVW	R1, #4096
0x17BC	0x4840    LDR	R0, [PC, #256]
0x17BE	0xF7FFFF77  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x17C2	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x17C4	0x2901    CMP	R1, #1
0x17C6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x17C8	0xF2410100  MOVW	R1, #4096
0x17CC	0x483D    LDR	R0, [PC, #244]
0x17CE	0xF7FFFF07  BL	_GPIO_Digital_Input+0
0x17D2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x17D4	0xF2410100  MOVW	R1, #4096
0x17D8	0x483A    LDR	R0, [PC, #232]
0x17DA	0xF7FFFF69  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x17DE	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x17E0	0x2901    CMP	R1, #1
0x17E2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x17E4	0xF6400100  MOVW	R1, #2048
0x17E8	0x4836    LDR	R0, [PC, #216]
0x17EA	0xF7FFFEF9  BL	_GPIO_Digital_Input+0
0x17EE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x17F0	0xF6400100  MOVW	R1, #2048
0x17F4	0x4833    LDR	R0, [PC, #204]
0x17F6	0xF7FFFF5B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x17FA	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x17FC	0x2901    CMP	R1, #1
0x17FE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x1800	0xF2400140  MOVW	R1, #64
0x1804	0x482F    LDR	R0, [PC, #188]
0x1806	0xF7FFFEEB  BL	_GPIO_Digital_Input+0
0x180A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x180C	0xF2400140  MOVW	R1, #64
0x1810	0x482C    LDR	R0, [PC, #176]
0x1812	0xF7FFFF4D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x1816	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x1818	0x2901    CMP	R1, #1
0x181A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x181C	0xF2400120  MOVW	R1, #32
0x1820	0x4828    LDR	R0, [PC, #160]
0x1822	0xF7FFFEDD  BL	_GPIO_Digital_Input+0
0x1826	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x1828	0xF2400120  MOVW	R1, #32
0x182C	0x4825    LDR	R0, [PC, #148]
0x182E	0xF7FFFF3F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x1832	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x1834	0x2901    CMP	R1, #1
0x1836	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x1838	0xF2400140  MOVW	R1, #64
0x183C	0x4822    LDR	R0, [PC, #136]
0x183E	0xF7FFFECF  BL	_GPIO_Digital_Input+0
0x1842	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x1844	0xF2400140  MOVW	R1, #64
0x1848	0x481F    LDR	R0, [PC, #124]
0x184A	0xF7FFFF31  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x184E	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x1850	0x2901    CMP	R1, #1
0x1852	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x1854	0xF2400180  MOVW	R1, #128
0x1858	0x481B    LDR	R0, [PC, #108]
0x185A	0xF7FFFEC1  BL	_GPIO_Digital_Input+0
0x185E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x1860	0xF2400180  MOVW	R1, #128
0x1864	0x4818    LDR	R0, [PC, #96]
0x1866	0xF7FFFF23  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x186A	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x186C	0x2001    MOVS	R0, #1
0x186E	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1870	0x2800    CMP	R0, #0
0x1872	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x1876	0x2801    CMP	R0, #1
0x1878	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x187C	0x2802    CMP	R0, #2
0x187E	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1882	0x2803    CMP	R0, #3
0x1884	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x1888	0x2804    CMP	R0, #4
0x188A	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x188E	0x2805    CMP	R0, #5
0x1890	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1894	0x2806    CMP	R0, #6
0x1896	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x189A	0x2807    CMP	R0, #7
0x189C	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x189E	0x2808    CMP	R0, #8
0x18A0	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x18A2	0x2809    CMP	R0, #9
0x18A4	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x18A6	0x280A    CMP	R0, #10
0x18A8	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x18AA	0x280B    CMP	R0, #11
0x18AC	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x18AE	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x18B0	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x18B2	0xF8DDE000  LDR	LR, [SP, #0]
0x18B6	0xB001    ADD	SP, SP, #4
0x18B8	0x4770    BX	LR
0x18BA	0xBF00    NOP
0x18BC	0x08004001  	GPIOA_BASE+0
0x18C0	0x10004001  	GPIOC_BASE+0
0x18C4	0x14004001  	GPIOD_BASE+0
0x18C8	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_i2cInit:
;easymx_v7_STM32F107VC.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2520	0xB081    SUB	SP, SP, #4
0x2522	0xF8CDE000  STR	LR, [SP, #0]
0x2526	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 224 :: 		switch( bus )
0x2528	0xE009    B	L_mikrobus_i2cInit88
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit90:
0x252A	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x252C	0xF7FFFB1C  BL	easymx_v7_STM32F107VC__i2cInit_1+0
0x2530	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit91:
; cfg start address is: 44 (R11)
0x2532	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x2534	0xF7FFF9CA  BL	easymx_v7_STM32F107VC__i2cInit_2+0
0x2538	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit92:
0x253A	0x2001    MOVS	R0, #1
0x253C	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 245 :: 		}
L_mikrobus_i2cInit88:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x253E	0x2800    CMP	R0, #0
0x2540	0xD0F3    BEQ	L_mikrobus_i2cInit90
0x2542	0x2801    CMP	R0, #1
0x2544	0xD0F5    BEQ	L_mikrobus_i2cInit91
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x2546	0xE7F8    B	L_mikrobus_i2cInit92
;easymx_v7_STM32F107VC.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x2548	0xF8DDE000  LDR	LR, [SP, #0]
0x254C	0xB001    ADD	SP, SP, #4
0x254E	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F107VC__i2cInit_1:
;__em_f107vc_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B68	0xB081    SUB	SP, SP, #4
0x1B6A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B6E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B70	0x4608    MOV	R0, R1
0x1B72	0x4904    LDR	R1, [PC, #16]
0x1B74	0xF7FFFD8E  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x1B78	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x1B7A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B7E	0xB001    ADD	SP, SP, #4
0x1B80	0x4770    BX	LR
0x1B82	0xBF00    NOP
0x1B84	0x2DB80000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1694	0xB081    SUB	SP, SP, #4
0x1696	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x169A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x169C	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x169E	0x4803    LDR	R0, [PC, #12]
0x16A0	0xF7FFFE34  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x16A4	0xF8DDE000  LDR	LR, [SP, #0]
0x16A8	0xB001    ADD	SP, SP, #4
0x16AA	0x4770    BX	LR
0x16AC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x130C	0xB088    SUB	SP, SP, #32
0x130E	0xF8CDE000  STR	LR, [SP, #0]
0x1312	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x1314	0x4B55    LDR	R3, [PC, #340]
0x1316	0x4298    CMP	R0, R3
0x1318	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x131A	0x2401    MOVS	R4, #1
0x131C	0xB264    SXTB	R4, R4
0x131E	0x4B54    LDR	R3, [PC, #336]
0x1320	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x1322	0x4C54    LDR	R4, [PC, #336]
0x1324	0x4B54    LDR	R3, [PC, #336]
0x1326	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x1328	0x4C54    LDR	R4, [PC, #336]
0x132A	0x4B55    LDR	R3, [PC, #340]
0x132C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x132E	0x4C55    LDR	R4, [PC, #340]
0x1330	0x4B55    LDR	R3, [PC, #340]
0x1332	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x1334	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x1336	0x4B55    LDR	R3, [PC, #340]
0x1338	0x4298    CMP	R0, R3
0x133A	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x133C	0x2401    MOVS	R4, #1
0x133E	0xB264    SXTB	R4, R4
0x1340	0x4B53    LDR	R3, [PC, #332]
0x1342	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x1344	0x4C53    LDR	R4, [PC, #332]
0x1346	0x4B4C    LDR	R3, [PC, #304]
0x1348	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x134A	0x4C53    LDR	R4, [PC, #332]
0x134C	0x4B4C    LDR	R3, [PC, #304]
0x134E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x1350	0x4C52    LDR	R4, [PC, #328]
0x1352	0x4B4D    LDR	R3, [PC, #308]
0x1354	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x1356	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x1358	0x9002    STR	R0, [SP, #8]
0x135A	0x4610    MOV	R0, R2
0x135C	0xF7FEFFC0  BL	_GPIO_Alternate_Function_Enable+0
0x1360	0x9802    LDR	R0, [SP, #8]
0x1362	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x1364	0x1D03    ADDS	R3, R0, #4
0x1366	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x1368	0xB29C    UXTH	R4, R3
0x136A	0xF06F033F  MVN	R3, #63
0x136E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1372	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x1374	0xAB03    ADD	R3, SP, #12
0x1376	0x9001    STR	R0, [SP, #4]
0x1378	0x4618    MOV	R0, R3
0x137A	0xF7FFF905  BL	_RCC_GetClocksFrequency+0
0x137E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x1380	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x1382	0x9C05    LDR	R4, [SP, #20]
0x1384	0x4B46    LDR	R3, [PC, #280]
0x1386	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x138A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x138C	0xB29B    UXTH	R3, R3
0x138E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x1392	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x1394	0x1D03    ADDS	R3, R0, #4
0x1396	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x1398	0x2400    MOVS	R4, #0
0x139A	0x6803    LDR	R3, [R0, #0]
0x139C	0xF3640300  BFI	R3, R4, #0, #1
0x13A0	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x13A2	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x13A4	0x4B3F    LDR	R3, [PC, #252]
0x13A6	0x429E    CMP	R6, R3
0x13A8	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x13AA	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x13AC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x13B0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x13B2	0x2C04    CMP	R4, #4
0x13B4	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x13B6	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x13B8	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x13BA	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x13BC	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x13C0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x13C2	0xF2000420  ADDW	R4, R0, #32
0x13C6	0x1C4B    ADDS	R3, R1, #1
0x13C8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x13CA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x13CC	0xB291    UXTH	R1, R2
0x13CE	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x13D0	0x2303    MOVS	R3, #3
0x13D2	0xFB06F403  MUL	R4, R6, R3
0x13D6	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x13DA	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x13DE	0x2319    MOVS	R3, #25
0x13E0	0xFB06F503  MUL	R5, R6, R3
0x13E4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x13E8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x13EC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x13F0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x13F4	0x1B3C    SUB	R4, R7, R4
0x13F6	0x1AFB    SUB	R3, R7, R3
0x13F8	0x429C    CMP	R4, R3
0x13FA	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x13FC	0x2303    MOVS	R3, #3
0x13FE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x1400	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1404	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x1406	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1408	0x2319    MOVS	R3, #25
0x140A	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x140C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1410	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x1412	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x1416	0xF64073FF  MOVW	R3, #4095
0x141A	0xEA040303  AND	R3, R4, R3, LSL #0
0x141E	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x1420	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x1424	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x1426	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x142A	0xB29B    UXTH	R3, R3
0x142C	0x431A    ORRS	R2, R3
0x142E	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x1430	0xF2000520  ADDW	R5, R0, #32
0x1434	0xF240132C  MOVW	R3, #300
0x1438	0xFB01F403  MUL	R4, R1, R3
0x143C	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x143E	0xF24033E8  MOVW	R3, #1000
0x1442	0xFBB4F3F3  UDIV	R3, R4, R3
0x1446	0xB29B    UXTH	R3, R3
0x1448	0x1C5B    ADDS	R3, R3, #1
0x144A	0xB29B    UXTH	R3, R3
0x144C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x144E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x1450	0xF200031C  ADDW	R3, R0, #28
0x1454	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x1456	0x2300    MOVS	R3, #0
0x1458	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x145A	0x2401    MOVS	R4, #1
0x145C	0x6803    LDR	R3, [R0, #0]
0x145E	0xF3640300  BFI	R3, R4, #0, #1
0x1462	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x1464	0xF8DDE000  LDR	LR, [SP, #0]
0x1468	0xB008    ADD	SP, SP, #32
0x146A	0x4770    BX	LR
0x146C	0x54004000  	I2C1_CR1+0
0x1470	0x03D44242  	RCC_APB1ENR+0
0x1474	0x0F150000  	_I2C1_Start+0
0x1478	0x00C42000  	_I2C_Start_Ptr+0
0x147C	0x0FD90000  	_I2C1_Read+0
0x1480	0x00C82000  	_I2C_Read_Ptr+0
0x1484	0x0F910000  	_I2C1_Write+0
0x1488	0x00CC2000  	_I2C_Write_Ptr+0
0x148C	0x58004000  	I2C2_CR1+0
0x1490	0x03D84242  	RCC_APB1ENR+0
0x1494	0x0C450000  	_I2C2_Start+0
0x1498	0x0FB50000  	_I2C2_Read+0
0x149C	0x0FFD0000  	_I2C2_Write+0
0x14A0	0x4240000F  	#1000000
0x14A4	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0588	0xB082    SUB	SP, SP, #8
0x058A	0xF8CDE000  STR	LR, [SP, #0]
0x058E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0590	0x4619    MOV	R1, R3
0x0592	0x9101    STR	R1, [SP, #4]
0x0594	0xF7FFFE08  BL	_Get_Fosc_kHz+0
0x0598	0xF24031E8  MOVW	R1, #1000
0x059C	0xFB00F201  MUL	R2, R0, R1
0x05A0	0x9901    LDR	R1, [SP, #4]
0x05A2	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x05A4	0x491F    LDR	R1, [PC, #124]
0x05A6	0x7809    LDRB	R1, [R1, #0]
0x05A8	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x05AC	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x05AE	0x491E    LDR	R1, [PC, #120]
0x05B0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05B2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05B4	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x05B6	0x1D1A    ADDS	R2, R3, #4
0x05B8	0x6819    LDR	R1, [R3, #0]
0x05BA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05BC	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x05BE	0x4919    LDR	R1, [PC, #100]
0x05C0	0x8809    LDRH	R1, [R1, #0]
0x05C2	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x05C6	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x05C8	0x4917    LDR	R1, [PC, #92]
0x05CA	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05CC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05CE	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x05D0	0xF2030208  ADDW	R2, R3, #8
0x05D4	0x1D19    ADDS	R1, R3, #4
0x05D6	0x6809    LDR	R1, [R1, #0]
0x05D8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05DA	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x05DC	0x4911    LDR	R1, [PC, #68]
0x05DE	0x8809    LDRH	R1, [R1, #0]
0x05E0	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x05E4	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x05E6	0x4910    LDR	R1, [PC, #64]
0x05E8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05EA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05EC	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x05EE	0xF203020C  ADDW	R2, R3, #12
0x05F2	0x1D19    ADDS	R1, R3, #4
0x05F4	0x6809    LDR	R1, [R1, #0]
0x05F6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05F8	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x05FA	0x490A    LDR	R1, [PC, #40]
0x05FC	0x8809    LDRH	R1, [R1, #0]
0x05FE	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0602	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0604	0x4909    LDR	R1, [PC, #36]
0x0606	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0608	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x060A	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x060C	0xF2030210  ADDW	R2, R3, #16
0x0610	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0614	0x6809    LDR	R1, [R1, #0]
0x0616	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x061A	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x061C	0xF8DDE000  LDR	LR, [SP, #0]
0x0620	0xB002    ADD	SP, SP, #8
0x0622	0x4770    BX	LR
0x0624	0x10044002  	RCC_CFGRbits+0
0x0628	0x2FC40000  	__Lib_System_105_107_APBAHBPrescTable+0
0x062C	0x2FE00000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x01A8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01AA	0x4802    LDR	R0, [PC, #8]
0x01AC	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01AE	0xB001    ADD	SP, SP, #4
0x01B0	0x4770    BX	LR
0x01B2	0xBF00    NOP
0x01B4	0x00B42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x02E0	0xB081    SUB	SP, SP, #4
0x02E2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x02E6	0x2201    MOVS	R2, #1
0x02E8	0xB252    SXTB	R2, R2
0x02EA	0x493E    LDR	R1, [PC, #248]
0x02EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x02EE	0xF2000168  ADDW	R1, R0, #104
0x02F2	0x680B    LDR	R3, [R1, #0]
0x02F4	0xF06F6100  MVN	R1, #134217728
0x02F8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x02FC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x02FE	0xF0036100  AND	R1, R3, #134217728
0x0302	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0304	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0306	0xF0024100  AND	R1, R2, #-2147483648
0x030A	0xF1B14F00  CMP	R1, #-2147483648
0x030E	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0310	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0312	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0314	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0316	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0318	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x031A	0xF4042170  AND	R1, R4, #983040
0x031E	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0320	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0322	0xF64F71FF  MOVW	R1, #65535
0x0326	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x032A	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x032C	0xF4041140  AND	R1, R4, #3145728
0x0330	0xF5B11F40  CMP	R1, #3145728
0x0334	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0336	0xF06F6170  MVN	R1, #251658240
0x033A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x033E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0340	0x492A    LDR	R1, [PC, #168]
0x0342	0x680A    LDR	R2, [R1, #0]
0x0344	0xF06F6170  MVN	R1, #251658240
0x0348	0x400A    ANDS	R2, R1
0x034A	0x4928    LDR	R1, [PC, #160]
0x034C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x034E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0350	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0352	0xF4041180  AND	R1, R4, #1048576
0x0356	0xF5B11F80  CMP	R1, #1048576
0x035A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x035C	0xF04F0103  MOV	R1, #3
0x0360	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0362	0x43C9    MVN	R1, R1
0x0364	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0368	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x036C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x036E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0370	0x0D61    LSRS	R1, R4, #21
0x0372	0x0109    LSLS	R1, R1, #4
0x0374	0xFA05F101  LSL	R1, R5, R1
0x0378	0x43C9    MVN	R1, R1
0x037A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x037C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0380	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0382	0x0D61    LSRS	R1, R4, #21
0x0384	0x0109    LSLS	R1, R1, #4
0x0386	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x038A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x038C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x038E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0392	0xF1B14F00  CMP	R1, #-2147483648
0x0396	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0398	0x4913    LDR	R1, [PC, #76]
0x039A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x039C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x039E	0x4913    LDR	R1, [PC, #76]
0x03A0	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x03A2	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x03A6	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x03A8	0xEA4F018A  LSL	R1, R10, #2
0x03AC	0xEB090101  ADD	R1, R9, R1, LSL #0
0x03B0	0x6809    LDR	R1, [R1, #0]
0x03B2	0xF1B13FFF  CMP	R1, #-1
0x03B6	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x03B8	0xF1090134  ADD	R1, R9, #52
0x03BC	0xEA4F038A  LSL	R3, R10, #2
0x03C0	0x18C9    ADDS	R1, R1, R3
0x03C2	0x6809    LDR	R1, [R1, #0]
0x03C4	0x460A    MOV	R2, R1
0x03C6	0xEB090103  ADD	R1, R9, R3, LSL #0
0x03CA	0x6809    LDR	R1, [R1, #0]
0x03CC	0x4608    MOV	R0, R1
0x03CE	0x4611    MOV	R1, R2
0x03D0	0xF7FFFEF2  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x03D4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x03D8	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03DA	0xF8DDE000  LDR	LR, [SP, #0]
0x03DE	0xB001    ADD	SP, SP, #4
0x03E0	0x4770    BX	LR
0x03E2	0xBF00    NOP
0x03E4	0x03004242  	RCC_APB2ENRbits+0
0x03E8	0x001C4001  	AFIO_MAPR2+0
0x03EC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01B8	0xB083    SUB	SP, SP, #12
0x01BA	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x01BE	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x01C2	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01C4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x01C6	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01CA	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x01CC	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01CE	0x4A19    LDR	R2, [PC, #100]
0x01D0	0x9202    STR	R2, [SP, #8]
0x01D2	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01D4	0x4A18    LDR	R2, [PC, #96]
0x01D6	0x9202    STR	R2, [SP, #8]
0x01D8	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01DA	0x4A18    LDR	R2, [PC, #96]
0x01DC	0x9202    STR	R2, [SP, #8]
0x01DE	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01E0	0x4A17    LDR	R2, [PC, #92]
0x01E2	0x9202    STR	R2, [SP, #8]
0x01E4	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01E6	0x4A17    LDR	R2, [PC, #92]
0x01E8	0x9202    STR	R2, [SP, #8]
0x01EA	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01EC	0x4A16    LDR	R2, [PC, #88]
0x01EE	0x9202    STR	R2, [SP, #8]
0x01F0	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01F2	0x4A16    LDR	R2, [PC, #88]
0x01F4	0x9202    STR	R2, [SP, #8]
0x01F6	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x01F8	0x2800    CMP	R0, #0
0x01FA	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01FC	0x2801    CMP	R0, #1
0x01FE	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0200	0x2802    CMP	R0, #2
0x0202	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0204	0x2803    CMP	R0, #3
0x0206	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0208	0x2804    CMP	R0, #4
0x020A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x020C	0x2805    CMP	R0, #5
0x020E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0210	0x2806    CMP	R0, #6
0x0212	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0214	0x2201    MOVS	R2, #1
0x0216	0xB212    SXTH	R2, R2
0x0218	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x021A	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x021E	0x9802    LDR	R0, [SP, #8]
0x0220	0x460A    MOV	R2, R1
0x0222	0xF8BD1004  LDRH	R1, [SP, #4]
0x0226	0xF000FD3D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x022A	0xF8DDE000  LDR	LR, [SP, #0]
0x022E	0xB003    ADD	SP, SP, #12
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x08004001  	#1073809408
0x0238	0x0C004001  	#1073810432
0x023C	0x10004001  	#1073811456
0x0240	0x14004001  	#1073812480
0x0244	0x18004001  	#1073813504
0x0248	0x1C004001  	#1073814528
0x024C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
easymx_v7_STM32F107VC__i2cInit_2:
;__em_f107vc_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x18CC	0xB081    SUB	SP, SP, #4
0x18CE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x18D2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x18D4	0x4608    MOV	R0, R1
0x18D6	0x4904    LDR	R1, [PC, #16]
0x18D8	0xF7FFFEDC  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x18DC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x18DE	0xF8DDE000  LDR	LR, [SP, #0]
0x18E2	0xB001    ADD	SP, SP, #4
0x18E4	0x4770    BX	LR
0x18E6	0xBF00    NOP
0x18E8	0x2DB80000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x24D8	0xB081    SUB	SP, SP, #4
0x24DA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x24DE	0xE011    B	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x24E0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x24E2	0xF7FFFA93  BL	easymx_v7_STM32F107VC__log_init1+0
0x24E6	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x24E8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x24EA	0xF7FFFA73  BL	easymx_v7_STM32F107VC__log_init2+0
0x24EE	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x24F0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x24F2	0xF7FFFA4B  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x24F6	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit98:
; baud start address is: 4 (R1)
0x24F8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x24FA	0xF7FFFCD1  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x24FE	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit99:
0x2500	0x2001    MOVS	R0, #1
0x2502	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2504	0x2800    CMP	R0, #0
0x2506	0xD0EB    BEQ	L_mikrobus_logInit95
0x2508	0x2801    CMP	R0, #1
0x250A	0xD0ED    BEQ	L_mikrobus_logInit96
0x250C	0x2820    CMP	R0, #32
0x250E	0xD0EF    BEQ	L_mikrobus_logInit97
0x2510	0x2830    CMP	R0, #48
0x2512	0xD0F1    BEQ	L_mikrobus_logInit98
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2514	0xE7F4    B	L_mikrobus_logInit99
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2516	0xF8DDE000  LDR	LR, [SP, #0]
0x251A	0xB001    ADD	SP, SP, #4
0x251C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1A0C	0xB081    SUB	SP, SP, #4
0x1A0E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1A12	0x4909    LDR	R1, [PC, #36]
0x1A14	0xB402    PUSH	(R1)
0x1A16	0xF2400300  MOVW	R3, #0
0x1A1A	0xF2400200  MOVW	R2, #0
0x1A1E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1A22	0xF7FFFDC9  BL	_UART3_Init_Advanced+0
0x1A26	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x1A28	0x4A04    LDR	R2, [PC, #16]
0x1A2A	0x4905    LDR	R1, [PC, #20]
0x1A2C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1A2E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1A30	0xF8DDE000  LDR	LR, [SP, #0]
0x1A34	0xB001    ADD	SP, SP, #4
0x1A36	0x4770    BX	LR
0x1A38	0x2E900000  	__GPIO_MODULE_USART3_PD89+0
0x1A3C	0x152D0000  	_UART3_Write+0
0x1A40	0x00842000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x15B8	0xB081    SUB	SP, SP, #4
0x15BA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x15BE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x15C0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x15C2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x15C4	0xB408    PUSH	(R3)
0x15C6	0xB293    UXTH	R3, R2
0x15C8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x15CA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x15CC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x15CE	0xF7FFFD7B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x15D2	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x15D4	0xF8DDE000  LDR	LR, [SP, #0]
0x15D8	0xB001    ADD	SP, SP, #4
0x15DA	0x4770    BX	LR
0x15DC	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x10C8	0xB089    SUB	SP, SP, #36
0x10CA	0xF8CDE000  STR	LR, [SP, #0]
0x10CE	0x4683    MOV	R11, R0
0x10D0	0xB298    UXTH	R0, R3
0x10D2	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x10D4	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x10D8	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x10DA	0xAC04    ADD	R4, SP, #16
0x10DC	0xF8AD1004  STRH	R1, [SP, #4]
0x10E0	0xF8AD0008  STRH	R0, [SP, #8]
0x10E4	0x4620    MOV	R0, R4
0x10E6	0xF7FFFA4F  BL	_RCC_GetClocksFrequency+0
0x10EA	0xF8BD0008  LDRH	R0, [SP, #8]
0x10EE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x10F2	0x4C64    LDR	R4, [PC, #400]
0x10F4	0x45A3    CMP	R11, R4
0x10F6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x10F8	0x2501    MOVS	R5, #1
0x10FA	0xB26D    SXTB	R5, R5
0x10FC	0x4C62    LDR	R4, [PC, #392]
0x10FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x1100	0x4D62    LDR	R5, [PC, #392]
0x1102	0x4C63    LDR	R4, [PC, #396]
0x1104	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x1106	0x4D63    LDR	R5, [PC, #396]
0x1108	0x4C63    LDR	R4, [PC, #396]
0x110A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x110C	0x4D63    LDR	R5, [PC, #396]
0x110E	0x4C64    LDR	R4, [PC, #400]
0x1110	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x1112	0x4D64    LDR	R5, [PC, #400]
0x1114	0x4C64    LDR	R4, [PC, #400]
0x1116	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x1118	0x9C07    LDR	R4, [SP, #28]
0x111A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x111C	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x111E	0x4C63    LDR	R4, [PC, #396]
0x1120	0x45A3    CMP	R11, R4
0x1122	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x1124	0x2501    MOVS	R5, #1
0x1126	0xB26D    SXTB	R5, R5
0x1128	0x4C61    LDR	R4, [PC, #388]
0x112A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x112C	0x4D61    LDR	R5, [PC, #388]
0x112E	0x4C58    LDR	R4, [PC, #352]
0x1130	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x1132	0x4D61    LDR	R5, [PC, #388]
0x1134	0x4C58    LDR	R4, [PC, #352]
0x1136	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x1138	0x4D60    LDR	R5, [PC, #384]
0x113A	0x4C59    LDR	R4, [PC, #356]
0x113C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x113E	0x4D60    LDR	R5, [PC, #384]
0x1140	0x4C59    LDR	R4, [PC, #356]
0x1142	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x1144	0x9C06    LDR	R4, [SP, #24]
0x1146	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x1148	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x114A	0x4C5E    LDR	R4, [PC, #376]
0x114C	0x45A3    CMP	R11, R4
0x114E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x1150	0x2501    MOVS	R5, #1
0x1152	0xB26D    SXTB	R5, R5
0x1154	0x4C5C    LDR	R4, [PC, #368]
0x1156	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x1158	0x4D5C    LDR	R5, [PC, #368]
0x115A	0x4C4D    LDR	R4, [PC, #308]
0x115C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x115E	0x4D5C    LDR	R5, [PC, #368]
0x1160	0x4C4D    LDR	R4, [PC, #308]
0x1162	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x1164	0x4D5B    LDR	R5, [PC, #364]
0x1166	0x4C4E    LDR	R4, [PC, #312]
0x1168	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x116A	0x4D5B    LDR	R5, [PC, #364]
0x116C	0x4C4E    LDR	R4, [PC, #312]
0x116E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x1170	0x9C06    LDR	R4, [SP, #24]
0x1172	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x1174	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x1176	0x4C59    LDR	R4, [PC, #356]
0x1178	0x45A3    CMP	R11, R4
0x117A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x117C	0x2501    MOVS	R5, #1
0x117E	0xB26D    SXTB	R5, R5
0x1180	0x4C57    LDR	R4, [PC, #348]
0x1182	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x1184	0x4D57    LDR	R5, [PC, #348]
0x1186	0x4C42    LDR	R4, [PC, #264]
0x1188	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x118A	0x4D57    LDR	R5, [PC, #348]
0x118C	0x4C42    LDR	R4, [PC, #264]
0x118E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x1190	0x4D56    LDR	R5, [PC, #344]
0x1192	0x4C43    LDR	R4, [PC, #268]
0x1194	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x1196	0x4D56    LDR	R5, [PC, #344]
0x1198	0x4C43    LDR	R4, [PC, #268]
0x119A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x119C	0x9C06    LDR	R4, [SP, #24]
0x119E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x11A0	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x11A2	0x4C54    LDR	R4, [PC, #336]
0x11A4	0x45A3    CMP	R11, R4
0x11A6	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x11A8	0x2501    MOVS	R5, #1
0x11AA	0xB26D    SXTB	R5, R5
0x11AC	0x4C52    LDR	R4, [PC, #328]
0x11AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x11B0	0x4D52    LDR	R5, [PC, #328]
0x11B2	0x4C37    LDR	R4, [PC, #220]
0x11B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x11B6	0x4D52    LDR	R5, [PC, #328]
0x11B8	0x4C37    LDR	R4, [PC, #220]
0x11BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x11BC	0x4D51    LDR	R5, [PC, #324]
0x11BE	0x4C38    LDR	R4, [PC, #224]
0x11C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x11C2	0x4D51    LDR	R5, [PC, #324]
0x11C4	0x4C38    LDR	R4, [PC, #224]
0x11C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x11C8	0x9C06    LDR	R4, [SP, #24]
0x11CA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x11CC	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x11D0	0xF8AD0008  STRH	R0, [SP, #8]
0x11D4	0x4630    MOV	R0, R6
0x11D6	0xF7FFF883  BL	_GPIO_Alternate_Function_Enable+0
0x11DA	0xF8BD0008  LDRH	R0, [SP, #8]
0x11DE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x11E2	0xF10B0510  ADD	R5, R11, #16
0x11E6	0x2400    MOVS	R4, #0
0x11E8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x11EA	0xF10B0510  ADD	R5, R11, #16
0x11EE	0x682C    LDR	R4, [R5, #0]
0x11F0	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x11F2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x11F4	0xF10B050C  ADD	R5, R11, #12
0x11F8	0x2400    MOVS	R4, #0
0x11FA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x11FC	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x11FE	0xF4406080  ORR	R0, R0, #1024
0x1202	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x1204	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x1206	0xF10B050C  ADD	R5, R11, #12
0x120A	0x682C    LDR	R4, [R5, #0]
0x120C	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x120E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x1210	0xF10B060C  ADD	R6, R11, #12
0x1214	0x2501    MOVS	R5, #1
0x1216	0x6834    LDR	R4, [R6, #0]
0x1218	0xF365344D  BFI	R4, R5, #13, #1
0x121C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x121E	0xF10B060C  ADD	R6, R11, #12
0x1222	0x2501    MOVS	R5, #1
0x1224	0x6834    LDR	R4, [R6, #0]
0x1226	0xF36504C3  BFI	R4, R5, #3, #1
0x122A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x122C	0xF10B060C  ADD	R6, R11, #12
0x1230	0x2501    MOVS	R5, #1
0x1232	0x6834    LDR	R4, [R6, #0]
0x1234	0xF3650482  BFI	R4, R5, #2, #1
0x1238	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x123A	0xF10B0514  ADD	R5, R11, #20
0x123E	0x2400    MOVS	R4, #0
0x1240	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x1242	0x9D03    LDR	R5, [SP, #12]
0x1244	0x2419    MOVS	R4, #25
0x1246	0x4365    MULS	R5, R4, R5
0x1248	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x124C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x1250	0x2464    MOVS	R4, #100
0x1252	0xFBB7F4F4  UDIV	R4, R7, R4
0x1256	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x1258	0x0935    LSRS	R5, R6, #4
0x125A	0x2464    MOVS	R4, #100
0x125C	0x436C    MULS	R4, R5, R4
0x125E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x1260	0x0124    LSLS	R4, R4, #4
0x1262	0xF2040532  ADDW	R5, R4, #50
0x1266	0x2464    MOVS	R4, #100
0x1268	0xFBB5F4F4  UDIV	R4, R5, R4
0x126C	0xF004040F  AND	R4, R4, #15
0x1270	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x1274	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x1278	0xB2A4    UXTH	R4, R4
0x127A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x127C	0xF8DDE000  LDR	LR, [SP, #0]
0x1280	0xB009    ADD	SP, SP, #36
0x1282	0x4770    BX	LR
0x1284	0x38004001  	USART1_SR+0
0x1288	0x03384242  	RCC_APB2ENR+0
0x128C	0x159D0000  	_UART1_Write+0
0x1290	0x00D02000  	_UART_Wr_Ptr+0
0x1294	0x0C2D0000  	_UART1_Read+0
0x1298	0x00D42000  	_UART_Rd_Ptr+0
0x129C	0x0C150000  	_UART1_Data_Ready+0
0x12A0	0x00D82000  	_UART_Rdy_Ptr+0
0x12A4	0x0C8D0000  	_UART1_Tx_Idle+0
0x12A8	0x00DC2000  	_UART_Tx_Idle_Ptr+0
0x12AC	0x44004000  	USART2_SR+0
0x12B0	0x03C44242  	RCC_APB1ENR+0
0x12B4	0x15810000  	_UART2_Write+0
0x12B8	0x0C750000  	_UART2_Read+0
0x12BC	0x0C5D0000  	_UART2_Data_Ready+0
0x12C0	0x10510000  	_UART2_Tx_Idle+0
0x12C4	0x48004000  	USART3_SR+0
0x12C8	0x03C84242  	RCC_APB1ENR+0
0x12CC	0x152D0000  	_UART3_Write+0
0x12D0	0x10390000  	_UART3_Read+0
0x12D4	0x10210000  	_UART3_Data_Ready+0
0x12D8	0x10690000  	_UART3_Tx_Idle+0
0x12DC	0x4C004000  	UART4_SR+0
0x12E0	0x03CC4242  	RCC_APB1ENR+0
0x12E4	0x14A90000  	_UART4_Write+0
0x12E8	0x10B10000  	_UART4_Read+0
0x12EC	0x10990000  	_UART4_Data_Ready+0
0x12F0	0x10810000  	_UART4_Tx_Idle+0
0x12F4	0x50004000  	UART5_SR+0
0x12F8	0x03D04242  	RCC_APB1ENR+0
0x12FC	0x14C50000  	_UART5_Write+0
0x1300	0x0F790000  	_UART5_Read+0
0x1304	0x0F610000  	_UART5_Data_Ready+0
0x1308	0x0F490000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x19D4	0xB081    SUB	SP, SP, #4
0x19D6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x19DA	0x4909    LDR	R1, [PC, #36]
0x19DC	0xB402    PUSH	(R1)
0x19DE	0xF2400300  MOVW	R3, #0
0x19E2	0xF2400200  MOVW	R2, #0
0x19E6	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x19EA	0xF7FFFE19  BL	_UART2_Init_Advanced+0
0x19EE	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x19F0	0x4A04    LDR	R2, [PC, #16]
0x19F2	0x4905    LDR	R1, [PC, #20]
0x19F4	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x19F6	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x19F8	0xF8DDE000  LDR	LR, [SP, #0]
0x19FC	0xB001    ADD	SP, SP, #4
0x19FE	0x4770    BX	LR
0x1A00	0x2D4C0000  	__GPIO_MODULE_USART2_PD56+0
0x1A04	0x15810000  	_UART2_Write+0
0x1A08	0x00842000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1620	0xB081    SUB	SP, SP, #4
0x1622	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1626	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x1628	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x162A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x162C	0xB408    PUSH	(R3)
0x162E	0xB293    UXTH	R3, R2
0x1630	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1632	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1634	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1636	0xF7FFFD47  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x163A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x163C	0xF8DDE000  LDR	LR, [SP, #0]
0x1640	0xB001    ADD	SP, SP, #4
0x1642	0x4770    BX	LR
0x1644	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x198C	0xB081    SUB	SP, SP, #4
0x198E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1992	0x4909    LDR	R1, [PC, #36]
0x1994	0xB402    PUSH	(R1)
0x1996	0xF2400300  MOVW	R3, #0
0x199A	0xF2400200  MOVW	R2, #0
0x199E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x19A2	0xF7FFFE29  BL	_UART1_Init_Advanced+0
0x19A6	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x19A8	0x4A04    LDR	R2, [PC, #16]
0x19AA	0x4905    LDR	R1, [PC, #20]
0x19AC	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x19AE	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x19B0	0xF8DDE000  LDR	LR, [SP, #0]
0x19B4	0xB001    ADD	SP, SP, #4
0x19B6	0x4770    BX	LR
0x19B8	0x2E240000  	__GPIO_MODULE_USART1_PA9_10+0
0x19BC	0x159D0000  	_UART1_Write+0
0x19C0	0x00842000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x15F8	0xB081    SUB	SP, SP, #4
0x15FA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x15FE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x1600	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1602	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1604	0xB408    PUSH	(R3)
0x1606	0xB293    UXTH	R3, R2
0x1608	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x160A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x160C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x160E	0xF7FFFD5B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1612	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x1614	0xF8DDE000  LDR	LR, [SP, #0]
0x1618	0xB001    ADD	SP, SP, #4
0x161A	0x4770    BX	LR
0x161C	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1EA0	0xB081    SUB	SP, SP, #4
0x1EA2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1EA6	0x4909    LDR	R1, [PC, #36]
0x1EA8	0xB402    PUSH	(R1)
0x1EAA	0xF2400300  MOVW	R3, #0
0x1EAE	0xF2400200  MOVW	R2, #0
0x1EB2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1EB6	0xF7FFFBB3  BL	_UART2_Init_Advanced+0
0x1EBA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x1EBC	0x4A04    LDR	R2, [PC, #16]
0x1EBE	0x4905    LDR	R1, [PC, #20]
0x1EC0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1EC2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1EC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1EC8	0xB001    ADD	SP, SP, #4
0x1ECA	0x4770    BX	LR
0x1ECC	0x2D4C0000  	__GPIO_MODULE_USART2_PD56+0
0x1ED0	0x15810000  	_UART2_Write+0
0x1ED4	0x00842000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_applicationInit:
;Click_Gyro2_STM.c, 54 :: 		void applicationInit()
0x2958	0xB081    SUB	SP, SP, #4
0x295A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Gyro2_STM.c, 57 :: 		gyro2_i2cDriverInit( (T_GYRO2_P)&_MIKROBUS1_GPIO, (T_GYRO2_P)&_MIKROBUS1_I2C, GYRO2_ADDR1 );
0x295E	0x482F    LDR	R0, [PC, #188]
0x2960	0x7800    LDRB	R0, [R0, #0]
0x2962	0xB2C2    UXTB	R2, R0
0x2964	0x492E    LDR	R1, [PC, #184]
0x2966	0x482F    LDR	R0, [PC, #188]
0x2968	0xF7FFFE04  BL	_gyro2_i2cDriverInit+0
;Click_Gyro2_STM.c, 60 :: 		mikrobus_logWrite("+++ System Initialized +++",_LOG_LINE);
0x296C	0x482E    LDR	R0, [PC, #184]
0x296E	0x2102    MOVS	R1, #2
0x2970	0xF7FFFE26  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 61 :: 		Delay_ms(1000);
0x2974	0xF64127FF  MOVW	R7, #6911
0x2978	0xF2C007B7  MOVT	R7, #183
0x297C	0xBF00    NOP
0x297E	0xBF00    NOP
L_applicationInit2:
0x2980	0x1E7F    SUBS	R7, R7, #1
0x2982	0xD1FD    BNE	L_applicationInit2
0x2984	0xBF00    NOP
0x2986	0xBF00    NOP
0x2988	0xBF00    NOP
;Click_Gyro2_STM.c, 63 :: 		if(gyro2_getID() == 0xD7)
0x298A	0xF7FFFE51  BL	_gyro2_getID+0
0x298E	0x28D7    CMP	R0, #215
0x2990	0xD130    BNE	L_applicationInit4
;Click_Gyro2_STM.c, 65 :: 		mikrobus_logWrite("Gyro 2 click present",_LOG_LINE);
0x2992	0x4826    LDR	R0, [PC, #152]
0x2994	0x2102    MOVS	R1, #2
0x2996	0xF7FFFE13  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 66 :: 		gyro2_interruptEventgeneration(GYRO2_RT_CFG_ZTEFE | GYRO2_RT_CFG_YTEFE | GYRO2_RT_CFG_XTEFE);
0x299A	0x4825    LDR	R0, [PC, #148]
0x299C	0x7801    LDRB	R1, [R0, #0]
0x299E	0x4825    LDR	R0, [PC, #148]
0x29A0	0x7800    LDRB	R0, [R0, #0]
0x29A2	0xEA400101  ORR	R1, R0, R1, LSL #0
0x29A6	0xB2C9    UXTB	R1, R1
0x29A8	0x4823    LDR	R0, [PC, #140]
0x29AA	0x7800    LDRB	R0, [R0, #0]
0x29AC	0xEA410000  ORR	R0, R1, R0, LSL #0
0x29B0	0xF7FFFDCE  BL	_gyro2_interruptEventgeneration+0
;Click_Gyro2_STM.c, 67 :: 		gyro2_sensitivity(10);
0x29B4	0x200A    MOVS	R0, #10
0x29B6	0xF7FFFF2D  BL	_gyro2_sensitivity+0
;Click_Gyro2_STM.c, 68 :: 		gyro2_setOpmode(GYRO2_Active);
0x29BA	0x4820    LDR	R0, [PC, #128]
0x29BC	0x7800    LDRB	R0, [R0, #0]
0x29BE	0xF7FFFF3B  BL	_gyro2_setOpmode+0
;Click_Gyro2_STM.c, 69 :: 		gyro2_setDR(GYRO2_DR_100Hz);
0x29C2	0x481F    LDR	R0, [PC, #124]
0x29C4	0x7800    LDRB	R0, [R0, #0]
0x29C6	0xF7FFFF63  BL	_gyro2_setDR+0
;Click_Gyro2_STM.c, 70 :: 		gyro2_interruptCfg( GYRO2_INT_CFG_FIFO_INT1, GYRO2_INT_EN_FIFO | GYRO2_INT_EN_DRDY, GYRO2_IPOL_ACTIVE_HI );
0x29CA	0x481E    LDR	R0, [PC, #120]
0x29CC	0x7802    LDRB	R2, [R0, #0]
0x29CE	0x481E    LDR	R0, [PC, #120]
0x29D0	0x7801    LDRB	R1, [R0, #0]
0x29D2	0x481E    LDR	R0, [PC, #120]
0x29D4	0x7800    LDRB	R0, [R0, #0]
0x29D6	0xEA400101  ORR	R1, R0, R1, LSL #0
0x29DA	0x481D    LDR	R0, [PC, #116]
0x29DC	0x7800    LDRB	R0, [R0, #0]
0x29DE	0xF7FFFE63  BL	_gyro2_interruptCfg+0
;Click_Gyro2_STM.c, 71 :: 		gyro2_frSetup(GYRO2_LO_PASS_MOD2, GYRO2_HI_PASS_OFF, GYRO2_SCALE_3);
0x29E2	0x481C    LDR	R0, [PC, #112]
0x29E4	0x7802    LDRB	R2, [R0, #0]
0x29E6	0x481C    LDR	R0, [PC, #112]
0x29E8	0x7801    LDRB	R1, [R0, #0]
0x29EA	0x481C    LDR	R0, [PC, #112]
0x29EC	0x7800    LDRB	R0, [R0, #0]
0x29EE	0xF7FFFEF5  BL	_gyro2_frSetup+0
;Click_Gyro2_STM.c, 72 :: 		}
0x29F2	0xE004    B	L_applicationInit5
L_applicationInit4:
;Click_Gyro2_STM.c, 75 :: 		mikrobus_logWrite("error",_LOG_LINE);
0x29F4	0x481A    LDR	R0, [PC, #104]
0x29F6	0x2102    MOVS	R1, #2
0x29F8	0xF7FFFDE2  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 76 :: 		while(1);
L_applicationInit6:
0x29FC	0xE7FE    B	L_applicationInit6
;Click_Gyro2_STM.c, 77 :: 		}
L_applicationInit5:
;Click_Gyro2_STM.c, 78 :: 		Delay_ms(1000);
0x29FE	0xF64127FF  MOVW	R7, #6911
0x2A02	0xF2C007B7  MOVT	R7, #183
0x2A06	0xBF00    NOP
0x2A08	0xBF00    NOP
L_applicationInit8:
0x2A0A	0x1E7F    SUBS	R7, R7, #1
0x2A0C	0xD1FD    BNE	L_applicationInit8
0x2A0E	0xBF00    NOP
0x2A10	0xBF00    NOP
0x2A12	0xBF00    NOP
;Click_Gyro2_STM.c, 79 :: 		}
L_end_applicationInit:
0x2A14	0xF8DDE000  LDR	LR, [SP, #0]
0x2A18	0xB001    ADD	SP, SP, #4
0x2A1A	0x4770    BX	LR
0x2A1C	0x00002000  	_GYRO2_ADDR1+0
0x2A20	0x2FD40000  	__MIKROBUS1_I2C+0
0x2A24	0x2F640000  	__MIKROBUS1_GPIO+0
0x2A28	0x00012000  	?lstr1_Click_Gyro2_STM+0
0x2A2C	0x001C2000  	?lstr2_Click_Gyro2_STM+0
0x2A30	0x00322000  	_GYRO2_RT_CFG_YTEFE+0
0x2A34	0x00312000  	_GYRO2_RT_CFG_ZTEFE+0
0x2A38	0x00332000  	_GYRO2_RT_CFG_XTEFE+0
0x2A3C	0x00342000  	_GYRO2_Active+0
0x2A40	0x00352000  	_GYRO2_DR_100Hz+0
0x2A44	0x00392000  	_GYRO2_IPOL_ACTIVE_HI+0
0x2A48	0x00382000  	_GYRO2_INT_EN_DRDY+0
0x2A4C	0x00372000  	_GYRO2_INT_EN_FIFO+0
0x2A50	0x00362000  	_GYRO2_INT_CFG_FIFO_INT1+0
0x2A54	0x003C2000  	_GYRO2_SCALE_3+0
0x2A58	0x003B2000  	_GYRO2_HI_PASS_OFF+0
0x2A5C	0x003A2000  	_GYRO2_LO_PASS_MOD2+0
0x2A60	0x003D2000  	?lstr3_Click_Gyro2_STM+0
; end of _applicationInit
_gyro2_i2cDriverInit:
;__gyro2_driver.c, 151 :: 		void gyro2_i2cDriverInit(T_GYRO2_P gpioObj, T_GYRO2_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2574	0xB081    SUB	SP, SP, #4
0x2576	0xF8CDE000  STR	LR, [SP, #0]
0x257A	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__gyro2_driver.c, 153 :: 		_slaveAddress = slave;
0x257C	0x4B0B    LDR	R3, [PC, #44]
0x257E	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__gyro2_driver.c, 154 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2580	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2582	0xF7FFFB49  BL	__gyro2_driver_hal_i2cMap+0
;__gyro2_driver.c, 155 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2586	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x2588	0xF7FFFB74  BL	__gyro2_driver_hal_gpioMap+0
;__gyro2_driver.c, 159 :: 		dirverUsed = GYRO2_I2C_PROTO;
0x258C	0x4B08    LDR	R3, [PC, #32]
0x258E	0x781C    LDRB	R4, [R3, #0]
0x2590	0x4B08    LDR	R3, [PC, #32]
0x2592	0x701C    STRB	R4, [R3, #0]
;__gyro2_driver.c, 160 :: 		hal_gpio_rstSet(1);
0x2594	0x2001    MOVS	R0, #1
0x2596	0x4C08    LDR	R4, [PC, #32]
0x2598	0x6824    LDR	R4, [R4, #0]
0x259A	0x47A0    BLX	R4
;__gyro2_driver.c, 161 :: 		hal_gpio_csSet(0);
0x259C	0x2000    MOVS	R0, #0
0x259E	0x4C07    LDR	R4, [PC, #28]
0x25A0	0x6824    LDR	R4, [R4, #0]
0x25A2	0x47A0    BLX	R4
;__gyro2_driver.c, 162 :: 		}
L_end_gyro2_i2cDriverInit:
0x25A4	0xF8DDE000  LDR	LR, [SP, #0]
0x25A8	0xB001    ADD	SP, SP, #4
0x25AA	0x4770    BX	LR
0x25AC	0x008E2000  	__gyro2_driver__slaveAddress+0
0x25B0	0x00572000  	__gyro2_driver_GYRO2_I2C_PROTO+0
0x25B4	0x008D2000  	__gyro2_driver_dirverUsed+0
0x25B8	0x00A02000  	__gyro2_driver_hal_gpio_rstSet+0
0x25BC	0x00982000  	__gyro2_driver_hal_gpio_csSet+0
; end of _gyro2_i2cDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
0x1E50	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E52	0x4902    LDR	R1, [PC, #8]
0x1E54	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1E56	0xB001    ADD	SP, SP, #4
0x1E58	0x4770    BX	LR
0x1E5A	0xBF00    NOP
0x1E5C	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
0x1E70	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E72	0x4902    LDR	R1, [PC, #8]
0x1E74	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1E76	0xB001    ADD	SP, SP, #4
0x1E78	0x4770    BX	LR
0x1E7A	0xBF00    NOP
0x1E7C	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
0x1E60	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E62	0x4902    LDR	R1, [PC, #8]
0x1E64	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1E66	0xB001    ADD	SP, SP, #4
0x1E68	0x4770    BX	LR
0x1E6A	0xBF00    NOP
0x1E6C	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
0x2088	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x208A	0x4902    LDR	R1, [PC, #8]
0x208C	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x208E	0xB001    ADD	SP, SP, #4
0x2090	0x4770    BX	LR
0x2092	0xBF00    NOP
0x2094	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
0x2260	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2262	0x4902    LDR	R1, [PC, #8]
0x2264	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x2266	0xB001    ADD	SP, SP, #4
0x2268	0x4770    BX	LR
0x226A	0xBF00    NOP
0x226C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
0x2250	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2252	0x4902    LDR	R1, [PC, #8]
0x2254	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x2256	0xB001    ADD	SP, SP, #4
0x2258	0x4770    BX	LR
0x225A	0xBF00    NOP
0x225C	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
0x2078	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x207A	0x4902    LDR	R1, [PC, #8]
0x207C	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x207E	0xB001    ADD	SP, SP, #4
0x2080	0x4770    BX	LR
0x2082	0xBF00    NOP
0x2084	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
0x1F3C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F3E	0x4902    LDR	R1, [PC, #8]
0x1F40	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1F42	0xB001    ADD	SP, SP, #4
0x1F44	0x4770    BX	LR
0x1F46	0xBF00    NOP
0x1F48	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
0x1F2C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F2E	0x4902    LDR	R1, [PC, #8]
0x1F30	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1F32	0xB001    ADD	SP, SP, #4
0x1F34	0x4770    BX	LR
0x1F36	0xBF00    NOP
0x1F38	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
0x1E00	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E02	0x4902    LDR	R1, [PC, #8]
0x1E04	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1E06	0xB001    ADD	SP, SP, #4
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
0x1C64	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1C66	0x4902    LDR	R1, [PC, #8]
0x1C68	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1C6A	0xB001    ADD	SP, SP, #4
0x1C6C	0x4770    BX	LR
0x1C6E	0xBF00    NOP
0x1C70	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
0x1D90	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D92	0x4902    LDR	R1, [PC, #8]
0x1D94	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1D96	0xB001    ADD	SP, SP, #4
0x1D98	0x4770    BX	LR
0x1D9A	0xBF00    NOP
0x1D9C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
0x1DA0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DA2	0x4902    LDR	R1, [PC, #8]
0x1DA4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1DA6	0xB001    ADD	SP, SP, #4
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
0x1D70	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D72	0x4902    LDR	R1, [PC, #8]
0x1D74	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1D76	0xB001    ADD	SP, SP, #4
0x1D78	0x4770    BX	LR
0x1D7A	0xBF00    NOP
0x1D7C	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
0x1D80	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D82	0x4902    LDR	R1, [PC, #8]
0x1D84	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1D86	0xB001    ADD	SP, SP, #4
0x1D88	0x4770    BX	LR
0x1D8A	0xBF00    NOP
0x1D8C	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
0x1DB0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB2	0x4902    LDR	R1, [PC, #8]
0x1DB4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1DB6	0xB001    ADD	SP, SP, #4
0x1DB8	0x4770    BX	LR
0x1DBA	0xBF00    NOP
0x1DBC	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
0x1DE0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DE2	0x4902    LDR	R1, [PC, #8]
0x1DE4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1DE6	0xB001    ADD	SP, SP, #4
0x1DE8	0x4770    BX	LR
0x1DEA	0xBF00    NOP
0x1DEC	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
0x1DF0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF2	0x4902    LDR	R1, [PC, #8]
0x1DF4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1DF6	0xB001    ADD	SP, SP, #4
0x1DF8	0x4770    BX	LR
0x1DFA	0xBF00    NOP
0x1DFC	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
0x1DC0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC2	0x4902    LDR	R1, [PC, #8]
0x1DC4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1DC6	0xB001    ADD	SP, SP, #4
0x1DC8	0x4770    BX	LR
0x1DCA	0xBF00    NOP
0x1DCC	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
0x1DD0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD2	0x4902    LDR	R1, [PC, #8]
0x1DD4	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x1DD6	0xB001    ADD	SP, SP, #4
0x1DD8	0x4770    BX	LR
0x1DDA	0xBF00    NOP
0x1DDC	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
0x1BF8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BFA	0x4902    LDR	R1, [PC, #8]
0x1BFC	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x1BFE	0xB001    ADD	SP, SP, #4
0x1C00	0x4770    BX	LR
0x1C02	0xBF00    NOP
0x1C04	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
0x1C08	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1C0A	0x4902    LDR	R1, [PC, #8]
0x1C0C	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1C0E	0xB001    ADD	SP, SP, #4
0x1C10	0x4770    BX	LR
0x1C12	0xBF00    NOP
0x1C14	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
0x1BD8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BDA	0x4902    LDR	R1, [PC, #8]
0x1BDC	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x1BDE	0xB001    ADD	SP, SP, #4
0x1BE0	0x4770    BX	LR
0x1BE2	0xBF00    NOP
0x1BE4	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
0x1BE8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BEA	0x4902    LDR	R1, [PC, #8]
0x1BEC	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x1BEE	0xB001    ADD	SP, SP, #4
0x1BF0	0x4770    BX	LR
0x1BF2	0xBF00    NOP
0x1BF4	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__gyro2_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
0x1C18	0xB081    SUB	SP, SP, #4
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1C1A	0x6802    LDR	R2, [R0, #0]
0x1C1C	0x4906    LDR	R1, [PC, #24]
0x1C1E	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1C20	0x1D01    ADDS	R1, R0, #4
0x1C22	0x680A    LDR	R2, [R1, #0]
0x1C24	0x4905    LDR	R1, [PC, #20]
0x1C26	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1C28	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1C2C	0x680A    LDR	R2, [R1, #0]
0x1C2E	0x4904    LDR	R1, [PC, #16]
0x1C30	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x1C32	0xB001    ADD	SP, SP, #4
0x1C34	0x4770    BX	LR
0x1C36	0xBF00    NOP
0x1C38	0x009C2000  	__gyro2_driver_fp_i2cStart+0
0x1C3C	0x00902000  	__gyro2_driver_fp_i2cWrite+0
0x1C40	0x00942000  	__gyro2_driver_fp_i2cRead+0
; end of __gyro2_driver_hal_i2cMap
__gyro2_driver_hal_gpioMap:
;__gyro2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
0x1C74	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__gyro2_hal.c, 344 :: 		hal_gpio_pwmGet = tmp->gpioGet[ __PWM_PIN_INPUT__ ];
0x1C76	0xF2000330  ADDW	R3, R0, #48
0x1C7A	0xF2030118  ADDW	R1, R3, #24
0x1C7E	0x680A    LDR	R2, [R1, #0]
0x1C80	0x490C    LDR	R1, [PC, #48]
0x1C82	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x1C84	0xF203011C  ADDW	R1, R3, #28
0x1C88	0x680A    LDR	R2, [R1, #0]
0x1C8A	0x490B    LDR	R1, [PC, #44]
0x1C8C	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 362 :: 		hal_gpio_anSet = tmp->gpioSet[ __AN_PIN_OUTPUT__ ];
0x1C8E	0x6802    LDR	R2, [R0, #0]
0x1C90	0x490A    LDR	R1, [PC, #40]
0x1C92	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1C94	0xF2000108  ADDW	R1, R0, #8
0x1C98	0x680A    LDR	R2, [R1, #0]
0x1C9A	0x4909    LDR	R1, [PC, #36]
0x1C9C	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1C9E	0x1D01    ADDS	R1, R0, #4
0x1CA0	0x680A    LDR	R2, [R1, #0]
0x1CA2	0x4908    LDR	R1, [PC, #32]
0x1CA4	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x1CA6	0xF2000118  ADDW	R1, R0, #24
; gpioObj end address is: 0 (R0)
0x1CAA	0x680A    LDR	R2, [R1, #0]
0x1CAC	0x4906    LDR	R1, [PC, #24]
0x1CAE	0x600A    STR	R2, [R1, #0]
;__gyro2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1CB0	0xB001    ADD	SP, SP, #4
0x1CB2	0x4770    BX	LR
0x1CB4	0x00882000  	__gyro2_driver_hal_gpio_pwmGet+0
0x1CB8	0x00A42000  	__gyro2_driver_hal_gpio_intGet+0
0x1CBC	0x00A82000  	__gyro2_driver_hal_gpio_anSet+0
0x1CC0	0x00982000  	__gyro2_driver_hal_gpio_csSet+0
0x1CC4	0x00A02000  	__gyro2_driver_hal_gpio_rstSet+0
0x1CC8	0x00AC2000  	__gyro2_driver_hal_gpio_pwmSet+0
; end of __gyro2_driver_hal_gpioMap
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x25C0	0xB083    SUB	SP, SP, #12
0x25C2	0xF8CDE000  STR	LR, [SP, #0]
0x25C6	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x25C8	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x25CA	0x220D    MOVS	R2, #13
0x25CC	0xF88D2008  STRB	R2, [SP, #8]
0x25D0	0x220A    MOVS	R2, #10
0x25D2	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x25D6	0xE01F    B	L_mikrobus_logWrite100
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite102:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x25D8	0xF7FFFB34  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x25DC	0xE023    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x25DE	0x7802    LDRB	R2, [R0, #0]
0x25E0	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x25E2	0x9001    STR	R0, [SP, #4]
0x25E4	0xF7FFFB2E  BL	easymx_v7_STM32F107VC__log_write+0
0x25E8	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x25EA	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x25EC	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x25EE	0xE01A    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite106:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite107:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x25F0	0x7802    LDRB	R2, [R0, #0]
0x25F2	0xB12A    CBZ	R2, L_mikrobus_logWrite108
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x25F4	0x9001    STR	R0, [SP, #4]
0x25F6	0xF7FFFB25  BL	easymx_v7_STM32F107VC__log_write+0
0x25FA	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x25FC	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x25FE	0xE7F7    B	L_mikrobus_logWrite107
L_mikrobus_logWrite108:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x2600	0xAA02    ADD	R2, SP, #8
0x2602	0x4610    MOV	R0, R2
0x2604	0xF7FFFB1E  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x2608	0xF10D0209  ADD	R2, SP, #9
0x260C	0x4610    MOV	R0, R2
0x260E	0xF7FFFB19  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x2612	0xE008    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite109:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2614	0x2006    MOVS	R0, #6
0x2616	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite100:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2618	0x2900    CMP	R1, #0
0x261A	0xD0DD    BEQ	L_mikrobus_logWrite102
0x261C	0x2901    CMP	R1, #1
0x261E	0xD0DE    BEQ	L_mikrobus_logWrite103
0x2620	0x2902    CMP	R1, #2
0x2622	0xD0E5    BEQ	L_mikrobus_logWrite106
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2624	0xE7F6    B	L_mikrobus_logWrite109
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x2626	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2628	0xF8DDE000  LDR	LR, [SP, #0]
0x262C	0xB003    ADD	SP, SP, #12
0x262E	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1C44	0xB081    SUB	SP, SP, #4
0x1C46	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1C4A	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1C4C	0xB2CC    UXTB	R4, R1
0x1C4E	0xB2A0    UXTH	R0, R4
0x1C50	0x4C03    LDR	R4, [PC, #12]
0x1C52	0x6824    LDR	R4, [R4, #0]
0x1C54	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1C56	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1C58	0xF8DDE000  LDR	LR, [SP, #0]
0x1C5C	0xB001    ADD	SP, SP, #4
0x1C5E	0x4770    BX	LR
0x1C60	0x00842000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x16F8	0xB081    SUB	SP, SP, #4
0x16FA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x16FE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1700	0x4803    LDR	R0, [PC, #12]
0x1702	0xF7FFFBF5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x1706	0xF8DDE000  LDR	LR, [SP, #0]
0x170A	0xB001    ADD	SP, SP, #4
0x170C	0x4770    BX	LR
0x170E	0xBF00    NOP
0x1710	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0EF0	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0EF2	0xF200020C  ADDW	R2, R0, #12
0x0EF6	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0EF8	0xF2000208  ADDW	R2, R0, #8
0x0EFC	0x6813    LDR	R3, [R2, #0]
0x0EFE	0xF3C30200  UBFX	R2, R3, #0, #1
0x0F02	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0F04	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0F06	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0F0A	0x6812    LDR	R2, [R2, #0]
0x0F0C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0F0E	0xB001    ADD	SP, SP, #4
0x0F10	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x1564	0xB081    SUB	SP, SP, #4
0x1566	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x156A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x156C	0x4803    LDR	R0, [PC, #12]
0x156E	0xF7FFFCBF  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x1572	0xF8DDE000  LDR	LR, [SP, #0]
0x1576	0xB001    ADD	SP, SP, #4
0x1578	0x4770    BX	LR
0x157A	0xBF00    NOP
0x157C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x1548	0xB081    SUB	SP, SP, #4
0x154A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x154E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1550	0x4803    LDR	R0, [PC, #12]
0x1552	0xF7FFFCCD  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x1556	0xF8DDE000  LDR	LR, [SP, #0]
0x155A	0xB001    ADD	SP, SP, #4
0x155C	0x4770    BX	LR
0x155E	0xBF00    NOP
0x1560	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x159C	0xB081    SUB	SP, SP, #4
0x159E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x15A2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x15A4	0x4803    LDR	R0, [PC, #12]
0x15A6	0xF7FFFC93  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x15AA	0xF8DDE000  LDR	LR, [SP, #0]
0x15AE	0xB001    ADD	SP, SP, #4
0x15B0	0x4770    BX	LR
0x15B2	0xBF00    NOP
0x15B4	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0ED0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0ED2	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0ED6	0x4601    MOV	R1, R0
0x0ED8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0EDC	0x680B    LDR	R3, [R1, #0]
0x0EDE	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0EE2	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0EE4	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0EE6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0EE8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0EEA	0xB001    ADD	SP, SP, #4
0x0EEC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x1580	0xB081    SUB	SP, SP, #4
0x1582	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x1586	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1588	0x4803    LDR	R0, [PC, #12]
0x158A	0xF7FFFCA1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x158E	0xF8DDE000  LDR	LR, [SP, #0]
0x1592	0xB001    ADD	SP, SP, #4
0x1594	0x4770    BX	LR
0x1596	0xBF00    NOP
0x1598	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x152C	0xB081    SUB	SP, SP, #4
0x152E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x1532	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1534	0x4803    LDR	R0, [PC, #12]
0x1536	0xF7FFFCCB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x153A	0xF8DDE000  LDR	LR, [SP, #0]
0x153E	0xB001    ADD	SP, SP, #4
0x1540	0x4770    BX	LR
0x1542	0xBF00    NOP
0x1544	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x14A8	0xB081    SUB	SP, SP, #4
0x14AA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x14AE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x14B0	0x4803    LDR	R0, [PC, #12]
0x14B2	0xF7FFFD0D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x14B6	0xF8DDE000  LDR	LR, [SP, #0]
0x14BA	0xB001    ADD	SP, SP, #4
0x14BC	0x4770    BX	LR
0x14BE	0xBF00    NOP
0x14C0	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x14C4	0xB081    SUB	SP, SP, #4
0x14C6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x14CA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x14CC	0x4803    LDR	R0, [PC, #12]
0x14CE	0xF7FFFCFF  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x14D2	0xF8DDE000  LDR	LR, [SP, #0]
0x14D6	0xB001    ADD	SP, SP, #4
0x14D8	0x4770    BX	LR
0x14DA	0xBF00    NOP
0x14DC	0x50004000  	UART5_SR+0
; end of _UART5_Write
_gyro2_getID:
;__gyro2_driver.c, 220 :: 		uint8_t gyro2_getID()
0x2630	0xB081    SUB	SP, SP, #4
0x2632	0xF8CDE000  STR	LR, [SP, #0]
;__gyro2_driver.c, 223 :: 		tmp = gyro2_singleRead(GYRO2_WHO_AM_I);
0x2636	0x4804    LDR	R0, [PC, #16]
0x2638	0x7800    LDRB	R0, [R0, #0]
0x263A	0xF7FFFCCD  BL	_gyro2_singleRead+0
;__gyro2_driver.c, 224 :: 		return tmp;
;__gyro2_driver.c, 225 :: 		}
L_end_gyro2_getID:
0x263E	0xF8DDE000  LDR	LR, [SP, #0]
0x2642	0xB001    ADD	SP, SP, #4
0x2644	0x4770    BX	LR
0x2646	0xBF00    NOP
0x2648	0x005B2000  	_GYRO2_WHO_AM_I+0
; end of _gyro2_getID
_gyro2_singleRead:
;__gyro2_driver.c, 178 :: 		uint8_t gyro2_singleRead(uint8_t rAddr)
; rAddr start address is: 0 (R0)
0x1FD8	0xB082    SUB	SP, SP, #8
0x1FDA	0xF8CDE000  STR	LR, [SP, #0]
; rAddr end address is: 0 (R0)
; rAddr start address is: 0 (R0)
;__gyro2_driver.c, 181 :: 		reg_data[0] = rAddr;
0x1FDE	0xA901    ADD	R1, SP, #4
0x1FE0	0x7008    STRB	R0, [R1, #0]
; rAddr end address is: 0 (R0)
;__gyro2_driver.c, 182 :: 		if (dirverUsed == GYRO2_SPI_PROTO)
0x1FE2	0x4920    LDR	R1, [PC, #128]
0x1FE4	0x780A    LDRB	R2, [R1, #0]
0x1FE6	0x4920    LDR	R1, [PC, #128]
0x1FE8	0x7809    LDRB	R1, [R1, #0]
0x1FEA	0x4291    CMP	R1, R2
0x1FEC	0xD116    BNE	L_gyro2_singleRead6
;__gyro2_driver.c, 184 :: 		reg_data[0] |= 0x80;
0x1FEE	0xAA01    ADD	R2, SP, #4
0x1FF0	0x7811    LDRB	R1, [R2, #0]
0x1FF2	0xF0410180  ORR	R1, R1, #128
0x1FF6	0x7011    STRB	R1, [R2, #0]
;__gyro2_driver.c, 185 :: 		hal_gpio_csSet(0);
0x1FF8	0x2000    MOVS	R0, #0
0x1FFA	0x4C1C    LDR	R4, [PC, #112]
0x1FFC	0x6824    LDR	R4, [R4, #0]
0x1FFE	0x47A0    BLX	R4
;__gyro2_driver.c, 186 :: 		hal_spiTransfer(&reg_data[0],&reg_data[0],2);
0x2000	0xA901    ADD	R1, SP, #4
0x2002	0x2202    MOVS	R2, #2
0x2004	0x4608    MOV	R0, R1
0x2006	0xF7FFFA6B  BL	__gyro2_driver_hal_spiTransfer+0
;__gyro2_driver.c, 187 :: 		hal_gpio_csSet(1);
0x200A	0x2001    MOVS	R0, #1
0x200C	0x4C17    LDR	R4, [PC, #92]
0x200E	0x6824    LDR	R4, [R4, #0]
0x2010	0x47A0    BLX	R4
;__gyro2_driver.c, 188 :: 		return reg_data[1];
0x2012	0xA901    ADD	R1, SP, #4
0x2014	0x1C49    ADDS	R1, R1, #1
0x2016	0x7809    LDRB	R1, [R1, #0]
0x2018	0xB2C8    UXTB	R0, R1
0x201A	0xE01E    B	L_end_gyro2_singleRead
;__gyro2_driver.c, 189 :: 		}
L_gyro2_singleRead6:
;__gyro2_driver.c, 190 :: 		else if (dirverUsed == GYRO2_I2C_PROTO)
0x201C	0x4914    LDR	R1, [PC, #80]
0x201E	0x780A    LDRB	R2, [R1, #0]
0x2020	0x4911    LDR	R1, [PC, #68]
0x2022	0x7809    LDRB	R1, [R1, #0]
0x2024	0x4291    CMP	R1, R2
0x2026	0xD117    BNE	L_gyro2_singleRead8
;__gyro2_driver.c, 192 :: 		hal_i2cStart();
0x2028	0xF7FFFB50  BL	__gyro2_driver_hal_i2cStart+0
;__gyro2_driver.c, 193 :: 		hal_i2cWrite( _slaveAddress, &reg_data[0], 1, END_MODE_RESTART );
0x202C	0xAA01    ADD	R2, SP, #4
0x202E	0x4911    LDR	R1, [PC, #68]
0x2030	0x7809    LDRB	R1, [R1, #0]
0x2032	0x2300    MOVS	R3, #0
0x2034	0xB2C8    UXTB	R0, R1
0x2036	0x4611    MOV	R1, R2
0x2038	0x2201    MOVS	R2, #1
0x203A	0xF7FFFB05  BL	__gyro2_driver_hal_i2cWrite+0
;__gyro2_driver.c, 194 :: 		hal_i2cRead( _slaveAddress, &reg_data[0], 1, END_MODE_STOP );
0x203E	0xAA01    ADD	R2, SP, #4
0x2040	0x490C    LDR	R1, [PC, #48]
0x2042	0x7809    LDRB	R1, [R1, #0]
0x2044	0x2301    MOVS	R3, #1
0x2046	0xB2C8    UXTB	R0, R1
0x2048	0x4611    MOV	R1, R2
0x204A	0x2201    MOVS	R2, #1
0x204C	0xF7FFFB10  BL	__gyro2_driver_hal_i2cRead+0
;__gyro2_driver.c, 195 :: 		return reg_data[0];
0x2050	0xA901    ADD	R1, SP, #4
0x2052	0x7809    LDRB	R1, [R1, #0]
0x2054	0xB2C8    UXTB	R0, R1
0x2056	0xE000    B	L_end_gyro2_singleRead
;__gyro2_driver.c, 196 :: 		}
L_gyro2_singleRead8:
;__gyro2_driver.c, 197 :: 		return 0xAA;
0x2058	0x20AA    MOVS	R0, #170
;__gyro2_driver.c, 198 :: 		}
L_end_gyro2_singleRead:
0x205A	0xF8DDE000  LDR	LR, [SP, #0]
0x205E	0xB002    ADD	SP, SP, #8
0x2060	0x4770    BX	LR
0x2062	0xBF00    NOP
0x2064	0x00562000  	__gyro2_driver_GYRO2_SPI_PROTO+0
0x2068	0x008D2000  	__gyro2_driver_dirverUsed+0
0x206C	0x00982000  	__gyro2_driver_hal_gpio_csSet+0
0x2070	0x00572000  	__gyro2_driver_GYRO2_I2C_PROTO+0
0x2074	0x008E2000  	__gyro2_driver__slaveAddress+0
; end of _gyro2_singleRead
__gyro2_driver_hal_spiTransfer:
;__hal_stm32.c, 55 :: 		static void hal_spiTransfer(uint8_t *pIn, uint8_t *pOut, uint16_t nBytes)
; pOut start address is: 4 (R1)
; pIn start address is: 0 (R0)
0x14E0	0xB084    SUB	SP, SP, #16
0x14E2	0xF8CDE000  STR	LR, [SP, #0]
0x14E6	0xF8AD200C  STRH	R2, [SP, #12]
; pOut end address is: 4 (R1)
; pIn end address is: 0 (R0)
; pIn start address is: 0 (R0)
; pOut start address is: 4 (R1)
;__hal_stm32.c, 57 :: 		uint8_t *in = pIn;
0x14EA	0x9001    STR	R0, [SP, #4]
; pIn end address is: 0 (R0)
;__hal_stm32.c, 58 :: 		uint8_t *out = pOut;
0x14EC	0x9102    STR	R1, [SP, #8]
; pOut end address is: 4 (R1)
;__hal_stm32.c, 59 :: 		while( nBytes-- )
L___gyro2_driver_hal_spiTransfer4:
0x14EE	0xF8BD400C  LDRH	R4, [SP, #12]
0x14F2	0xF8BD300C  LDRH	R3, [SP, #12]
0x14F6	0x1E5B    SUBS	R3, R3, #1
0x14F8	0xF8AD300C  STRH	R3, [SP, #12]
0x14FC	0xB17C    CBZ	R4, L___gyro2_driver_hal_spiTransfer5
;__hal_stm32.c, 60 :: 		*( out++ ) = fp_spiRead( *( in++ ) );
0x14FE	0x9B01    LDR	R3, [SP, #4]
0x1500	0x781B    LDRB	R3, [R3, #0]
0x1502	0xB2DC    UXTB	R4, R3
0x1504	0xB2A0    UXTH	R0, R4
0x1506	0x4C08    LDR	R4, [PC, #32]
0x1508	0x6824    LDR	R4, [R4, #0]
0x150A	0x47A0    BLX	R4
0x150C	0x9B02    LDR	R3, [SP, #8]
0x150E	0x7018    STRB	R0, [R3, #0]
0x1510	0x9B02    LDR	R3, [SP, #8]
0x1512	0x1C5B    ADDS	R3, R3, #1
0x1514	0x9302    STR	R3, [SP, #8]
0x1516	0x9B01    LDR	R3, [SP, #4]
0x1518	0x1C5B    ADDS	R3, R3, #1
0x151A	0x9301    STR	R3, [SP, #4]
0x151C	0xE7E7    B	L___gyro2_driver_hal_spiTransfer4
L___gyro2_driver_hal_spiTransfer5:
;__hal_stm32.c, 61 :: 		}
L_end_hal_spiTransfer:
0x151E	0xF8DDE000  LDR	LR, [SP, #0]
0x1522	0xB004    ADD	SP, SP, #16
0x1524	0x4770    BX	LR
0x1526	0xBF00    NOP
0x1528	0x00B02000  	__gyro2_driver_fp_spiRead+0
; end of __gyro2_driver_hal_spiTransfer
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x0EB4	0xB081    SUB	SP, SP, #4
0x0EB6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x0EBA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0EBC	0x4803    LDR	R0, [PC, #12]
0x0EBE	0xF000F817  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x0EC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EC6	0xB001    ADD	SP, SP, #4
0x0EC8	0x4770    BX	LR
0x0ECA	0xBF00    NOP
0x0ECC	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0E98	0xB081    SUB	SP, SP, #4
0x0E9A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x0E9E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0EA0	0x4803    LDR	R0, [PC, #12]
0x0EA2	0xF000F825  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0EA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAA	0xB001    ADD	SP, SP, #4
0x0EAC	0x4770    BX	LR
0x0EAE	0xBF00    NOP
0x0EB0	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x0F2C	0xB081    SUB	SP, SP, #4
0x0F2E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x0F32	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0F34	0x4803    LDR	R0, [PC, #12]
0x0F36	0xF7FFFFDB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x0F3A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F3E	0xB001    ADD	SP, SP, #4
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
__gyro2_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x16CC	0xB082    SUB	SP, SP, #8
0x16CE	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x16D2	0xF2400400  MOVW	R4, #0
0x16D6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x16DA	0x4C06    LDR	R4, [PC, #24]
0x16DC	0x6824    LDR	R4, [R4, #0]
0x16DE	0x47A0    BLX	R4
0x16E0	0xF9BD1004  LDRSH	R1, [SP, #4]
0x16E4	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x16E8	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x16EA	0xF8DDE000  LDR	LR, [SP, #0]
0x16EE	0xB002    ADD	SP, SP, #8
0x16F0	0x4770    BX	LR
0x16F2	0xBF00    NOP
0x16F4	0x009C2000  	__gyro2_driver_fp_i2cStart+0
; end of __gyro2_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x0F14	0xB081    SUB	SP, SP, #4
0x0F16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x0F1A	0x4803    LDR	R0, [PC, #12]
0x0F1C	0xF7FFFDC8  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x0F20	0xF8DDE000  LDR	LR, [SP, #0]
0x0F24	0xB001    ADD	SP, SP, #4
0x0F26	0x4770    BX	LR
0x0F28	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0AB0	0xB083    SUB	SP, SP, #12
0x0AB2	0xF8CDE000  STR	LR, [SP, #0]
0x0AB6	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x0AB8	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x0ABC	0x4926    LDR	R1, [PC, #152]
0x0ABE	0x428B    CMP	R3, R1
0x0AC0	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x0AC2	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0AC4	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0AC6	0x4926    LDR	R1, [PC, #152]
0x0AC8	0x680A    LDR	R2, [R1, #0]
0x0ACA	0x4926    LDR	R1, [PC, #152]
0x0ACC	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x0ACE	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x0AD0	0x4925    LDR	R1, [PC, #148]
0x0AD2	0x428B    CMP	R3, R1
0x0AD4	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0AD6	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x0AD8	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x0ADA	0x4925    LDR	R1, [PC, #148]
0x0ADC	0x680A    LDR	R2, [R1, #0]
0x0ADE	0x4921    LDR	R1, [PC, #132]
0x0AE0	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x0AE2	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0AE4	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x0AE6	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0AE8	0x4922    LDR	R1, [PC, #136]
0x0AEA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0AEC	0x9401    STR	R4, [SP, #4]
0x0AEE	0x9302    STR	R3, [SP, #8]
0x0AF0	0x4618    MOV	R0, R3
0x0AF2	0xF7FFFBAD  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x0AF6	0x9B02    LDR	R3, [SP, #8]
0x0AF8	0x9C01    LDR	R4, [SP, #4]
0x0AFA	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0AFC	0xF64F70FF  MOVW	R0, #65535
0x0B00	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0B02	0x2201    MOVS	R2, #1
0x0B04	0x6819    LDR	R1, [R3, #0]
0x0B06	0xF3622108  BFI	R1, R2, #8, #1
0x0B0A	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x0B0C	0xF2030114  ADDW	R1, R3, #20
0x0B10	0x680A    LDR	R2, [R1, #0]
0x0B12	0xF3C22140  UBFX	R1, R2, #9, #1
0x0B16	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0B18	0xF64F70FF  MOVW	R0, #65535
0x0B1C	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0B1E	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0B20	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0B22	0x4915    LDR	R1, [PC, #84]
0x0B24	0x4620    MOV	R0, R4
0x0B26	0xF7FFFB2D  BL	_ChekXForEvent+0
0x0B2A	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x0B2C	0x4911    LDR	R1, [PC, #68]
0x0B2E	0x6809    LDR	R1, [R1, #0]
0x0B30	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x0B32	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x0B34	0x2006    MOVS	R0, #6
0x0B36	0x4C0B    LDR	R4, [PC, #44]
0x0B38	0x6824    LDR	R4, [R4, #0]
0x0B3A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x0B3C	0xF64F70FF  MOVW	R0, #65535
0x0B40	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0B42	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0B44	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0B46	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x0B48	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0B4A	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x0B4C	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x0B4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B52	0xB003    ADD	SP, SP, #12
0x0B54	0x4770    BX	LR
0x0B56	0xBF00    NOP
0x0B58	0x54004000  	I2C1_CR1+0
0x0B5C	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0B60	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x0B64	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0B68	0x58004000  	I2C2_CR1+0
0x0B6C	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0B70	0x00C02000  	_I2C2_Timeout_Ptr+0
0x0B74	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0B78	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0250	0xB081    SUB	SP, SP, #4
0x0252	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x0256	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x025A	0x4919    LDR	R1, [PC, #100]
0x025C	0x4288    CMP	R0, R1
0x025E	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x0260	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x0262	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x0264	0x4918    LDR	R1, [PC, #96]
0x0266	0x680A    LDR	R2, [R1, #0]
0x0268	0x4918    LDR	R1, [PC, #96]
0x026A	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x026C	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x026E	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0270	0x4917    LDR	R1, [PC, #92]
0x0272	0x4288    CMP	R0, R1
0x0274	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x0276	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0278	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x027A	0x4917    LDR	R1, [PC, #92]
0x027C	0x680A    LDR	R2, [R1, #0]
0x027E	0x4913    LDR	R1, [PC, #76]
0x0280	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0282	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x0284	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x0286	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0288	0x4914    LDR	R1, [PC, #80]
0x028A	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x028C	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x028E	0x4618    MOV	R0, R3
0x0290	0xF7FFFF5E  BL	_I2Cx_Is_Idle+0
0x0294	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x0296	0x4911    LDR	R1, [PC, #68]
0x0298	0x6809    LDR	R1, [R1, #0]
0x029A	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x029C	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x029E	0x2005    MOVS	R0, #5
0x02A0	0x4C0A    LDR	R4, [PC, #40]
0x02A2	0x6824    LDR	R4, [R4, #0]
0x02A4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x02A6	0x2000    MOVS	R0, #0
0x02A8	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x02AA	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x02AC	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x02AE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x02B0	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x02B2	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x02B4	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x02B6	0xF8DDE000  LDR	LR, [SP, #0]
0x02BA	0xB001    ADD	SP, SP, #4
0x02BC	0x4770    BX	LR
0x02BE	0xBF00    NOP
0x02C0	0x54004000  	I2C1_CR1+0
0x02C4	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x02C8	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x02CC	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x02D0	0x58004000  	I2C2_CR1+0
0x02D4	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x02D8	0x00C02000  	_I2C2_Timeout_Ptr+0
0x02DC	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x0152	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0156	0x680A    LDR	R2, [R1, #0]
0x0158	0xF3C20140  UBFX	R1, R2, #1, #1
0x015C	0xF0810101  EOR	R1, R1, #1
0x0160	0xB2C9    UXTB	R1, R1
0x0162	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0164	0xB001    ADD	SP, SP, #4
0x0166	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0184	0xB081    SUB	SP, SP, #4
0x0186	0xF8CDE000  STR	LR, [SP, #0]
0x018A	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x018C	0xF7FFFFEC  BL	_I2Cx_Get_Status+0
0x0190	0xEA000203  AND	R2, R0, R3, LSL #0
0x0194	0x429A    CMP	R2, R3
0x0196	0xF2400200  MOVW	R2, #0
0x019A	0xD100    BNE	L__ChekXForEvent156
0x019C	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x019E	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x01A0	0xF8DDE000  LDR	LR, [SP, #0]
0x01A4	0xB001    ADD	SP, SP, #4
0x01A6	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0168	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x016A	0xF2000114  ADDW	R1, R0, #20
0x016E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0170	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0174	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x0176	0x0409    LSLS	R1, R1, #16
0x0178	0xEA420101  ORR	R1, R2, R1, LSL #0
0x017C	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x017E	0xB001    ADD	SP, SP, #4
0x0180	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x0C44	0xB081    SUB	SP, SP, #4
0x0C46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x0C4A	0x4803    LDR	R0, [PC, #12]
0x0C4C	0xF7FFFF30  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x0C50	0xF8DDE000  LDR	LR, [SP, #0]
0x0C54	0xB001    ADD	SP, SP, #4
0x0C56	0x4770    BX	LR
0x0C58	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x0C2C	0xB081    SUB	SP, SP, #4
0x0C2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x0C32	0x4803    LDR	R0, [PC, #12]
0x0C34	0xF7FFFF30  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0A98	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0A9A	0x6802    LDR	R2, [R0, #0]
0x0A9C	0xF3C21140  UBFX	R1, R2, #5, #1
0x0AA0	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0AA2	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0AA4	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0AA6	0x6809    LDR	R1, [R1, #0]
0x0AA8	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0AAA	0xB001    ADD	SP, SP, #4
0x0AAC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x0C14	0xB081    SUB	SP, SP, #4
0x0C16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x0C1A	0x4803    LDR	R0, [PC, #12]
0x0C1C	0xF7FFFF36  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x0C20	0xF8DDE000  LDR	LR, [SP, #0]
0x0C24	0xB001    ADD	SP, SP, #4
0x0C26	0x4770    BX	LR
0x0C28	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0A8C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x0A8E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0A90	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x0A94	0xB001    ADD	SP, SP, #4
0x0A96	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x0C8C	0xB081    SUB	SP, SP, #4
0x0C8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x0C92	0x4803    LDR	R0, [PC, #12]
0x0C94	0xF7FFFF72  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x0C98	0xF8DDE000  LDR	LR, [SP, #0]
0x0C9C	0xB001    ADD	SP, SP, #4
0x0C9E	0x4770    BX	LR
0x0CA0	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x0B7E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0B80	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x0B84	0xB001    ADD	SP, SP, #4
0x0B86	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0C74	0xB081    SUB	SP, SP, #4
0x0C76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0C7A	0x4803    LDR	R0, [PC, #12]
0x0C7C	0xF7FFFF0C  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x0C80	0xF8DDE000  LDR	LR, [SP, #0]
0x0C84	0xB001    ADD	SP, SP, #4
0x0C86	0x4770    BX	LR
0x0C88	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0C62	0x4803    LDR	R0, [PC, #12]
0x0C64	0xF7FFFF12  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x0C68	0xF8DDE000  LDR	LR, [SP, #0]
0x0C6C	0xB001    ADD	SP, SP, #4
0x0C6E	0x4770    BX	LR
0x0C70	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x1050	0xB081    SUB	SP, SP, #4
0x1052	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x1056	0x4803    LDR	R0, [PC, #12]
0x1058	0xF7FFFD90  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x105C	0xF8DDE000  LDR	LR, [SP, #0]
0x1060	0xB001    ADD	SP, SP, #4
0x1062	0x4770    BX	LR
0x1064	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x1038	0xB081    SUB	SP, SP, #4
0x103A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x103E	0x4803    LDR	R0, [PC, #12]
0x1040	0xF7FFFD2A  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x1044	0xF8DDE000  LDR	LR, [SP, #0]
0x1048	0xB001    ADD	SP, SP, #4
0x104A	0x4770    BX	LR
0x104C	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x1020	0xB081    SUB	SP, SP, #4
0x1022	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x1026	0x4803    LDR	R0, [PC, #12]
0x1028	0xF7FFFD30  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x102C	0xF8DDE000  LDR	LR, [SP, #0]
0x1030	0xB001    ADD	SP, SP, #4
0x1032	0x4770    BX	LR
0x1034	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x1068	0xB081    SUB	SP, SP, #4
0x106A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x106E	0x4803    LDR	R0, [PC, #12]
0x1070	0xF7FFFD84  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x1074	0xF8DDE000  LDR	LR, [SP, #0]
0x1078	0xB001    ADD	SP, SP, #4
0x107A	0x4770    BX	LR
0x107C	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x10B0	0xB081    SUB	SP, SP, #4
0x10B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x10B6	0x4803    LDR	R0, [PC, #12]
0x10B8	0xF7FFFCEE  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x10BC	0xF8DDE000  LDR	LR, [SP, #0]
0x10C0	0xB001    ADD	SP, SP, #4
0x10C2	0x4770    BX	LR
0x10C4	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x1098	0xB081    SUB	SP, SP, #4
0x109A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x109E	0x4803    LDR	R0, [PC, #12]
0x10A0	0xF7FFFCF4  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x10A4	0xF8DDE000  LDR	LR, [SP, #0]
0x10A8	0xB001    ADD	SP, SP, #4
0x10AA	0x4770    BX	LR
0x10AC	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x1080	0xB081    SUB	SP, SP, #4
0x1082	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x1086	0x4803    LDR	R0, [PC, #12]
0x1088	0xF7FFFD78  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x108C	0xF8DDE000  LDR	LR, [SP, #0]
0x1090	0xB001    ADD	SP, SP, #4
0x1092	0x4770    BX	LR
0x1094	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0F78	0xB081    SUB	SP, SP, #4
0x0F7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x0F7E	0x4803    LDR	R0, [PC, #12]
0x0F80	0xF7FFFD8A  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0F84	0xF8DDE000  LDR	LR, [SP, #0]
0x0F88	0xB001    ADD	SP, SP, #4
0x0F8A	0x4770    BX	LR
0x0F8C	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0F60	0xB081    SUB	SP, SP, #4
0x0F62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0F66	0x4803    LDR	R0, [PC, #12]
0x0F68	0xF7FFFD90  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x0F6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F70	0xB001    ADD	SP, SP, #4
0x0F72	0x4770    BX	LR
0x0F74	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0F48	0xB081    SUB	SP, SP, #4
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x0F4E	0x4803    LDR	R0, [PC, #12]
0x0F50	0xF7FFFE14  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x0F54	0xF8DDE000  LDR	LR, [SP, #0]
0x0F58	0xB001    ADD	SP, SP, #4
0x0F5A	0x4770    BX	LR
0x0F5C	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__gyro2_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1648	0xB082    SUB	SP, SP, #8
0x164A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x164E	0xF2400400  MOVW	R4, #0
0x1652	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1656	0x4C05    LDR	R4, [PC, #20]
0x1658	0x6824    LDR	R4, [R4, #0]
0x165A	0x47A0    BLX	R4
0x165C	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1660	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x1662	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x1664	0xF8DDE000  LDR	LR, [SP, #0]
0x1668	0xB002    ADD	SP, SP, #8
0x166A	0x4770    BX	LR
0x166C	0x00902000  	__gyro2_driver_fp_i2cWrite+0
; end of __gyro2_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0F90	0xB081    SUB	SP, SP, #4
0x0F92	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x0F96	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0F98	0x4613    MOV	R3, R2
0x0F9A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0F9C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0F9E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0FA0	0xF7FFFA26  BL	_I2Cx_Write+0
0x0FA4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x0FA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FAA	0xB001    ADD	SP, SP, #4
0x0FAC	0x4770    BX	LR
0x0FAE	0xBF00    NOP
0x0FB0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03F0	0xB082    SUB	SP, SP, #8
0x03F2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x03F6	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x03F8	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x03FC	0x4C56    LDR	R4, [PC, #344]
0x03FE	0x42A0    CMP	R0, R4
0x0400	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x0402	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0404	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x0406	0x4C56    LDR	R4, [PC, #344]
0x0408	0x6825    LDR	R5, [R4, #0]
0x040A	0x4C56    LDR	R4, [PC, #344]
0x040C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x040E	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x0410	0x4C55    LDR	R4, [PC, #340]
0x0412	0x42A0    CMP	R0, R4
0x0414	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x0416	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x0418	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x041A	0x4C55    LDR	R4, [PC, #340]
0x041C	0x6825    LDR	R5, [R4, #0]
0x041E	0x4C51    LDR	R4, [PC, #324]
0x0420	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x0422	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x0424	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x0426	0x4C53    LDR	R4, [PC, #332]
0x0428	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x042A	0xF2000510  ADDW	R5, R0, #16
0x042E	0x004C    LSLS	R4, R1, #1
0x0430	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0432	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0434	0x46B9    MOV	R9, R7
0x0436	0x4607    MOV	R7, R0
0x0438	0x4690    MOV	R8, R2
0x043A	0x4635    MOV	R5, R6
0x043C	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x043E	0x494E    LDR	R1, [PC, #312]
0x0440	0x4638    MOV	R0, R7
0x0442	0xF7FFFE9F  BL	_ChekXForEvent+0
0x0446	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x0448	0x4C4A    LDR	R4, [PC, #296]
0x044A	0x6824    LDR	R4, [R4, #0]
0x044C	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x044E	0xF1B90F00  CMP	R9, #0
0x0452	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x0454	0x2004    MOVS	R0, #4
0x0456	0x4C43    LDR	R4, [PC, #268]
0x0458	0x6824    LDR	R4, [R4, #0]
0x045A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x045C	0xF64F70FF  MOVW	R0, #65535
0x0460	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x0462	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0466	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0468	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x046A	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x046C	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x046E	0x9701    STR	R7, [SP, #4]
0x0470	0x4629    MOV	R1, R5
0x0472	0x4637    MOV	R7, R6
0x0474	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0476	0x1E7C    SUBS	R4, R7, #1
0x0478	0x42A0    CMP	R0, R4
0x047A	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x047C	0xF2060510  ADDW	R5, R6, #16
0x0480	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0484	0x7824    LDRB	R4, [R4, #0]
0x0486	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0488	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x048A	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x048E	0x4682    MOV	R10, R0
0x0490	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0492	0x493A    LDR	R1, [PC, #232]
0x0494	0x4630    MOV	R0, R6
0x0496	0xF7FFFE75  BL	_ChekXForEvent+0
0x049A	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x049C	0x4C35    LDR	R4, [PC, #212]
0x049E	0x6824    LDR	R4, [R4, #0]
0x04A0	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x04A2	0xF1B90F00  CMP	R9, #0
0x04A6	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x04A8	0x2004    MOVS	R0, #4
0x04AA	0x4C2E    LDR	R4, [PC, #184]
0x04AC	0x6824    LDR	R4, [R4, #0]
0x04AE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x04B0	0xF64F70FF  MOVW	R0, #65535
0x04B4	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x04B6	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x04BA	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x04BC	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x04BE	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x04C0	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x04C4	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x04C6	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x04C8	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x04CA	0xF2060510  ADDW	R5, R6, #16
0x04CE	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x04D2	0x7824    LDRB	R4, [R4, #0]
0x04D4	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x04D6	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x04D8	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x04DA	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x04DC	0x4928    LDR	R1, [PC, #160]
0x04DE	0x4630    MOV	R0, R6
0x04E0	0xF7FFFE50  BL	_ChekXForEvent+0
0x04E4	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x04E6	0x4C23    LDR	R4, [PC, #140]
0x04E8	0x6824    LDR	R4, [R4, #0]
0x04EA	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x04EC	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x04EE	0x2004    MOVS	R0, #4
0x04F0	0x4C1C    LDR	R4, [PC, #112]
0x04F2	0x6824    LDR	R4, [R4, #0]
0x04F4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x04F6	0xF64F70FF  MOVW	R0, #65535
0x04FA	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x04FC	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x04FE	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0500	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0502	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0504	0x2D01    CMP	R5, #1
0x0506	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0508	0x2501    MOVS	R5, #1
0x050A	0x6834    LDR	R4, [R6, #0]
0x050C	0xF3652449  BFI	R4, R5, #9, #1
0x0510	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0512	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0514	0x2501    MOVS	R5, #1
0x0516	0x6834    LDR	R4, [R6, #0]
0x0518	0xF3652408  BFI	R4, R5, #8, #1
0x051C	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x051E	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0520	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0522	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0524	0x4917    LDR	R1, [PC, #92]
0x0526	0x4628    MOV	R0, R5
0x0528	0xF7FFFE2C  BL	_ChekXForEvent+0
0x052C	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x052E	0x4C11    LDR	R4, [PC, #68]
0x0530	0x6824    LDR	R4, [R4, #0]
0x0532	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0534	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x0536	0x2004    MOVS	R0, #4
0x0538	0x4C0A    LDR	R4, [PC, #40]
0x053A	0x6824    LDR	R4, [R4, #0]
0x053C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x053E	0xF64F70FF  MOVW	R0, #65535
0x0542	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0544	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0546	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0548	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x054A	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x054C	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x054E	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0550	0xF8DDE000  LDR	LR, [SP, #0]
0x0554	0xB002    ADD	SP, SP, #8
0x0556	0x4770    BX	LR
0x0558	0x54004000  	I2C1_CR1+0
0x055C	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0560	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x0564	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0568	0x58004000  	I2C2_CR1+0
0x056C	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0570	0x00C02000  	_I2C2_Timeout_Ptr+0
0x0574	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0578	0x00820007  	#458882
0x057C	0x00800007  	#458880
0x0580	0x00840007  	#458884
0x0584	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0FFC	0xB081    SUB	SP, SP, #4
0x0FFE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x1002	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1004	0x4613    MOV	R3, R2
0x1006	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1008	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x100A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x100C	0xF7FFF9F0  BL	_I2Cx_Write+0
0x1010	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x1012	0xF8DDE000  LDR	LR, [SP, #0]
0x1016	0xB001    ADD	SP, SP, #4
0x1018	0x4770    BX	LR
0x101A	0xBF00    NOP
0x101C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
__gyro2_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1670	0xB082    SUB	SP, SP, #8
0x1672	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x1676	0xF2400400  MOVW	R4, #0
0x167A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x167E	0x4C04    LDR	R4, [PC, #16]
0x1680	0x6824    LDR	R4, [R4, #0]
0x1682	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x1684	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x1688	0xF8DDE000  LDR	LR, [SP, #0]
0x168C	0xB002    ADD	SP, SP, #8
0x168E	0x4770    BX	LR
0x1690	0x00942000  	__gyro2_driver_fp_i2cRead+0
; end of __gyro2_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0FD8	0xB081    SUB	SP, SP, #4
0x0FDA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x0FDE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0FE0	0x4613    MOV	R3, R2
0x0FE2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0FE4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0FE6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0FE8	0xF7FFFB22  BL	_I2Cx_Read+0
0x0FEC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x0FEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF2	0xB001    ADD	SP, SP, #4
0x0FF4	0x4770    BX	LR
0x0FF6	0xBF00    NOP
0x0FF8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0630	0xB082    SUB	SP, SP, #8
0x0632	0xF8CDE000  STR	LR, [SP, #0]
0x0636	0xB2CF    UXTB	R7, R1
0x0638	0x4601    MOV	R1, R0
0x063A	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x063C	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x063E	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x0642	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x0646	0x4CC4    LDR	R4, [PC, #784]
0x0648	0x42A1    CMP	R1, R4
0x064A	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x064C	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x064E	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x0652	0x4CC3    LDR	R4, [PC, #780]
0x0654	0x6825    LDR	R5, [R4, #0]
0x0656	0x4CC3    LDR	R4, [PC, #780]
0x0658	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x065A	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x065C	0x4CC2    LDR	R4, [PC, #776]
0x065E	0x42A1    CMP	R1, R4
0x0660	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x0662	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x0664	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x0666	0x4CC2    LDR	R4, [PC, #776]
0x0668	0x6825    LDR	R5, [R4, #0]
0x066A	0x4CBE    LDR	R4, [PC, #760]
0x066C	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x066E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x0670	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x0672	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x0674	0x4CBF    LDR	R4, [PC, #764]
0x0676	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x067A	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x067C	0xF2010510  ADDW	R5, R1, #16
0x0680	0x007C    LSLS	R4, R7, #1
0x0682	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0684	0xF0440401  ORR	R4, R4, #1
0x0688	0xB2A4    UXTH	R4, R4
0x068A	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x068C	0x9601    STR	R6, [SP, #4]
0x068E	0x4616    MOV	R6, R2
0x0690	0x464F    MOV	R7, R9
0x0692	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0694	0xF2010414  ADDW	R4, R1, #20
0x0698	0x6825    LDR	R5, [R4, #0]
0x069A	0xF3C50440  UBFX	R4, R5, #1, #1
0x069E	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x06A0	0x4CB4    LDR	R4, [PC, #720]
0x06A2	0x6824    LDR	R4, [R4, #0]
0x06A4	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x06A6	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x06A8	0x2003    MOVS	R0, #3
0x06AA	0x4CAE    LDR	R4, [PC, #696]
0x06AC	0x6824    LDR	R4, [R4, #0]
0x06AE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x06B0	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x06B2	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x06B4	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x06B6	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x06B8	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x06BA	0x2500    MOVS	R5, #0
0x06BC	0x680C    LDR	R4, [R1, #0]
0x06BE	0xF365248A  BFI	R4, R5, #10, #1
0x06C2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x06C4	0xF2010414  ADDW	R4, R1, #20
0x06C8	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x06CA	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x06CC	0xF2010418  ADDW	R4, R1, #24
0x06D0	0x6824    LDR	R4, [R4, #0]
0x06D2	0x0424    LSLS	R4, R4, #16
0x06D4	0xEA400404  ORR	R4, R0, R4, LSL #0
0x06D8	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x06DA	0x2B01    CMP	R3, #1
0x06DC	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x06DE	0x2501    MOVS	R5, #1
0x06E0	0x680C    LDR	R4, [R1, #0]
0x06E2	0xF3652449  BFI	R4, R5, #9, #1
0x06E6	0x600C    STR	R4, [R1, #0]
0x06E8	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x06EA	0x2501    MOVS	R5, #1
0x06EC	0x680C    LDR	R4, [R1, #0]
0x06EE	0xF3652408  BFI	R4, R5, #8, #1
0x06F2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x06F4	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x06F6	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x06F8	0x4691    MOV	R9, R2
0x06FA	0x4698    MOV	R8, R3
0x06FC	0x4637    MOV	R7, R6
0x06FE	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0700	0x499D    LDR	R1, [PC, #628]
0x0702	0x4630    MOV	R0, R6
0x0704	0xF7FFFD3E  BL	_ChekXForEvent+0
0x0708	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x070A	0x4C9A    LDR	R4, [PC, #616]
0x070C	0x6824    LDR	R4, [R4, #0]
0x070E	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x0710	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x0712	0x2003    MOVS	R0, #3
0x0714	0x4C93    LDR	R4, [PC, #588]
0x0716	0x6824    LDR	R4, [R4, #0]
0x0718	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x071A	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x071C	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x071E	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0720	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x0722	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0724	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x0726	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x072A	0xF2060410  ADDW	R4, R6, #16
0x072E	0x6824    LDR	R4, [R4, #0]
0x0730	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x0732	0xF1B80F01  CMP	R8, #1
0x0736	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x0738	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x073A	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x073C	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x073E	0x6805    LDR	R5, [R0, #0]
0x0740	0xF3C52440  UBFX	R4, R5, #9, #1
0x0744	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x0746	0x4C8B    LDR	R4, [PC, #556]
0x0748	0x6824    LDR	R4, [R4, #0]
0x074A	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x074C	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x074E	0x2003    MOVS	R0, #3
0x0750	0x4C84    LDR	R4, [PC, #528]
0x0752	0x6824    LDR	R4, [R4, #0]
0x0754	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x0756	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0758	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x075A	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x075C	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x075E	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x0760	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x0762	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0764	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0766	0x6805    LDR	R5, [R0, #0]
0x0768	0xF3C52400  UBFX	R4, R5, #8, #1
0x076C	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x076E	0x4C81    LDR	R4, [PC, #516]
0x0770	0x6824    LDR	R4, [R4, #0]
0x0772	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x0774	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x0776	0x2003    MOVS	R0, #3
0x0778	0x4C7A    LDR	R4, [PC, #488]
0x077A	0x6824    LDR	R4, [R4, #0]
0x077C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x077E	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0780	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0782	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0784	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x0786	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0788	0x2501    MOVS	R5, #1
0x078A	0x680C    LDR	R4, [R1, #0]
0x078C	0xF365248A  BFI	R4, R5, #10, #1
0x0790	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0792	0x2501    MOVS	R5, #1
0x0794	0x680C    LDR	R4, [R1, #0]
0x0796	0xF36524CB  BFI	R4, R5, #11, #1
0x079A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x079C	0xF2010510  ADDW	R5, R1, #16
0x07A0	0x007C    LSLS	R4, R7, #1
0x07A2	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x07A4	0xF0440401  ORR	R4, R4, #1
0x07A8	0xB2A4    UXTH	R4, R4
0x07AA	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x07AC	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x07AE	0xF2010414  ADDW	R4, R1, #20
0x07B2	0x6825    LDR	R5, [R4, #0]
0x07B4	0xF3C50440  UBFX	R4, R5, #1, #1
0x07B8	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x07BA	0x4C6E    LDR	R4, [PC, #440]
0x07BC	0x6824    LDR	R4, [R4, #0]
0x07BE	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x07C0	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x07C2	0x2003    MOVS	R0, #3
0x07C4	0x4C67    LDR	R4, [PC, #412]
0x07C6	0x6824    LDR	R4, [R4, #0]
0x07C8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x07CA	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x07CC	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07CE	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x07D0	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x07D2	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x07D4	0xF2010414  ADDW	R4, R1, #20
0x07D8	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x07DA	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x07DC	0xF2010418  ADDW	R4, R1, #24
0x07E0	0x6824    LDR	R4, [R4, #0]
0x07E2	0x0424    LSLS	R4, R4, #16
0x07E4	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x07E6	0x2500    MOVS	R5, #0
0x07E8	0x680C    LDR	R4, [R1, #0]
0x07EA	0xF365248A  BFI	R4, R5, #10, #1
0x07EE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x07F0	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x07F2	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x07F4	0xF2010414  ADDW	R4, R1, #20
0x07F8	0x6825    LDR	R5, [R4, #0]
0x07FA	0xF3C50480  UBFX	R4, R5, #2, #1
0x07FE	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0800	0x4C5C    LDR	R4, [PC, #368]
0x0802	0x6824    LDR	R4, [R4, #0]
0x0804	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x0806	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x0808	0x2003    MOVS	R0, #3
0x080A	0x4C56    LDR	R4, [PC, #344]
0x080C	0x6824    LDR	R4, [R4, #0]
0x080E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0810	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0812	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0814	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x0816	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0818	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x081A	0x2B01    CMP	R3, #1
0x081C	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x081E	0x2501    MOVS	R5, #1
0x0820	0x680C    LDR	R4, [R1, #0]
0x0822	0xF3652449  BFI	R4, R5, #9, #1
0x0826	0x600C    STR	R4, [R1, #0]
0x0828	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x082A	0x2501    MOVS	R5, #1
0x082C	0x680C    LDR	R4, [R1, #0]
0x082E	0xF3652408  BFI	R4, R5, #8, #1
0x0832	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x0834	0x1995    ADDS	R5, R2, R6
0x0836	0xF2010410  ADDW	R4, R1, #16
0x083A	0x6824    LDR	R4, [R4, #0]
0x083C	0x702C    STRB	R4, [R5, #0]
0x083E	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0840	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0842	0xF2010410  ADDW	R4, R1, #16
0x0846	0x6824    LDR	R4, [R4, #0]
0x0848	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x084A	0x2B01    CMP	R3, #1
0x084C	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x084E	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0850	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0852	0x680D    LDR	R5, [R1, #0]
0x0854	0xF3C52440  UBFX	R4, R5, #9, #1
0x0858	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x085A	0x4C46    LDR	R4, [PC, #280]
0x085C	0x6824    LDR	R4, [R4, #0]
0x085E	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0860	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0862	0x2003    MOVS	R0, #3
0x0864	0x4C3F    LDR	R4, [PC, #252]
0x0866	0x6824    LDR	R4, [R4, #0]
0x0868	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x086A	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x086C	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x086E	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0870	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0872	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0874	0x4608    MOV	R0, R1
0x0876	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0878	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x087A	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x087C	0x680D    LDR	R5, [R1, #0]
0x087E	0xF3C52400  UBFX	R4, R5, #8, #1
0x0882	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0884	0x4C3B    LDR	R4, [PC, #236]
0x0886	0x6824    LDR	R4, [R4, #0]
0x0888	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x088A	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x088C	0x2003    MOVS	R0, #3
0x088E	0x4C35    LDR	R4, [PC, #212]
0x0890	0x6824    LDR	R4, [R4, #0]
0x0892	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0894	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0896	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0898	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x089A	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x089C	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x089E	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x08A0	0x2500    MOVS	R5, #0
0x08A2	0x6804    LDR	R4, [R0, #0]
0x08A4	0xF36524CB  BFI	R4, R5, #11, #1
0x08A8	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x08AA	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x08AC	0x2501    MOVS	R5, #1
0x08AE	0x680C    LDR	R4, [R1, #0]
0x08B0	0xF365248A  BFI	R4, R5, #10, #1
0x08B4	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x08B6	0xF2010510  ADDW	R5, R1, #16
0x08BA	0x007C    LSLS	R4, R7, #1
0x08BC	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x08BE	0xF0440401  ORR	R4, R4, #1
0x08C2	0xB2A4    UXTH	R4, R4
0x08C4	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x08C6	0x4646    MOV	R6, R8
0x08C8	0x46C8    MOV	R8, R9
0x08CA	0x4689    MOV	R9, R1
0x08CC	0x4617    MOV	R7, R2
0x08CE	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x08D0	0x492A    LDR	R1, [PC, #168]
0x08D2	0x4648    MOV	R0, R9
0x08D4	0xF7FFFC56  BL	_ChekXForEvent+0
0x08D8	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x08DA	0x4C26    LDR	R4, [PC, #152]
0x08DC	0x6824    LDR	R4, [R4, #0]
0x08DE	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x08E0	0xF1B80F00  CMP	R8, #0
0x08E4	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x08E6	0x2003    MOVS	R0, #3
0x08E8	0x4C1E    LDR	R4, [PC, #120]
0x08EA	0x6824    LDR	R4, [R4, #0]
0x08EC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x08EE	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x08F0	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x08F4	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x08F6	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x08F8	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x08FA	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x08FC	0x46A8    MOV	R8, R5
0x08FE	0x464A    MOV	R2, R9
0x0900	0x46B1    MOV	R9, R6
0x0902	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0904	0xF1A90403  SUB	R4, R9, #3
0x0908	0x42A1    CMP	R1, R4
0x090A	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x090C	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x090E	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0910	0x468A    MOV	R10, R1
0x0912	0x4617    MOV	R7, R2
0x0914	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0916	0x4918    LDR	R1, [PC, #96]
0x0918	0x4638    MOV	R0, R7
0x091A	0xF7FFFC33  BL	_ChekXForEvent+0
0x091E	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0920	0x4C14    LDR	R4, [PC, #80]
0x0922	0x6824    LDR	R4, [R4, #0]
0x0924	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0926	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0928	0x2003    MOVS	R0, #3
0x092A	0x4C0E    LDR	R4, [PC, #56]
0x092C	0x6824    LDR	R4, [R4, #0]
0x092E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0930	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0932	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0934	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0936	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0938	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x093A	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x093E	0xF2070410  ADDW	R4, R7, #16
0x0942	0x6824    LDR	R4, [R4, #0]
0x0944	0x702C    STRB	R4, [R5, #0]
0x0946	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x094A	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x094C	0x4633    MOV	R3, R6
0x094E	0x463A    MOV	R2, R7
0x0950	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0952	0x4C08    LDR	R4, [PC, #32]
0x0954	0xF000B814  B	#40
0x0958	0x54004000  	I2C1_CR1+0
0x095C	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0960	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x0964	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0968	0x58004000  	I2C2_CR1+0
0x096C	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0970	0x00C02000  	_I2C2_Timeout_Ptr+0
0x0974	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0978	0x00400003  	#196672
0x097C	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0980	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0982	0x9301    STR	R3, [SP, #4]
0x0984	0x460B    MOV	R3, R1
0x0986	0x4616    MOV	R6, R2
0x0988	0x4642    MOV	R2, R8
0x098A	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x098C	0xF2060414  ADDW	R4, R6, #20
0x0990	0x6825    LDR	R5, [R4, #0]
0x0992	0xF3C50480  UBFX	R4, R5, #2, #1
0x0996	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0998	0x4C39    LDR	R4, [PC, #228]
0x099A	0x6824    LDR	R4, [R4, #0]
0x099C	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x099E	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x09A0	0x2003    MOVS	R0, #3
0x09A2	0x4C38    LDR	R4, [PC, #224]
0x09A4	0x6824    LDR	R4, [R4, #0]
0x09A6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x09A8	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x09AA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x09AC	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x09AE	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x09B0	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x09B2	0x2500    MOVS	R5, #0
0x09B4	0x6834    LDR	R4, [R6, #0]
0x09B6	0xF365248A  BFI	R4, R5, #10, #1
0x09BA	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x09BC	0x18CD    ADDS	R5, R1, R3
0x09BE	0xF2060410  ADDW	R4, R6, #16
0x09C2	0x6824    LDR	R4, [R4, #0]
0x09C4	0x702C    STRB	R4, [R5, #0]
0x09C6	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x09C8	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x09CA	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x09CC	0x4617    MOV	R7, R2
0x09CE	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x09D0	0xF2060414  ADDW	R4, R6, #20
0x09D4	0x6825    LDR	R5, [R4, #0]
0x09D6	0xF3C50480  UBFX	R4, R5, #2, #1
0x09DA	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x09DC	0x4C28    LDR	R4, [PC, #160]
0x09DE	0x6824    LDR	R4, [R4, #0]
0x09E0	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x09E2	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x09E4	0x2003    MOVS	R0, #3
0x09E6	0x4C27    LDR	R4, [PC, #156]
0x09E8	0x6824    LDR	R4, [R4, #0]
0x09EA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x09EC	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x09EE	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x09F0	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x09F2	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x09F4	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x09F6	0x2F01    CMP	R7, #1
0x09F8	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x09FA	0x2501    MOVS	R5, #1
0x09FC	0x6834    LDR	R4, [R6, #0]
0x09FE	0xF3652449  BFI	R4, R5, #9, #1
0x0A02	0x6034    STR	R4, [R6, #0]
0x0A04	0x4610    MOV	R0, R2
0x0A06	0x4632    MOV	R2, R6
0x0A08	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0A0A	0x2501    MOVS	R5, #1
0x0A0C	0x6834    LDR	R4, [R6, #0]
0x0A0E	0xF3652408  BFI	R4, R5, #8, #1
0x0A12	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0A14	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0A16	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0A1A	0x4617    MOV	R7, R2
0x0A1C	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0A1E	0x491A    LDR	R1, [PC, #104]
0x0A20	0x4630    MOV	R0, R6
0x0A22	0xF7FFFBAF  BL	_ChekXForEvent+0
0x0A26	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0A28	0x4C15    LDR	R4, [PC, #84]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0A2E	0xF1B80F00  CMP	R8, #0
0x0A32	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0A34	0x2003    MOVS	R0, #3
0x0A36	0x4C13    LDR	R4, [PC, #76]
0x0A38	0x6824    LDR	R4, [R4, #0]
0x0A3A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0A3C	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0A3E	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A42	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0A44	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0A46	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0A48	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0A4A	0x4632    MOV	R2, R6
0x0A4C	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0A4E	0x180D    ADDS	R5, R1, R0
0x0A50	0xF2020410  ADDW	R4, R2, #16
0x0A54	0x6824    LDR	R4, [R4, #0]
0x0A56	0x702C    STRB	R4, [R5, #0]
0x0A58	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0A5A	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0A5C	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0A60	0x6824    LDR	R4, [R4, #0]
0x0A62	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0A64	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0A66	0xF1B80F01  CMP	R8, #1
0x0A6A	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0A6E	0xF1B80F02  CMP	R8, #2
0x0A72	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0A76	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0A78	0xF8DDE000  LDR	LR, [SP, #0]
0x0A7C	0xB002    ADD	SP, SP, #8
0x0A7E	0x4770    BX	LR
0x0A80	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0A84	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0A88	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 582 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0FB4	0xB081    SUB	SP, SP, #4
0x0FB6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 583 :: 		
0x0FBA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0FBC	0x4613    MOV	R3, R2
0x0FBE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0FC0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0FC2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0FC4	0xF7FFFB34  BL	_I2Cx_Read+0
0x0FC8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 584 :: 		
L_end_I2C2_Read:
0x0FCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FCE	0xB001    ADD	SP, SP, #4
0x0FD0	0x4770    BX	LR
0x0FD2	0xBF00    NOP
0x0FD4	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_gyro2_interruptEventgeneration:
;__gyro2_driver.c, 318 :: 		void gyro2_interruptEventgeneration(uint8_t cfg)
; cfg start address is: 0 (R0)
0x2550	0xB081    SUB	SP, SP, #4
0x2552	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__gyro2_driver.c, 321 :: 		tmp = ( cfg & 0x0F );
0x2556	0xF000020F  AND	R2, R0, #15
; cfg end address is: 0 (R0)
;__gyro2_driver.c, 322 :: 		gyro2_singleWrite( GYRO2_RT_CFG, tmp );
0x255A	0x4905    LDR	R1, [PC, #20]
0x255C	0x7809    LDRB	R1, [R1, #0]
0x255E	0xB2C8    UXTB	R0, R1
0x2560	0xB2D1    UXTB	R1, R2
0x2562	0xF7FFFAA7  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 323 :: 		}
L_end_gyro2_interruptEventgeneration:
0x2566	0xF8DDE000  LDR	LR, [SP, #0]
0x256A	0xB001    ADD	SP, SP, #4
0x256C	0x4770    BX	LR
0x256E	0xBF00    NOP
0x2570	0x00552000  	_GYRO2_RT_CFG+0
; end of _gyro2_interruptEventgeneration
_gyro2_singleWrite:
;__gyro2_driver.c, 200 :: 		void gyro2_singleWrite(uint8_t wAddr, uint8_t rAddr)
; rAddr start address is: 4 (R1)
; wAddr start address is: 0 (R0)
0x1AB4	0xB082    SUB	SP, SP, #8
0x1AB6	0xF8CDE000  STR	LR, [SP, #0]
; rAddr end address is: 4 (R1)
; wAddr end address is: 0 (R0)
; wAddr start address is: 0 (R0)
; rAddr start address is: 4 (R1)
;__gyro2_driver.c, 204 :: 		reg_data[0] = wAddr;
0x1ABA	0xAA01    ADD	R2, SP, #4
0x1ABC	0x7010    STRB	R0, [R2, #0]
; wAddr end address is: 0 (R0)
;__gyro2_driver.c, 205 :: 		reg_data[1] = rAddr;
0x1ABE	0x1C52    ADDS	R2, R2, #1
0x1AC0	0x7011    STRB	R1, [R2, #0]
; rAddr end address is: 4 (R1)
;__gyro2_driver.c, 206 :: 		if (dirverUsed == GYRO2_SPI_PROTO)
0x1AC2	0x4A18    LDR	R2, [PC, #96]
0x1AC4	0x7813    LDRB	R3, [R2, #0]
0x1AC6	0x4A18    LDR	R2, [PC, #96]
0x1AC8	0x7812    LDRB	R2, [R2, #0]
0x1ACA	0x429A    CMP	R2, R3
0x1ACC	0xD115    BNE	L_gyro2_singleWrite9
;__gyro2_driver.c, 208 :: 		reg_data[0] &= ~0x80;
0x1ACE	0xAB01    ADD	R3, SP, #4
0x1AD0	0x781A    LDRB	R2, [R3, #0]
0x1AD2	0xF002027F  AND	R2, R2, #127
0x1AD6	0x701A    STRB	R2, [R3, #0]
;__gyro2_driver.c, 209 :: 		hal_gpio_csSet(0);
0x1AD8	0x2000    MOVS	R0, #0
0x1ADA	0x4C14    LDR	R4, [PC, #80]
0x1ADC	0x6824    LDR	R4, [R4, #0]
0x1ADE	0x47A0    BLX	R4
;__gyro2_driver.c, 210 :: 		hal_spiTransfer(&reg_data[0],&dummy[0],2);
0x1AE0	0xF10D0306  ADD	R3, SP, #6
0x1AE4	0xAA01    ADD	R2, SP, #4
0x1AE6	0x4619    MOV	R1, R3
0x1AE8	0x4610    MOV	R0, R2
0x1AEA	0x2202    MOVS	R2, #2
0x1AEC	0xF7FFFCF8  BL	__gyro2_driver_hal_spiTransfer+0
;__gyro2_driver.c, 211 :: 		hal_gpio_csSet(1);
0x1AF0	0x2001    MOVS	R0, #1
0x1AF2	0x4C0E    LDR	R4, [PC, #56]
0x1AF4	0x6824    LDR	R4, [R4, #0]
0x1AF6	0x47A0    BLX	R4
;__gyro2_driver.c, 212 :: 		}
0x1AF8	0xE010    B	L_gyro2_singleWrite10
L_gyro2_singleWrite9:
;__gyro2_driver.c, 213 :: 		else if (dirverUsed == GYRO2_I2C_PROTO)
0x1AFA	0x4A0D    LDR	R2, [PC, #52]
0x1AFC	0x7813    LDRB	R3, [R2, #0]
0x1AFE	0x4A0A    LDR	R2, [PC, #40]
0x1B00	0x7812    LDRB	R2, [R2, #0]
0x1B02	0x429A    CMP	R2, R3
0x1B04	0xD10A    BNE	L_gyro2_singleWrite11
;__gyro2_driver.c, 215 :: 		hal_i2cStart();
0x1B06	0xF7FFFDE1  BL	__gyro2_driver_hal_i2cStart+0
;__gyro2_driver.c, 216 :: 		hal_i2cWrite( _slaveAddress, &reg_data[0], 2, END_MODE_STOP );
0x1B0A	0xAB01    ADD	R3, SP, #4
0x1B0C	0x4A09    LDR	R2, [PC, #36]
0x1B0E	0x7812    LDRB	R2, [R2, #0]
0x1B10	0x4619    MOV	R1, R3
0x1B12	0x2301    MOVS	R3, #1
0x1B14	0xB2D0    UXTB	R0, R2
0x1B16	0x2202    MOVS	R2, #2
0x1B18	0xF7FFFD96  BL	__gyro2_driver_hal_i2cWrite+0
;__gyro2_driver.c, 217 :: 		}
L_gyro2_singleWrite11:
L_gyro2_singleWrite10:
;__gyro2_driver.c, 218 :: 		}
L_end_gyro2_singleWrite:
0x1B1C	0xF8DDE000  LDR	LR, [SP, #0]
0x1B20	0xB002    ADD	SP, SP, #8
0x1B22	0x4770    BX	LR
0x1B24	0x00562000  	__gyro2_driver_GYRO2_SPI_PROTO+0
0x1B28	0x008D2000  	__gyro2_driver_dirverUsed+0
0x1B2C	0x00982000  	__gyro2_driver_hal_gpio_csSet+0
0x1B30	0x00572000  	__gyro2_driver_GYRO2_I2C_PROTO+0
0x1B34	0x008E2000  	__gyro2_driver__slaveAddress+0
; end of _gyro2_singleWrite
_gyro2_sensitivity:
;__gyro2_driver.c, 325 :: 		void gyro2_sensitivity(uint8_t sSetting)
; sSetting start address is: 0 (R0)
0x2814	0xB081    SUB	SP, SP, #4
0x2816	0xF8CDE000  STR	LR, [SP, #0]
; sSetting end address is: 0 (R0)
; sSetting start address is: 0 (R0)
;__gyro2_driver.c, 328 :: 		tmp = ( sSetting & 0x7F );
0x281A	0xF000027F  AND	R2, R0, #127
; sSetting end address is: 0 (R0)
;__gyro2_driver.c, 329 :: 		gyro2_singleWrite( GYRO2_RT_THS, tmp );
0x281E	0x4905    LDR	R1, [PC, #20]
0x2820	0x7809    LDRB	R1, [R1, #0]
0x2822	0xB2C8    UXTB	R0, R1
0x2824	0xB2D1    UXTB	R1, R2
0x2826	0xF7FFF945  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 330 :: 		}
L_end_gyro2_sensitivity:
0x282A	0xF8DDE000  LDR	LR, [SP, #0]
0x282E	0xB001    ADD	SP, SP, #4
0x2830	0x4770    BX	LR
0x2832	0xBF00    NOP
0x2834	0x00592000  	_GYRO2_RT_THS+0
; end of _gyro2_sensitivity
_gyro2_setOpmode:
;__gyro2_driver.c, 290 :: 		void gyro2_setOpmode(uint8_t opmode)
; opmode start address is: 0 (R0)
0x2838	0xB082    SUB	SP, SP, #8
0x283A	0xF8CDE000  STR	LR, [SP, #0]
; opmode end address is: 0 (R0)
; opmode start address is: 0 (R0)
;__gyro2_driver.c, 292 :: 		if(opmode>3) opmode = 3;
0x283E	0x2803    CMP	R0, #3
0x2840	0xD901    BLS	L__gyro2_setOpmode34
; opmode end address is: 0 (R0)
; opmode start address is: 12 (R3)
0x2842	0x2303    MOVS	R3, #3
; opmode end address is: 12 (R3)
0x2844	0xE000    B	L_gyro2_setOpmode16
L__gyro2_setOpmode34:
0x2846	0xB2C3    UXTB	R3, R0
L_gyro2_setOpmode16:
;__gyro2_driver.c, 293 :: 		_tmp_ctrl_reg1 = gyro2_singleRead(GYRO2_CTRL_REG1);
; opmode start address is: 12 (R3)
0x2848	0x490F    LDR	R1, [PC, #60]
0x284A	0x7809    LDRB	R1, [R1, #0]
0x284C	0xF88D3004  STRB	R3, [SP, #4]
0x2850	0xB2C8    UXTB	R0, R1
0x2852	0xF7FFFBC1  BL	_gyro2_singleRead+0
0x2856	0xF89D3004  LDRB	R3, [SP, #4]
0x285A	0x4A0C    LDR	R2, [PC, #48]
0x285C	0x7010    STRB	R0, [R2, #0]
;__gyro2_driver.c, 294 :: 		_tmp_ctrl_reg1 &= ~3; //clear the DR bitfield before setting
0x285E	0xF64F71FC  MOVW	R1, #65532
0x2862	0xB209    SXTH	R1, R1
0x2864	0xEA000101  AND	R1, R0, R1, LSL #0
0x2868	0x7011    STRB	R1, [R2, #0]
;__gyro2_driver.c, 295 :: 		_tmp_ctrl_reg1 |= opmode;
0x286A	0xB2C9    UXTB	R1, R1
0x286C	0x4319    ORRS	R1, R3
; opmode end address is: 12 (R3)
0x286E	0x7011    STRB	R1, [R2, #0]
;__gyro2_driver.c, 296 :: 		gyro2_singleWrite(GYRO2_CTRL_REG1, _tmp_ctrl_reg1);
0x2870	0xB2CA    UXTB	R2, R1
0x2872	0x4905    LDR	R1, [PC, #20]
0x2874	0x7809    LDRB	R1, [R1, #0]
0x2876	0xB2C8    UXTB	R0, R1
0x2878	0xB2D1    UXTB	R1, R2
0x287A	0xF7FFF91B  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 297 :: 		}
L_end_gyro2_setOpmode:
0x287E	0xF8DDE000  LDR	LR, [SP, #0]
0x2882	0xB002    ADD	SP, SP, #8
0x2884	0x4770    BX	LR
0x2886	0xBF00    NOP
0x2888	0x00582000  	_GYRO2_CTRL_REG1+0
0x288C	0x008F2000  	__gyro2_driver__tmp_ctrl_reg1+0
; end of _gyro2_setOpmode
_gyro2_setDR:
;__gyro2_driver.c, 281 :: 		void gyro2_setDR(uint8_t rate)
; rate start address is: 0 (R0)
0x2890	0xB082    SUB	SP, SP, #8
0x2892	0xF8CDE000  STR	LR, [SP, #0]
; rate end address is: 0 (R0)
; rate start address is: 0 (R0)
;__gyro2_driver.c, 283 :: 		if(rate>7) rate = 7;
0x2896	0x2807    CMP	R0, #7
0x2898	0xD901    BLS	L__gyro2_setDR33
; rate end address is: 0 (R0)
; rate start address is: 16 (R4)
0x289A	0x2407    MOVS	R4, #7
; rate end address is: 16 (R4)
0x289C	0xE000    B	L_gyro2_setDR15
L__gyro2_setDR33:
0x289E	0xB2C4    UXTB	R4, R0
L_gyro2_setDR15:
;__gyro2_driver.c, 284 :: 		_tmp_ctrl_reg1 = gyro2_singleRead(GYRO2_CTRL_REG1);
; rate start address is: 16 (R4)
0x28A0	0x4910    LDR	R1, [PC, #64]
0x28A2	0x7809    LDRB	R1, [R1, #0]
0x28A4	0xF88D4004  STRB	R4, [SP, #4]
0x28A8	0xB2C8    UXTB	R0, R1
0x28AA	0xF7FFFB95  BL	_gyro2_singleRead+0
0x28AE	0xF89D4004  LDRB	R4, [SP, #4]
0x28B2	0x4B0D    LDR	R3, [PC, #52]
0x28B4	0x7018    STRB	R0, [R3, #0]
;__gyro2_driver.c, 285 :: 		_tmp_ctrl_reg1 &= ~(7<<2); //clear the DR bitfield before setting
0x28B6	0xF64F71E3  MOVW	R1, #65507
0x28BA	0xB209    SXTH	R1, R1
0x28BC	0xEA000101  AND	R1, R0, R1, LSL #0
0x28C0	0x7019    STRB	R1, [R3, #0]
;__gyro2_driver.c, 286 :: 		_tmp_ctrl_reg1 |= (rate<<2);
0x28C2	0x00A2    LSLS	R2, R4, #2
0x28C4	0xB292    UXTH	R2, R2
; rate end address is: 16 (R4)
0x28C6	0xB2C9    UXTB	R1, R1
0x28C8	0x4311    ORRS	R1, R2
0x28CA	0x7019    STRB	R1, [R3, #0]
;__gyro2_driver.c, 287 :: 		gyro2_singleWrite(GYRO2_CTRL_REG1, _tmp_ctrl_reg1);
0x28CC	0xB2CA    UXTB	R2, R1
0x28CE	0x4905    LDR	R1, [PC, #20]
0x28D0	0x7809    LDRB	R1, [R1, #0]
0x28D2	0xB2C8    UXTB	R0, R1
0x28D4	0xB2D1    UXTB	R1, R2
0x28D6	0xF7FFF8ED  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 288 :: 		}
L_end_gyro2_setDR:
0x28DA	0xF8DDE000  LDR	LR, [SP, #0]
0x28DE	0xB002    ADD	SP, SP, #8
0x28E0	0x4770    BX	LR
0x28E2	0xBF00    NOP
0x28E4	0x00582000  	_GYRO2_CTRL_REG1+0
0x28E8	0x008F2000  	__gyro2_driver__tmp_ctrl_reg1+0
; end of _gyro2_setDR
_gyro2_interruptCfg:
;__gyro2_driver.c, 300 :: 		void gyro2_interruptCfg(uint8_t intRoute, uint8_t intEn, uint8_t polarity_outdrvsetting)
; polarity_outdrvsetting start address is: 8 (R2)
; intEn start address is: 4 (R1)
; intRoute start address is: 0 (R0)
0x26A8	0xB081    SUB	SP, SP, #4
0x26AA	0xF8CDE000  STR	LR, [SP, #0]
; polarity_outdrvsetting end address is: 8 (R2)
; intEn end address is: 4 (R1)
; intRoute end address is: 0 (R0)
; intRoute start address is: 0 (R0)
; intEn start address is: 4 (R1)
; polarity_outdrvsetting start address is: 8 (R2)
;__gyro2_driver.c, 304 :: 		_tmp_ctrl_reg2 = (intEn & 1<<2) ? ( _tmp_ctrl_reg2 | 4 ) : ( _tmp_ctrl_reg2 & 0xFB );
0x26AE	0xF0010304  AND	R3, R1, #4
0x26B2	0xB21B    SXTH	R3, R3
0x26B4	0xB12B    CBZ	R3, L_gyro2_interruptCfg17
0x26B6	0x4B47    LDR	R3, [PC, #284]
0x26B8	0x781B    LDRB	R3, [R3, #0]
0x26BA	0xF0430404  ORR	R4, R3, #4
0x26BE	0xB2E4    UXTB	R4, R4
; ?FLOC___gyro2_interruptCfg?T278 start address is: 16 (R4)
; ?FLOC___gyro2_interruptCfg?T278 end address is: 16 (R4)
0x26C0	0xE004    B	L_gyro2_interruptCfg18
L_gyro2_interruptCfg17:
0x26C2	0x4B44    LDR	R3, [PC, #272]
0x26C4	0x781B    LDRB	R3, [R3, #0]
0x26C6	0xF00304FB  AND	R4, R3, #251
0x26CA	0xB2E4    UXTB	R4, R4
; ?FLOC___gyro2_interruptCfg?T278 start address is: 16 (R4)
; ?FLOC___gyro2_interruptCfg?T278 end address is: 16 (R4)
L_gyro2_interruptCfg18:
; ?FLOC___gyro2_interruptCfg?T278 start address is: 16 (R4)
0x26CC	0x4B41    LDR	R3, [PC, #260]
0x26CE	0x701C    STRB	R4, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T278 end address is: 16 (R4)
;__gyro2_driver.c, 305 :: 		_tmp_ctrl_reg2 = (intEn & 1<<4) ? ( _tmp_ctrl_reg2 | 16 ) : ( _tmp_ctrl_reg2 & 0xEF );
0x26D0	0xF0010310  AND	R3, R1, #16
0x26D4	0xB21B    SXTH	R3, R3
0x26D6	0xB12B    CBZ	R3, L_gyro2_interruptCfg19
0x26D8	0x4B3E    LDR	R3, [PC, #248]
0x26DA	0x781B    LDRB	R3, [R3, #0]
0x26DC	0xF0430410  ORR	R4, R3, #16
0x26E0	0xB2E4    UXTB	R4, R4
; ?FLOC___gyro2_interruptCfg?T282 start address is: 16 (R4)
; ?FLOC___gyro2_interruptCfg?T282 end address is: 16 (R4)
0x26E2	0xE004    B	L_gyro2_interruptCfg20
L_gyro2_interruptCfg19:
0x26E4	0x4B3B    LDR	R3, [PC, #236]
0x26E6	0x781B    LDRB	R3, [R3, #0]
0x26E8	0xF00304EF  AND	R4, R3, #239
0x26EC	0xB2E4    UXTB	R4, R4
; ?FLOC___gyro2_interruptCfg?T282 start address is: 16 (R4)
; ?FLOC___gyro2_interruptCfg?T282 end address is: 16 (R4)
L_gyro2_interruptCfg20:
; ?FLOC___gyro2_interruptCfg?T282 start address is: 16 (R4)
0x26EE	0x4B39    LDR	R3, [PC, #228]
0x26F0	0x701C    STRB	R4, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T282 end address is: 16 (R4)
;__gyro2_driver.c, 306 :: 		_tmp_ctrl_reg2 = (intEn & 1<<6) ? ( _tmp_ctrl_reg2 | 64 ) : ( _tmp_ctrl_reg2 & 0xBF );
0x26F2	0xF0010340  AND	R3, R1, #64
0x26F6	0xB21B    SXTH	R3, R3
; intEn end address is: 4 (R1)
0x26F8	0xB12B    CBZ	R3, L_gyro2_interruptCfg21
0x26FA	0x4B36    LDR	R3, [PC, #216]
0x26FC	0x781B    LDRB	R3, [R3, #0]
0x26FE	0xF0430140  ORR	R1, R3, #64
0x2702	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T286 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T286 end address is: 4 (R1)
0x2704	0xE004    B	L_gyro2_interruptCfg22
L_gyro2_interruptCfg21:
0x2706	0x4B33    LDR	R3, [PC, #204]
0x2708	0x781B    LDRB	R3, [R3, #0]
0x270A	0xF00301BF  AND	R1, R3, #191
0x270E	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T286 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T286 end address is: 4 (R1)
L_gyro2_interruptCfg22:
; ?FLOC___gyro2_interruptCfg?T286 start address is: 4 (R1)
0x2710	0x4B30    LDR	R3, [PC, #192]
0x2712	0x7019    STRB	R1, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T286 end address is: 4 (R1)
;__gyro2_driver.c, 308 :: 		_tmp_ctrl_reg2 = (polarity_outdrvsetting & 1) ? ( _tmp_ctrl_reg2 | 1 ) : ( _tmp_ctrl_reg2 & 0xFE );
0x2714	0xF0020301  AND	R3, R2, #1
0x2718	0xB2DB    UXTB	R3, R3
0x271A	0xB12B    CBZ	R3, L_gyro2_interruptCfg23
0x271C	0x4B2D    LDR	R3, [PC, #180]
0x271E	0x781B    LDRB	R3, [R3, #0]
0x2720	0xF0430101  ORR	R1, R3, #1
0x2724	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T290 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T290 end address is: 4 (R1)
0x2726	0xE004    B	L_gyro2_interruptCfg24
L_gyro2_interruptCfg23:
0x2728	0x4B2A    LDR	R3, [PC, #168]
0x272A	0x781B    LDRB	R3, [R3, #0]
0x272C	0xF00301FE  AND	R1, R3, #254
0x2730	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T290 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T290 end address is: 4 (R1)
L_gyro2_interruptCfg24:
; ?FLOC___gyro2_interruptCfg?T290 start address is: 4 (R1)
0x2732	0x4B28    LDR	R3, [PC, #160]
0x2734	0x7019    STRB	R1, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T290 end address is: 4 (R1)
;__gyro2_driver.c, 309 :: 		_tmp_ctrl_reg2 = (polarity_outdrvsetting & 1<<1) ? ( _tmp_ctrl_reg2 | 2 ) : ( _tmp_ctrl_reg2 & 0xFD );
0x2736	0xF0020302  AND	R3, R2, #2
0x273A	0xB21B    SXTH	R3, R3
; polarity_outdrvsetting end address is: 8 (R2)
0x273C	0xB12B    CBZ	R3, L_gyro2_interruptCfg25
0x273E	0x4B25    LDR	R3, [PC, #148]
0x2740	0x781B    LDRB	R3, [R3, #0]
0x2742	0xF0430102  ORR	R1, R3, #2
0x2746	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T294 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T294 end address is: 4 (R1)
0x2748	0xE004    B	L_gyro2_interruptCfg26
L_gyro2_interruptCfg25:
0x274A	0x4B22    LDR	R3, [PC, #136]
0x274C	0x781B    LDRB	R3, [R3, #0]
0x274E	0xF00301FD  AND	R1, R3, #253
0x2752	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T294 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T294 end address is: 4 (R1)
L_gyro2_interruptCfg26:
; ?FLOC___gyro2_interruptCfg?T294 start address is: 4 (R1)
0x2754	0x4B1F    LDR	R3, [PC, #124]
0x2756	0x7019    STRB	R1, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T294 end address is: 4 (R1)
;__gyro2_driver.c, 311 :: 		_tmp_ctrl_reg2 = (intRoute & 1<<3) ? ( _tmp_ctrl_reg2 | 8 )  : ( _tmp_ctrl_reg2 & 0xF7 );
0x2758	0xF0000308  AND	R3, R0, #8
0x275C	0xB21B    SXTH	R3, R3
0x275E	0xB12B    CBZ	R3, L_gyro2_interruptCfg27
0x2760	0x4B1C    LDR	R3, [PC, #112]
0x2762	0x781B    LDRB	R3, [R3, #0]
0x2764	0xF0430108  ORR	R1, R3, #8
0x2768	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T298 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T298 end address is: 4 (R1)
0x276A	0xE004    B	L_gyro2_interruptCfg28
L_gyro2_interruptCfg27:
0x276C	0x4B19    LDR	R3, [PC, #100]
0x276E	0x781B    LDRB	R3, [R3, #0]
0x2770	0xF00301F7  AND	R1, R3, #247
0x2774	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T298 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T298 end address is: 4 (R1)
L_gyro2_interruptCfg28:
; ?FLOC___gyro2_interruptCfg?T298 start address is: 4 (R1)
0x2776	0x4B17    LDR	R3, [PC, #92]
0x2778	0x7019    STRB	R1, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T298 end address is: 4 (R1)
;__gyro2_driver.c, 312 :: 		_tmp_ctrl_reg2 = (intRoute & 1<<5) ? ( _tmp_ctrl_reg2 | 32 ) : ( _tmp_ctrl_reg2 & 0xDF );
0x277A	0xF0000320  AND	R3, R0, #32
0x277E	0xB21B    SXTH	R3, R3
0x2780	0xB12B    CBZ	R3, L_gyro2_interruptCfg29
0x2782	0x4B14    LDR	R3, [PC, #80]
0x2784	0x781B    LDRB	R3, [R3, #0]
0x2786	0xF0430120  ORR	R1, R3, #32
0x278A	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T302 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T302 end address is: 4 (R1)
0x278C	0xE004    B	L_gyro2_interruptCfg30
L_gyro2_interruptCfg29:
0x278E	0x4B11    LDR	R3, [PC, #68]
0x2790	0x781B    LDRB	R3, [R3, #0]
0x2792	0xF00301DF  AND	R1, R3, #223
0x2796	0xB2C9    UXTB	R1, R1
; ?FLOC___gyro2_interruptCfg?T302 start address is: 4 (R1)
; ?FLOC___gyro2_interruptCfg?T302 end address is: 4 (R1)
L_gyro2_interruptCfg30:
; ?FLOC___gyro2_interruptCfg?T302 start address is: 4 (R1)
0x2798	0x4B0E    LDR	R3, [PC, #56]
0x279A	0x7019    STRB	R1, [R3, #0]
; ?FLOC___gyro2_interruptCfg?T302 end address is: 4 (R1)
;__gyro2_driver.c, 313 :: 		_tmp_ctrl_reg2 = (intRoute & 1<<7) ? ( _tmp_ctrl_reg2 | 128 ) : ( _tmp_ctrl_reg2 & 0x7F );
0x279C	0xF0000380  AND	R3, R0, #128
0x27A0	0xB21B    SXTH	R3, R3
; intRoute end address is: 0 (R0)
0x27A2	0xB12B    CBZ	R3, L_gyro2_interruptCfg31
0x27A4	0x4B0B    LDR	R3, [PC, #44]
0x27A6	0x781B    LDRB	R3, [R3, #0]
0x27A8	0xF0430080  ORR	R0, R3, #128
0x27AC	0xB2C0    UXTB	R0, R0
; ?FLOC___gyro2_interruptCfg?T306 start address is: 0 (R0)
; ?FLOC___gyro2_interruptCfg?T306 end address is: 0 (R0)
0x27AE	0xE004    B	L_gyro2_interruptCfg32
L_gyro2_interruptCfg31:
0x27B0	0x4B08    LDR	R3, [PC, #32]
0x27B2	0x781B    LDRB	R3, [R3, #0]
0x27B4	0xF003007F  AND	R0, R3, #127
0x27B8	0xB2C0    UXTB	R0, R0
; ?FLOC___gyro2_interruptCfg?T306 start address is: 0 (R0)
; ?FLOC___gyro2_interruptCfg?T306 end address is: 0 (R0)
L_gyro2_interruptCfg32:
; ?FLOC___gyro2_interruptCfg?T306 start address is: 0 (R0)
0x27BA	0x4B06    LDR	R3, [PC, #24]
0x27BC	0x7018    STRB	R0, [R3, #0]
;__gyro2_driver.c, 315 :: 		gyro2_singleWrite(GYRO2_CTRL_REG2, _tmp_ctrl_reg2);
0x27BE	0xB2C4    UXTB	R4, R0
; ?FLOC___gyro2_interruptCfg?T306 end address is: 0 (R0)
0x27C0	0x4B05    LDR	R3, [PC, #20]
0x27C2	0x781B    LDRB	R3, [R3, #0]
0x27C4	0xB2E1    UXTB	R1, R4
0x27C6	0xB2D8    UXTB	R0, R3
0x27C8	0xF7FFF974  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 316 :: 		}
L_end_gyro2_interruptCfg:
0x27CC	0xF8DDE000  LDR	LR, [SP, #0]
0x27D0	0xB001    ADD	SP, SP, #4
0x27D2	0x4770    BX	LR
0x27D4	0x008C2000  	__gyro2_driver__tmp_ctrl_reg2+0
0x27D8	0x00542000  	_GYRO2_CTRL_REG2+0
; end of _gyro2_interruptCfg
_gyro2_frSetup:
;__gyro2_driver.c, 334 :: 		void gyro2_frSetup(uint8_t lowPass, uint8_t hiPass, uint8_t scaleSet)
; scaleSet start address is: 8 (R2)
; hiPass start address is: 4 (R1)
; lowPass start address is: 0 (R0)
0x27DC	0xB081    SUB	SP, SP, #4
0x27DE	0xF8CDE000  STR	LR, [SP, #0]
; scaleSet end address is: 8 (R2)
; hiPass end address is: 4 (R1)
; lowPass end address is: 0 (R0)
; lowPass start address is: 0 (R0)
; hiPass start address is: 4 (R1)
; scaleSet start address is: 8 (R2)
;__gyro2_driver.c, 337 :: 		tmp =  ( lowPass & 0xC0 );
0x27E2	0xF00004C0  AND	R4, R0, #192
0x27E6	0xB2E4    UXTB	R4, R4
; lowPass end address is: 0 (R0)
;__gyro2_driver.c, 338 :: 		tmp |= ( hiPass &  0x1C );
0x27E8	0xF001031C  AND	R3, R1, #28
0x27EC	0xB2DB    UXTB	R3, R3
; hiPass end address is: 4 (R1)
0x27EE	0x431C    ORRS	R4, R3
0x27F0	0xB2E4    UXTB	R4, R4
;__gyro2_driver.c, 339 :: 		tmp |= ( scaleSet  & 0x03 );
0x27F2	0xF0020303  AND	R3, R2, #3
0x27F6	0xB2DB    UXTB	R3, R3
; scaleSet end address is: 8 (R2)
0x27F8	0x431C    ORRS	R4, R3
;__gyro2_driver.c, 340 :: 		gyro2_singleWrite(GYRO2_CTRL_REG0, tmp );
0x27FA	0x4B05    LDR	R3, [PC, #20]
0x27FC	0x781B    LDRB	R3, [R3, #0]
0x27FE	0xB2E1    UXTB	R1, R4
0x2800	0xB2D8    UXTB	R0, R3
0x2802	0xF7FFF957  BL	_gyro2_singleWrite+0
;__gyro2_driver.c, 341 :: 		}
L_end_gyro2_frSetup:
0x2806	0xF8DDE000  LDR	LR, [SP, #0]
0x280A	0xB001    ADD	SP, SP, #4
0x280C	0x4770    BX	LR
0x280E	0xBF00    NOP
0x2810	0x00532000  	_GYRO2_CTRL_REG0+0
; end of _gyro2_frSetup
_applicationTask:
;Click_Gyro2_STM.c, 81 :: 		void applicationTask()
0x2A78	0xB081    SUB	SP, SP, #4
0x2A7A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Gyro2_STM.c, 83 :: 		if(gyro2_pwmPin())
0x2A7E	0xF7FFFE07  BL	_gyro2_pwmPin+0
0x2A82	0x2800    CMP	R0, #0
0x2A84	0xD03C    BEQ	L_applicationTask10
;Click_Gyro2_STM.c, 85 :: 		gyro2_getAxisraw(&axisDatatmp[0]);
0x2A86	0x4820    LDR	R0, [PC, #128]
0x2A88	0xF7FFFBF2  BL	_gyro2_getAxisraw+0
;Click_Gyro2_STM.c, 86 :: 		gyro2_calcAxis(&axisDatatmp[0]);
0x2A8C	0x481E    LDR	R0, [PC, #120]
0x2A8E	0xF7FFFC7B  BL	_gyro2_calcAxis+0
;Click_Gyro2_STM.c, 88 :: 		IntToStr( axisDatatmp[0], text);
0x2A92	0x481D    LDR	R0, [PC, #116]
0x2A94	0xF9B00000  LDRSH	R0, [R0, #0]
0x2A98	0x491C    LDR	R1, [PC, #112]
0x2A9A	0xF7FFFCE5  BL	_IntToStr+0
;Click_Gyro2_STM.c, 89 :: 		mikrobus_logWrite( "X: ",_LOG_TEXT);
0x2A9E	0x481C    LDR	R0, [PC, #112]
0x2AA0	0x2101    MOVS	R1, #1
0x2AA2	0xF7FFFD8D  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 90 :: 		Ltrim(text);
0x2AA6	0x4819    LDR	R0, [PC, #100]
0x2AA8	0xF7FFFCC2  BL	_Ltrim+0
;Click_Gyro2_STM.c, 91 :: 		mikrobus_logWrite( text,_LOG_LINE);
0x2AAC	0x2102    MOVS	R1, #2
0x2AAE	0x4817    LDR	R0, [PC, #92]
0x2AB0	0xF7FFFD86  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 92 :: 		IntToStr( axisDatatmp[1], text);
0x2AB4	0x4817    LDR	R0, [PC, #92]
0x2AB6	0xF9B00000  LDRSH	R0, [R0, #0]
0x2ABA	0x4914    LDR	R1, [PC, #80]
0x2ABC	0xF7FFFCD4  BL	_IntToStr+0
;Click_Gyro2_STM.c, 93 :: 		mikrobus_logWrite( "Y: ",_LOG_TEXT);
0x2AC0	0x4815    LDR	R0, [PC, #84]
0x2AC2	0x2101    MOVS	R1, #1
0x2AC4	0xF7FFFD7C  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 94 :: 		Ltrim(text);
0x2AC8	0x4810    LDR	R0, [PC, #64]
0x2ACA	0xF7FFFCB1  BL	_Ltrim+0
;Click_Gyro2_STM.c, 95 :: 		mikrobus_logWrite( text,_LOG_LINE);
0x2ACE	0x2102    MOVS	R1, #2
0x2AD0	0x480E    LDR	R0, [PC, #56]
0x2AD2	0xF7FFFD75  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 96 :: 		IntToStr( axisDatatmp[2], text);
0x2AD6	0x4811    LDR	R0, [PC, #68]
0x2AD8	0xF9B00000  LDRSH	R0, [R0, #0]
0x2ADC	0x490B    LDR	R1, [PC, #44]
0x2ADE	0xF7FFFCC3  BL	_IntToStr+0
;Click_Gyro2_STM.c, 97 :: 		mikrobus_logWrite( "Z: ",_LOG_TEXT);
0x2AE2	0x480F    LDR	R0, [PC, #60]
0x2AE4	0x2101    MOVS	R1, #1
0x2AE6	0xF7FFFD6B  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 98 :: 		Ltrim(text);
0x2AEA	0x4808    LDR	R0, [PC, #32]
0x2AEC	0xF7FFFCA0  BL	_Ltrim+0
;Click_Gyro2_STM.c, 99 :: 		mikrobus_logWrite( text,_LOG_LINE);
0x2AF0	0x2102    MOVS	R1, #2
0x2AF2	0x4806    LDR	R0, [PC, #24]
0x2AF4	0xF7FFFD64  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 100 :: 		mikrobus_logWrite("---",_LOG_LINE);
0x2AF8	0x480A    LDR	R0, [PC, #40]
0x2AFA	0x2102    MOVS	R1, #2
0x2AFC	0xF7FFFD60  BL	_mikrobus_logWrite+0
;Click_Gyro2_STM.c, 101 :: 		}
L_applicationTask10:
;Click_Gyro2_STM.c, 102 :: 		}
L_end_applicationTask:
0x2B00	0xF8DDE000  LDR	LR, [SP, #0]
0x2B04	0xB001    ADD	SP, SP, #4
0x2B06	0x4770    BX	LR
0x2B08	0x00682000  	_axisDatatmp+0
0x2B0C	0x00702000  	_text+0
0x2B10	0x00432000  	?lstr4_Click_Gyro2_STM+0
0x2B14	0x006A2000  	_axisDatatmp+2
0x2B18	0x00472000  	?lstr5_Click_Gyro2_STM+0
0x2B1C	0x006C2000  	_axisDatatmp+4
0x2B20	0x004B2000  	?lstr6_Click_Gyro2_STM+0
0x2B24	0x004F2000  	?lstr7_Click_Gyro2_STM+0
; end of _applicationTask
_gyro2_pwmPin:
;__gyro2_driver.c, 266 :: 		uint8_t gyro2_pwmPin()
0x2690	0xB081    SUB	SP, SP, #4
0x2692	0xF8CDE000  STR	LR, [SP, #0]
;__gyro2_driver.c, 269 :: 		tmp =  hal_gpio_pwmGet();
0x2696	0x4C03    LDR	R4, [PC, #12]
0x2698	0x6824    LDR	R4, [R4, #0]
0x269A	0x47A0    BLX	R4
;__gyro2_driver.c, 270 :: 		return tmp;
;__gyro2_driver.c, 271 :: 		}
L_end_gyro2_pwmPin:
0x269C	0xF8DDE000  LDR	LR, [SP, #0]
0x26A0	0xB001    ADD	SP, SP, #4
0x26A2	0x4770    BX	LR
0x26A4	0x00882000  	__gyro2_driver_hal_gpio_pwmGet+0
; end of _gyro2_pwmPin
easymx_v7_STM32F107VC__getAN_1:
;__em_f107vc_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIOA_IDR.B4 ;  }
0x1B98	0xB081    SUB	SP, SP, #4
0x1B9A	0x4802    LDR	R0, [PC, #8]
0x1B9C	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x1B9E	0xB001    ADD	SP, SP, #4
0x1BA0	0x4770    BX	LR
0x1BA2	0xBF00    NOP
0x1BA4	0x01104221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_1
easymx_v7_STM32F107VC__getRST_1:
;__em_f107vc_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIOC_IDR.B2 ;  }
0x1B58	0xB081    SUB	SP, SP, #4
0x1B5A	0x4802    LDR	R0, [PC, #8]
0x1B5C	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x1B5E	0xB001    ADD	SP, SP, #4
0x1B60	0x4770    BX	LR
0x1B62	0xBF00    NOP
0x1B64	0x01084222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_1
easymx_v7_STM32F107VC__getCS_1:
;__em_f107vc_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIOD_IDR.B13;  }
0x1B88	0xB081    SUB	SP, SP, #4
0x1B8A	0x4802    LDR	R0, [PC, #8]
0x1B8C	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x1B8E	0xB001    ADD	SP, SP, #4
0x1B90	0x4770    BX	LR
0x1B92	0xBF00    NOP
0x1B94	0x81344222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_1
easymx_v7_STM32F107VC__getSCK_1:
;__em_f107vc_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIOC_IDR.B10;  }
0x194C	0xB081    SUB	SP, SP, #4
0x194E	0x4802    LDR	R0, [PC, #8]
0x1950	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x1952	0xB001    ADD	SP, SP, #4
0x1954	0x4770    BX	LR
0x1956	0xBF00    NOP
0x1958	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_1
easymx_v7_STM32F107VC__getMISO_1:
;__em_f107vc_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIOC_IDR.B11;  }
0x196C	0xB081    SUB	SP, SP, #4
0x196E	0x4802    LDR	R0, [PC, #8]
0x1970	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x1972	0xB001    ADD	SP, SP, #4
0x1974	0x4770    BX	LR
0x1976	0xBF00    NOP
0x1978	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_1
easymx_v7_STM32F107VC__getMOSI_1:
;__em_f107vc_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIOC_IDR.B12;  }
0x193C	0xB081    SUB	SP, SP, #4
0x193E	0x4802    LDR	R0, [PC, #8]
0x1940	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x1942	0xB001    ADD	SP, SP, #4
0x1944	0x4770    BX	LR
0x1946	0xBF00    NOP
0x1948	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_1
easymx_v7_STM32F107VC__getPWM_1:
;__em_f107vc_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIOA_IDR.B0 ;  }
0x1A44	0xB081    SUB	SP, SP, #4
0x1A46	0x4802    LDR	R0, [PC, #8]
0x1A48	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x1A4A	0xB001    ADD	SP, SP, #4
0x1A4C	0x4770    BX	LR
0x1A4E	0xBF00    NOP
0x1A50	0x01004221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_1
easymx_v7_STM32F107VC__getINT_1:
;__em_f107vc_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIOD_IDR.B10;  }
0x1A54	0xB081    SUB	SP, SP, #4
0x1A56	0x4802    LDR	R0, [PC, #8]
0x1A58	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x1A5A	0xB001    ADD	SP, SP, #4
0x1A5C	0x4770    BX	LR
0x1A5E	0xBF00    NOP
0x1A60	0x81284222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_1
easymx_v7_STM32F107VC__getRX_1:
;__em_f107vc_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIOD_IDR.B9 ;  }
0x197C	0xB081    SUB	SP, SP, #4
0x197E	0x4802    LDR	R0, [PC, #8]
0x1980	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x1982	0xB001    ADD	SP, SP, #4
0x1984	0x4770    BX	LR
0x1986	0xBF00    NOP
0x1988	0x81244222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_1
easymx_v7_STM32F107VC__getTX_1:
;__em_f107vc_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIOD_IDR.B8 ;  }
0x19C4	0xB081    SUB	SP, SP, #4
0x19C6	0x4802    LDR	R0, [PC, #8]
0x19C8	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x19CA	0xB001    ADD	SP, SP, #4
0x19CC	0x4770    BX	LR
0x19CE	0xBF00    NOP
0x19D0	0x81204222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_1
easymx_v7_STM32F107VC__getSCL_1:
;__em_f107vc_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIOB_IDR.B6 ;  }
0x195C	0xB081    SUB	SP, SP, #4
0x195E	0x4802    LDR	R0, [PC, #8]
0x1960	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x1962	0xB001    ADD	SP, SP, #4
0x1964	0x4770    BX	LR
0x1966	0xBF00    NOP
0x1968	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_1
easymx_v7_STM32F107VC__getSDA_1:
;__em_f107vc_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIOB_IDR.B7 ;  }
0x1E90	0xB081    SUB	SP, SP, #4
0x1E92	0x4802    LDR	R0, [PC, #8]
0x1E94	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x1E96	0xB001    ADD	SP, SP, #4
0x1E98	0x4770    BX	LR
0x1E9A	0xBF00    NOP
0x1E9C	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_1
easymx_v7_STM32F107VC__getAN_2:
;__em_f107vc_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIOA_IDR.B5 ;  }
0x1F1C	0xB081    SUB	SP, SP, #4
0x1F1E	0x4802    LDR	R0, [PC, #8]
0x1F20	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x1F22	0xB001    ADD	SP, SP, #4
0x1F24	0x4770    BX	LR
0x1F26	0xBF00    NOP
0x1F28	0x01144221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_2
easymx_v7_STM32F107VC__getRST_2:
;__em_f107vc_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIOC_IDR.B3 ;  }
0x1E80	0xB081    SUB	SP, SP, #4
0x1E82	0x4802    LDR	R0, [PC, #8]
0x1E84	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x1E86	0xB001    ADD	SP, SP, #4
0x1E88	0x4770    BX	LR
0x1E8A	0xBF00    NOP
0x1E8C	0x010C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_2
easymx_v7_STM32F107VC__getCS_2:
;__em_f107vc_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIOD_IDR.B14;  }
0x1BC8	0xB081    SUB	SP, SP, #4
0x1BCA	0x4802    LDR	R0, [PC, #8]
0x1BCC	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x1BCE	0xB001    ADD	SP, SP, #4
0x1BD0	0x4770    BX	LR
0x1BD2	0xBF00    NOP
0x1BD4	0x81384222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_2
easymx_v7_STM32F107VC__getSCK_2:
;__em_f107vc_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIOC_IDR.B10;  }
0x1BA8	0xB081    SUB	SP, SP, #4
0x1BAA	0x4802    LDR	R0, [PC, #8]
0x1BAC	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x1BAE	0xB001    ADD	SP, SP, #4
0x1BB0	0x4770    BX	LR
0x1BB2	0xBF00    NOP
0x1BB4	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_2
easymx_v7_STM32F107VC__getMISO_2:
;__em_f107vc_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIOC_IDR.B11;  }
0x1A94	0xB081    SUB	SP, SP, #4
0x1A96	0x4802    LDR	R0, [PC, #8]
0x1A98	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x1A9A	0xB001    ADD	SP, SP, #4
0x1A9C	0x4770    BX	LR
0x1A9E	0xBF00    NOP
0x1AA0	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_2
easymx_v7_STM32F107VC__getMOSI_2:
;__em_f107vc_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIOC_IDR.B12;  }
0x1A84	0xB081    SUB	SP, SP, #4
0x1A86	0x4802    LDR	R0, [PC, #8]
0x1A88	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x1A8A	0xB001    ADD	SP, SP, #4
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_2
easymx_v7_STM32F107VC__getPWM_2:
;__em_f107vc_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIOD_IDR.B12;  }
0x1A74	0xB081    SUB	SP, SP, #4
0x1A76	0x4802    LDR	R0, [PC, #8]
0x1A78	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x1A7A	0xB001    ADD	SP, SP, #4
0x1A7C	0x4770    BX	LR
0x1A7E	0xBF00    NOP
0x1A80	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_2
easymx_v7_STM32F107VC__getINT_2:
;__em_f107vc_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIOD_IDR.B12;  }
0x1AA4	0xB081    SUB	SP, SP, #4
0x1AA6	0x4802    LDR	R0, [PC, #8]
0x1AA8	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x1AAA	0xB001    ADD	SP, SP, #4
0x1AAC	0x4770    BX	LR
0x1AAE	0xBF00    NOP
0x1AB0	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_2
easymx_v7_STM32F107VC__getRX_2:
;__em_f107vc_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIOD_IDR.B6 ;  }
0x1B38	0xB081    SUB	SP, SP, #4
0x1B3A	0x4802    LDR	R0, [PC, #8]
0x1B3C	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x1B3E	0xB001    ADD	SP, SP, #4
0x1B40	0x4770    BX	LR
0x1B42	0xBF00    NOP
0x1B44	0x81184222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_2
easymx_v7_STM32F107VC__getTX_2:
;__em_f107vc_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIOD_IDR.B5 ;  }
0x1B48	0xB081    SUB	SP, SP, #4
0x1B4A	0x4802    LDR	R0, [PC, #8]
0x1B4C	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x1B4E	0xB001    ADD	SP, SP, #4
0x1B50	0x4770    BX	LR
0x1B52	0xBF00    NOP
0x1B54	0x81144222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_2
easymx_v7_STM32F107VC__getSCL_2:
;__em_f107vc_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIOB_IDR.B6 ;  }
0x1BB8	0xB081    SUB	SP, SP, #4
0x1BBA	0x4802    LDR	R0, [PC, #8]
0x1BBC	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x1BBE	0xB001    ADD	SP, SP, #4
0x1BC0	0x4770    BX	LR
0x1BC2	0xBF00    NOP
0x1BC4	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_2
easymx_v7_STM32F107VC__getSDA_2:
;__em_f107vc_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIOB_IDR.B7 ;  }
0x1A64	0xB081    SUB	SP, SP, #4
0x1A66	0x4802    LDR	R0, [PC, #8]
0x1A68	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x1A6A	0xB001    ADD	SP, SP, #4
0x1A6C	0x4770    BX	LR
0x1A6E	0xBF00    NOP
0x1A70	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_2
_gyro2_getAxisraw:
;__gyro2_driver.c, 227 :: 		void gyro2_getAxisraw(int16_t *axisData)
0x2270	0xB086    SUB	SP, SP, #24
0x2272	0xF8CDE000  STR	LR, [SP, #0]
0x2276	0x9005    STR	R0, [SP, #20]
;__gyro2_driver.c, 233 :: 		addrData[0] = GYRO2_OUT_X_MSB;
0x2278	0xF10D020B  ADD	R2, SP, #11
0x227C	0x493C    LDR	R1, [PC, #240]
0x227E	0x7809    LDRB	R1, [R1, #0]
0x2280	0x7011    STRB	R1, [R2, #0]
;__gyro2_driver.c, 234 :: 		if (dirverUsed == GYRO2_SPI_PROTO)
0x2282	0x493C    LDR	R1, [PC, #240]
0x2284	0x780A    LDRB	R2, [R1, #0]
0x2286	0x493C    LDR	R1, [PC, #240]
0x2288	0x7809    LDRB	R1, [R1, #0]
0x228A	0x4291    CMP	R1, R2
0x228C	0xD119    BNE	L_gyro2_getAxisraw12
;__gyro2_driver.c, 236 :: 		addrData[0] |= 0x80;
0x228E	0xF10D020B  ADD	R2, SP, #11
0x2292	0x7811    LDRB	R1, [R2, #0]
0x2294	0xF0410180  ORR	R1, R1, #128
0x2298	0x7011    STRB	R1, [R2, #0]
;__gyro2_driver.c, 237 :: 		hal_gpio_csSet(0);
0x229A	0x2000    MOVS	R0, #0
0x229C	0x4C37    LDR	R4, [PC, #220]
0x229E	0x6824    LDR	R4, [R4, #0]
0x22A0	0x47A0    BLX	R4
;__gyro2_driver.c, 238 :: 		hal_spiTransfer(&addrData[0],&reg_data[0],7);
0x22A2	0xAA01    ADD	R2, SP, #4
0x22A4	0xF10D010B  ADD	R1, SP, #11
0x22A8	0x4608    MOV	R0, R1
0x22AA	0x4611    MOV	R1, R2
0x22AC	0x2207    MOVS	R2, #7
0x22AE	0xF7FFF917  BL	__gyro2_driver_hal_spiTransfer+0
;__gyro2_driver.c, 239 :: 		hal_gpio_csSet(1);
0x22B2	0x2001    MOVS	R0, #1
0x22B4	0x4C31    LDR	R4, [PC, #196]
0x22B6	0x6824    LDR	R4, [R4, #0]
0x22B8	0x47A0    BLX	R4
;__gyro2_driver.c, 240 :: 		addOne = 1;
0x22BA	0x2101    MOVS	R1, #1
0x22BC	0xF88D1012  STRB	R1, [SP, #18]
;__gyro2_driver.c, 241 :: 		}
0x22C0	0xE01C    B	L_gyro2_getAxisraw13
L_gyro2_getAxisraw12:
;__gyro2_driver.c, 242 :: 		else if (dirverUsed == GYRO2_I2C_PROTO)
0x22C2	0x492F    LDR	R1, [PC, #188]
0x22C4	0x780A    LDRB	R2, [R1, #0]
0x22C6	0x492C    LDR	R1, [PC, #176]
0x22C8	0x7809    LDRB	R1, [R1, #0]
0x22CA	0x4291    CMP	R1, R2
0x22CC	0xD116    BNE	L_gyro2_getAxisraw14
;__gyro2_driver.c, 244 :: 		hal_i2cStart();
0x22CE	0xF7FFF9FD  BL	__gyro2_driver_hal_i2cStart+0
;__gyro2_driver.c, 245 :: 		hal_i2cWrite( _slaveAddress, &reg_data[0], 1, END_MODE_RESTART );
0x22D2	0xAA01    ADD	R2, SP, #4
0x22D4	0x492B    LDR	R1, [PC, #172]
0x22D6	0x7809    LDRB	R1, [R1, #0]
0x22D8	0x2300    MOVS	R3, #0
0x22DA	0xB2C8    UXTB	R0, R1
0x22DC	0x4611    MOV	R1, R2
0x22DE	0x2201    MOVS	R2, #1
0x22E0	0xF7FFF9B2  BL	__gyro2_driver_hal_i2cWrite+0
;__gyro2_driver.c, 246 :: 		hal_i2cRead( _slaveAddress, &reg_data[0], 6, END_MODE_STOP );
0x22E4	0xAA01    ADD	R2, SP, #4
0x22E6	0x4927    LDR	R1, [PC, #156]
0x22E8	0x7809    LDRB	R1, [R1, #0]
0x22EA	0x2301    MOVS	R3, #1
0x22EC	0xB2C8    UXTB	R0, R1
0x22EE	0x4611    MOV	R1, R2
0x22F0	0x2206    MOVS	R2, #6
0x22F2	0xF7FFF9BD  BL	__gyro2_driver_hal_i2cRead+0
;__gyro2_driver.c, 247 :: 		addOne = 0;
0x22F6	0x2100    MOVS	R1, #0
0x22F8	0xF88D1012  STRB	R1, [SP, #18]
;__gyro2_driver.c, 248 :: 		}
L_gyro2_getAxisraw14:
L_gyro2_getAxisraw13:
;__gyro2_driver.c, 249 :: 		axisData[0] = (uint16_t)(reg_data[0+addOne]<<8) | reg_data[1+addOne];
0x22FC	0xF89D1012  LDRB	R1, [SP, #18]
0x2300	0xAC01    ADD	R4, SP, #4
0x2302	0x1861    ADDS	R1, R4, R1
0x2304	0x7809    LDRB	R1, [R1, #0]
0x2306	0x020A    LSLS	R2, R1, #8
0x2308	0xB292    UXTH	R2, R2
0x230A	0xF89D1012  LDRB	R1, [SP, #18]
0x230E	0x1C49    ADDS	R1, R1, #1
0x2310	0xB209    SXTH	R1, R1
0x2312	0x1861    ADDS	R1, R4, R1
0x2314	0x7809    LDRB	R1, [R1, #0]
0x2316	0x430A    ORRS	R2, R1
0x2318	0x9905    LDR	R1, [SP, #20]
0x231A	0x800A    STRH	R2, [R1, #0]
;__gyro2_driver.c, 250 :: 		axisData[1] = (uint16_t)(reg_data[2+addOne]<<8) | reg_data[3+addOne];
0x231C	0x9905    LDR	R1, [SP, #20]
0x231E	0x1C8B    ADDS	R3, R1, #2
0x2320	0xF89D1012  LDRB	R1, [SP, #18]
0x2324	0x1C89    ADDS	R1, R1, #2
0x2326	0xB209    SXTH	R1, R1
0x2328	0x1861    ADDS	R1, R4, R1
0x232A	0x7809    LDRB	R1, [R1, #0]
0x232C	0x020A    LSLS	R2, R1, #8
0x232E	0xB292    UXTH	R2, R2
0x2330	0xF89D1012  LDRB	R1, [SP, #18]
0x2334	0x1CC9    ADDS	R1, R1, #3
0x2336	0xB209    SXTH	R1, R1
0x2338	0x1861    ADDS	R1, R4, R1
0x233A	0x7809    LDRB	R1, [R1, #0]
0x233C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2340	0x8019    STRH	R1, [R3, #0]
;__gyro2_driver.c, 251 :: 		axisData[2] = (uint16_t)(reg_data[4+addOne]<<8) | reg_data[5+addOne];
0x2342	0x9905    LDR	R1, [SP, #20]
0x2344	0x1D0B    ADDS	R3, R1, #4
0x2346	0xF89D1012  LDRB	R1, [SP, #18]
0x234A	0x1D09    ADDS	R1, R1, #4
0x234C	0xB209    SXTH	R1, R1
0x234E	0x1861    ADDS	R1, R4, R1
0x2350	0x7809    LDRB	R1, [R1, #0]
0x2352	0x020A    LSLS	R2, R1, #8
0x2354	0xB292    UXTH	R2, R2
0x2356	0xF89D1012  LDRB	R1, [SP, #18]
0x235A	0x1D49    ADDS	R1, R1, #5
0x235C	0xB209    SXTH	R1, R1
0x235E	0x1861    ADDS	R1, R4, R1
0x2360	0x7809    LDRB	R1, [R1, #0]
0x2362	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2366	0x8019    STRH	R1, [R3, #0]
;__gyro2_driver.c, 252 :: 		}
L_end_gyro2_getAxisraw:
0x2368	0xF8DDE000  LDR	LR, [SP, #0]
0x236C	0xB006    ADD	SP, SP, #24
0x236E	0x4770    BX	LR
0x2370	0x005A2000  	_GYRO2_OUT_X_MSB+0
0x2374	0x00562000  	__gyro2_driver_GYRO2_SPI_PROTO+0
0x2378	0x008D2000  	__gyro2_driver_dirverUsed+0
0x237C	0x00982000  	__gyro2_driver_hal_gpio_csSet+0
0x2380	0x00572000  	__gyro2_driver_GYRO2_I2C_PROTO+0
0x2384	0x008E2000  	__gyro2_driver__slaveAddress+0
; end of _gyro2_getAxisraw
_gyro2_calcAxis:
;__gyro2_driver.c, 253 :: 		void gyro2_calcAxis(int16_t *axisData)
; axisData start address is: 0 (R0)
0x2388	0xB082    SUB	SP, SP, #8
0x238A	0xF8CDE000  STR	LR, [SP, #0]
0x238E	0x4680    MOV	R8, R0
; axisData end address is: 0 (R0)
; axisData start address is: 32 (R8)
;__gyro2_driver.c, 255 :: 		axisData[0] = ( axisData[0] * 0.015625 / 88 * 3.0 );
0x2390	0x4641    MOV	R1, R8
0x2392	0x9101    STR	R1, [SP, #4]
0x2394	0xF9B81000  LDRSH	R1, [R8, #0]
0x2398	0xB208    SXTH	R0, R1
0x239A	0xF7FFFD39  BL	__SignedIntegralToFloat+0
0x239E	0xF04F5272  MOV	R2, #1015021568
0x23A2	0xF7FFFDD3  BL	__Mul_FP+0
0x23A6	0x4A20    LDR	R2, [PC, #128]
0x23A8	0xF7FFFC90  BL	__Div_FP+0
0x23AC	0x4A1F    LDR	R2, [PC, #124]
0x23AE	0xF7FFFDCD  BL	__Mul_FP+0
0x23B2	0xF7FFFD91  BL	__FloatToSignedIntegral+0
0x23B6	0xB200    SXTH	R0, R0
0x23B8	0x9901    LDR	R1, [SP, #4]
0x23BA	0x8008    STRH	R0, [R1, #0]
;__gyro2_driver.c, 256 :: 		axisData[1] = ( axisData[1] * 0.015625 / 88 * 3.0 );
0x23BC	0xF1080102  ADD	R1, R8, #2
0x23C0	0x9101    STR	R1, [SP, #4]
0x23C2	0xF1080102  ADD	R1, R8, #2
0x23C6	0xF9B11000  LDRSH	R1, [R1, #0]
0x23CA	0xB208    SXTH	R0, R1
0x23CC	0xF7FFFD20  BL	__SignedIntegralToFloat+0
0x23D0	0xF04F5272  MOV	R2, #1015021568
0x23D4	0xF7FFFDBA  BL	__Mul_FP+0
0x23D8	0x4A13    LDR	R2, [PC, #76]
0x23DA	0xF7FFFC77  BL	__Div_FP+0
0x23DE	0x4A13    LDR	R2, [PC, #76]
0x23E0	0xF7FFFDB4  BL	__Mul_FP+0
0x23E4	0xF7FFFD78  BL	__FloatToSignedIntegral+0
0x23E8	0xB200    SXTH	R0, R0
0x23EA	0x9901    LDR	R1, [SP, #4]
0x23EC	0x8008    STRH	R0, [R1, #0]
;__gyro2_driver.c, 257 :: 		axisData[2] = ( axisData[2] * 0.015625 / 88 * 3.0 );
0x23EE	0xF1080104  ADD	R1, R8, #4
0x23F2	0x9101    STR	R1, [SP, #4]
0x23F4	0xF1080104  ADD	R1, R8, #4
; axisData end address is: 32 (R8)
0x23F8	0xF9B11000  LDRSH	R1, [R1, #0]
0x23FC	0xB208    SXTH	R0, R1
0x23FE	0xF7FFFD07  BL	__SignedIntegralToFloat+0
0x2402	0xF04F5272  MOV	R2, #1015021568
0x2406	0xF7FFFDA1  BL	__Mul_FP+0
0x240A	0x4A07    LDR	R2, [PC, #28]
0x240C	0xF7FFFC5E  BL	__Div_FP+0
0x2410	0x4A06    LDR	R2, [PC, #24]
0x2412	0xF7FFFD9B  BL	__Mul_FP+0
0x2416	0xF7FFFD5F  BL	__FloatToSignedIntegral+0
0x241A	0xB200    SXTH	R0, R0
0x241C	0x9901    LDR	R1, [SP, #4]
0x241E	0x8008    STRH	R0, [R1, #0]
;__gyro2_driver.c, 258 :: 		}
L_end_gyro2_calcAxis:
0x2420	0xF8DDE000  LDR	LR, [SP, #0]
0x2424	0xB002    ADD	SP, SP, #8
0x2426	0x4770    BX	LR
0x2428	0x000042B0  	#1118830592
0x242C	0x00004040  	#1077936128
; end of _gyro2_calcAxis
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x1E10	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x1E12	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x1E14	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x1E16	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x1E18	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x1E1A	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x1E1C	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x1E1E	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x1E22	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x1E26	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x1E28	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x1E2A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x1E2C	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x1E2E	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x1E30	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x1E32	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x1E34	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x1E36	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x1E3A	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x1E3E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x1E40	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x1E42	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x1E46	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x1E48	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x1E4C	0xB001    ADD	SP, SP, #4
0x1E4E	0x4770    BX	LR
; end of __SignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x1F4C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x1F4E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1F50	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x1F54	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x1F56	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x1F5A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x1F5E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x1F62	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x1F66	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1F68	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x1F6A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x1F6E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x1F72	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x1F74	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x1F76	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1F78	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x1F7C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1F80	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x1F82	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x1F84	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1F88	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x1F8C	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x1F8E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1F90	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x1F92	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x1F94	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1F98	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x1F9A	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x1F9C	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x1F9E	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1FA0	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x1FA2	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x1FA4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x1FA6	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1FA8	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x1FAA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x1FAC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1FB0	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x1FB2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x1FB4	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x1FB6	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x1FBA	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x1FBE	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x1FC2	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x1FC4	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x1FC6	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x1FC8	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x1FCA	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x1FCE	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x1FD2	0xB001    ADD	SP, SP, #4
0x1FD4	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x1CCC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x1CCE	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x1CD0	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x1CD4	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x1CD6	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x1CDA	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x1CDE	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x1CE0	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x1CE2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x1CE4	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x1CE6	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x1CEA	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x1CEE	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x1CF0	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x1CF2	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x1CF4	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x1CF8	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x1CFC	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x1D00	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x1D02	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x1D06	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x1D0A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x1D0C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x1D0E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1D10	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1D12	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1D14	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x1D16	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x1D18	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x1D1A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x1D1C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x1D1E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x1D22	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x1D24	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x1D26	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x1D28	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x1D2A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x1D2C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x1D2E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1D30	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1D32	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1D34	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x1D38	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x1D3A	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x1D3C	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1D40	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x1D42	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x1D44	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x1D46	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x1D48	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x1D4A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x1D4C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1D50	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x1D52	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x1D54	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x1D56	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x1D58	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x1D5C	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x1D5E	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1D60	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x1D62	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x1D64	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x1D68	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x1D6C	0xB001    ADD	SP, SP, #4
0x1D6E	0x4770    BX	LR
; end of __Div_FP
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x1ED8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x1EDA	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x1EDC	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x1EE0	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x1EE4	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x1EE6	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x1EE8	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x1EEC	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x1EEE	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x1EF2	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x1EF4	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x1EF8	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x1EFC	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x1EFE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x1F00	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x1F02	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x1F04	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x1F06	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x1F08	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x1F0A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x1F0E	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x1F10	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x1F12	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x1F16	0xB001    ADD	SP, SP, #4
0x1F18	0x4770    BX	LR
; end of __FloatToSignedIntegral
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2468	0xB081    SUB	SP, SP, #4
0x246A	0xF8CDE000  STR	LR, [SP, #0]
0x246E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x2470	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x2472	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x2474	0x2800    CMP	R0, #0
0x2476	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x2478	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x247A	0x4240    RSBS	R0, R0, #0
0x247C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x247E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x2480	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x2482	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x2484	0xB298    UXTH	R0, R3
0x2486	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x2488	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x248A	0xF7FFFA2F  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x248E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x2490	0x4634    MOV	R4, R6
0x2492	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x2494	0x2900    CMP	R1, #0
0x2496	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x2498	0x1863    ADDS	R3, R4, R1
0x249A	0x1E4A    SUBS	R2, R1, #1
0x249C	0xB292    UXTH	R2, R2
0x249E	0x18A2    ADDS	R2, R4, R2
0x24A0	0x7812    LDRB	R2, [R2, #0]
0x24A2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x24A4	0x1E49    SUBS	R1, R1, #1
0x24A6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x24A8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x24AA	0x2220    MOVS	R2, #32
0x24AC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x24AE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x24B0	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x24B2	0xB281    UXTH	R1, R0
0x24B4	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x24B6	0x1842    ADDS	R2, R0, R1
0x24B8	0x7812    LDRB	R2, [R2, #0]
0x24BA	0x2A20    CMP	R2, #32
0x24BC	0xD102    BNE	L_IntToStr42
0x24BE	0x1C49    ADDS	R1, R1, #1
0x24C0	0xB289    UXTH	R1, R1
0x24C2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x24C4	0x1E4A    SUBS	R2, R1, #1
0x24C6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x24C8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x24CA	0x222D    MOVS	R2, #45
0x24CC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x24CE	0xF8DDE000  LDR	LR, [SP, #0]
0x24D2	0xB001    ADD	SP, SP, #4
0x24D4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x18EC	0xB081    SUB	SP, SP, #4
0x18EE	0x460A    MOV	R2, R1
0x18F0	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x18F2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x18F4	0xB28D    UXTH	R5, R1
0x18F6	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x18F8	0x2805    CMP	R0, #5
0x18FA	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x18FC	0x180B    ADDS	R3, R1, R0
0x18FE	0x2220    MOVS	R2, #32
0x1900	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1902	0x1C40    ADDS	R0, R0, #1
0x1904	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1906	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1908	0x180B    ADDS	R3, R1, R0
0x190A	0x2200    MOVS	R2, #0
0x190C	0x701A    STRB	R2, [R3, #0]
0x190E	0x1E40    SUBS	R0, R0, #1
0x1910	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1912	0x180C    ADDS	R4, R1, R0
0x1914	0x230A    MOVS	R3, #10
0x1916	0xFBB5F2F3  UDIV	R2, R5, R3
0x191A	0xFB035212  MLS	R2, R3, R2, R5
0x191E	0xB292    UXTH	R2, R2
0x1920	0x3230    ADDS	R2, #48
0x1922	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1924	0x220A    MOVS	R2, #10
0x1926	0xFBB5F2F2  UDIV	R2, R5, R2
0x192A	0xB292    UXTH	R2, R2
0x192C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x192E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1930	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1932	0x1E40    SUBS	R0, R0, #1
0x1934	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1936	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1938	0xB001    ADD	SP, SP, #4
0x193A	0x4770    BX	LR
; end of _WordToStr
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x2430	0xB081    SUB	SP, SP, #4
0x2432	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x2434	0xF2400500  MOVW	R5, #0
0x2438	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x243A	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x243C	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x243E	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x2440	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x2442	0x7801    LDRB	R1, [R0, #0]
0x2444	0x2920    CMP	R1, #32
0x2446	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x2448	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x244A	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x244C	0x2501    MOVS	R5, #1
0x244E	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x2450	0x7801    LDRB	R1, [R0, #0]
0x2452	0x7021    STRB	R1, [R4, #0]
0x2454	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x2456	0x4602    MOV	R2, R0
0x2458	0x1C40    ADDS	R0, R0, #1
0x245A	0x7811    LDRB	R1, [R2, #0]
0x245C	0x2900    CMP	R1, #0
0x245E	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x2460	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x2462	0xB001    ADD	SP, SP, #4
0x2464	0x4770    BX	LR
; end of _Ltrim
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2C08	0xB081    SUB	SP, SP, #4
0x2C0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2C0E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2C10	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2C12	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C14	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x2C16	0xF64B3080  MOVW	R0, #48000
0x2C1A	0x4281    CMP	R1, R0
0x2C1C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x2C1E	0x4846    LDR	R0, [PC, #280]
0x2C20	0x6800    LDR	R0, [R0, #0]
0x2C22	0xF0400102  ORR	R1, R0, #2
0x2C26	0x4844    LDR	R0, [PC, #272]
0x2C28	0x6001    STR	R1, [R0, #0]
0x2C2A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C2C	0xF64550C0  MOVW	R0, #24000
0x2C30	0x4281    CMP	R1, R0
0x2C32	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x2C34	0x4840    LDR	R0, [PC, #256]
0x2C36	0x6800    LDR	R0, [R0, #0]
0x2C38	0xF0400101  ORR	R1, R0, #1
0x2C3C	0x483E    LDR	R0, [PC, #248]
0x2C3E	0x6001    STR	R1, [R0, #0]
0x2C40	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x2C42	0x483D    LDR	R0, [PC, #244]
0x2C44	0x6801    LDR	R1, [R0, #0]
0x2C46	0xF06F0007  MVN	R0, #7
0x2C4A	0x4001    ANDS	R1, R0
0x2C4C	0x483A    LDR	R0, [PC, #232]
0x2C4E	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x2C50	0xF7FFFE4C  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x2C54	0x4839    LDR	R0, [PC, #228]
0x2C56	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x2C58	0x4839    LDR	R0, [PC, #228]
0x2C5A	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x2C5C	0x4839    LDR	R0, [PC, #228]
0x2C5E	0xEA020100  AND	R1, R2, R0, LSL #0
0x2C62	0x4839    LDR	R0, [PC, #228]
0x2C64	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x2C66	0xF0020001  AND	R0, R2, #1
0x2C6A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2C6C	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2C6E	0x4836    LDR	R0, [PC, #216]
0x2C70	0x6800    LDR	R0, [R0, #0]
0x2C72	0xF0000002  AND	R0, R0, #2
0x2C76	0x2800    CMP	R0, #0
0x2C78	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x2C7A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2C7C	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x2C7E	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2C80	0xF4023080  AND	R0, R2, #65536
0x2C84	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2C86	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2C88	0x482F    LDR	R0, [PC, #188]
0x2C8A	0x6800    LDR	R0, [R0, #0]
0x2C8C	0xF4003000  AND	R0, R0, #131072
0x2C90	0x2800    CMP	R0, #0
0x2C92	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x2C94	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2C96	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x2C98	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2C9A	0xF0025080  AND	R0, R2, #268435456
0x2C9E	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x2CA0	0x4829    LDR	R0, [PC, #164]
0x2CA2	0x6800    LDR	R0, [R0, #0]
0x2CA4	0xF0405180  ORR	R1, R0, #268435456
0x2CA8	0x4827    LDR	R0, [PC, #156]
0x2CAA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2CAC	0x4826    LDR	R0, [PC, #152]
0x2CAE	0x6800    LDR	R0, [R0, #0]
0x2CB0	0xF0005000  AND	R0, R0, #536870912
0x2CB4	0x2800    CMP	R0, #0
0x2CB6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x2CB8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2CBA	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2CBC	0xF0026080  AND	R0, R2, #67108864
0x2CC0	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x2CC2	0x4821    LDR	R0, [PC, #132]
0x2CC4	0x6800    LDR	R0, [R0, #0]
0x2CC6	0xF0406180  ORR	R1, R0, #67108864
0x2CCA	0x481F    LDR	R0, [PC, #124]
0x2CCC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2CCE	0x4611    MOV	R1, R2
0x2CD0	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2CD2	0x481D    LDR	R0, [PC, #116]
0x2CD4	0x6800    LDR	R0, [R0, #0]
0x2CD6	0xF0006000  AND	R0, R0, #134217728
0x2CDA	0x2800    CMP	R0, #0
0x2CDC	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x2CDE	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2CE0	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x2CE2	0x4611    MOV	R1, R2
0x2CE4	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2CE6	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2CEA	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x2CEC	0x4816    LDR	R0, [PC, #88]
0x2CEE	0x6800    LDR	R0, [R0, #0]
0x2CF0	0xF0407180  ORR	R1, R0, #16777216
0x2CF4	0x4814    LDR	R0, [PC, #80]
0x2CF6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2CF8	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x2CFA	0x4813    LDR	R0, [PC, #76]
0x2CFC	0x6800    LDR	R0, [R0, #0]
0x2CFE	0xF0007000  AND	R0, R0, #33554432
0x2D02	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x2D04	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x2D06	0x460A    MOV	R2, R1
0x2D08	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x2D0A	0x480C    LDR	R0, [PC, #48]
0x2D0C	0x6800    LDR	R0, [R0, #0]
0x2D0E	0xF000010C  AND	R1, R0, #12
0x2D12	0x0090    LSLS	R0, R2, #2
0x2D14	0xF000000C  AND	R0, R0, #12
0x2D18	0x4281    CMP	R1, R0
0x2D1A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2D1C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x2D1E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D22	0xB001    ADD	SP, SP, #4
0x2D24	0x4770    BX	LR
0x2D26	0xBF00    NOP
0x2D28	0x00810501  	#83951745
0x2D2C	0x8402001D  	#1934338
0x2D30	0x06440001  	#67140
0x2D34	0x19400001  	#72000
0x2D38	0x20004002  	FLASH_ACR+0
0x2D3C	0x10044002  	RCC_CFGR+0
0x2D40	0x102C4002  	RCC_CFGR2+0
0x2D44	0xFFFF000F  	#1048575
0x2D48	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x28EC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x28EE	0x4815    LDR	R0, [PC, #84]
0x28F0	0x6800    LDR	R0, [R0, #0]
0x28F2	0xF0400101  ORR	R1, R0, #1
0x28F6	0x4813    LDR	R0, [PC, #76]
0x28F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x28FA	0x4913    LDR	R1, [PC, #76]
0x28FC	0x4813    LDR	R0, [PC, #76]
0x28FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2900	0x4810    LDR	R0, [PC, #64]
0x2902	0x6801    LDR	R1, [R0, #0]
0x2904	0x4812    LDR	R0, [PC, #72]
0x2906	0x4001    ANDS	R1, R0
0x2908	0x480E    LDR	R0, [PC, #56]
0x290A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x290C	0x480D    LDR	R0, [PC, #52]
0x290E	0x6801    LDR	R1, [R0, #0]
0x2910	0xF46F2080  MVN	R0, #262144
0x2914	0x4001    ANDS	R1, R0
0x2916	0x480B    LDR	R0, [PC, #44]
0x2918	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x291A	0x480C    LDR	R0, [PC, #48]
0x291C	0x6801    LDR	R1, [R0, #0]
0x291E	0xF46F00FE  MVN	R0, #8323072
0x2922	0x4001    ANDS	R1, R0
0x2924	0x4809    LDR	R0, [PC, #36]
0x2926	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x2928	0x4806    LDR	R0, [PC, #24]
0x292A	0x6801    LDR	R1, [R0, #0]
0x292C	0xF06F50A0  MVN	R0, #335544320
0x2930	0x4001    ANDS	R1, R0
0x2932	0x4804    LDR	R0, [PC, #16]
0x2934	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x2936	0xF04F0100  MOV	R1, #0
0x293A	0x4806    LDR	R0, [PC, #24]
0x293C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x293E	0xB001    ADD	SP, SP, #4
0x2940	0x4770    BX	LR
0x2942	0xBF00    NOP
0x2944	0x10004002  	RCC_CR+0
0x2948	0x0000F0FF  	#-251723776
0x294C	0x10044002  	RCC_CFGR+0
0x2950	0xFFFFFEF6  	#-17367041
0x2954	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x2BC8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x2BCA	0x4902    LDR	R1, [PC, #8]
0x2BCC	0x4802    LDR	R0, [PC, #8]
0x2BCE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x2BD0	0xB001    ADD	SP, SP, #4
0x2BD2	0x4770    BX	LR
0x2BD4	0x19400001  	#72000
0x2BD8	0x00B42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x2BDC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x2BDE	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x2BE0	0xB001    ADD	SP, SP, #4
0x2BE2	0x4770    BX	LR
; end of ___GenExcept
0x2FE8	0xB500    PUSH	(R14)
0x2FEA	0xF8DFB014  LDR	R11, [PC, #20]
0x2FEE	0xF8DFA014  LDR	R10, [PC, #20]
0x2FF2	0xF8DFC014  LDR	R12, [PC, #20]
0x2FF6	0xF7FFFD35  BL	10852
0x2FFA	0xBD00    POP	(R15)
0x2FFC	0x4770    BX	LR
0x2FFE	0xBF00    NOP
0x3000	0x00002000  	#536870912
0x3004	0x00682000  	#536871016
0x3008	0x2EFC0000  	#12028
0x3068	0xB500    PUSH	(R14)
0x306A	0xF8DFB010  LDR	R11, [PC, #16]
0x306E	0xF8DFA010  LDR	R10, [PC, #16]
0x3072	0xF7FFFD8B  BL	11148
0x3076	0xBD00    POP	(R15)
0x3078	0x4770    BX	LR
0x307A	0xBF00    NOP
0x307C	0x00002000  	#536870912
0x3080	0x00E02000  	#536871136
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x2D4C	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x2D50	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x2D54	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x2D58	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x2D5C	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x2D60	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x2D64	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x2D68	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x2D6C	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x2D70	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x2D74	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x2D78	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x2D7C	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x2D80	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x2D84	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x2D88	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x2D8C	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x2D90	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x2D94	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x2D98	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x2D9C	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x2DA0	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x2DA4	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x2DA8	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x2DAC	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2DB0	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x2DB4	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x2DB8	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x2DBC	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x2DC0	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x2DC4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x2DC8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x2DCC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x2DD0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x2DD4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x2DD8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x2DDC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x2DE0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x2DE4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x2DE8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x2DEC	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x2DF0	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x2DF4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x2DF8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x2DFC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x2E00	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x2E04	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x2E08	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x2E0C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x2E10	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x2E14	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x2E18	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x2E1C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x2E20	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2E24	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2E28	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2E2C	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2E30	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2E34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2E38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2E3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2E40	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2E44	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2E48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2E4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2E50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2E54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2E58	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x2E5C	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2E60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2E64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2E68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2E6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2E70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x2E74	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2E78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2E7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2E80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2E84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2E88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2E8C	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x2E90	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x2E94	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x2E98	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x2E9C	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x2EA0	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x2EA4	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x2EA8	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x2EAC	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x2EB0	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x2EB4	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x2EB8	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x2EBC	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x2EC0	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x2EC4	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x2EC8	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x2ECC	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x2ED0	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x2ED4	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x2ED8	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x2EDC	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x2EE0	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x2EE4	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x2EE8	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x2EEC	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x2EF0	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x2EF4	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x2EF8	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;,0 :: _initBlock_4 [28]
; Containing: ?ICS_GYRO2_ADDR1 [1]
;             ?ICS?lstr1_Click_Gyro2_STM [27]
0x2EFC	0x2B2B2B21 ;_initBlock_4+0 : ?ICS_GYRO2_ADDR1 at 0x2EFC : ?ICS?lstr1_Click_Gyro2_STM at 0x2EFD
0x2F00	0x73795320 ;_initBlock_4+4
0x2F04	0x206D6574 ;_initBlock_4+8
0x2F08	0x74696E49 ;_initBlock_4+12
0x2F0C	0x696C6169 ;_initBlock_4+16
0x2F10	0x2064657A ;_initBlock_4+20
0x2F14	0x002B2B2B ;_initBlock_4+24
; end of _initBlock_4
;,0 :: _initBlock_5 [22]
; Containing: ?ICS?lstr2_Click_Gyro2_STM [21]
;             ?ICS_GYRO2_RT_CFG_ZTEFE [1]
0x2F18	0x6F727947 ;_initBlock_5+0 : ?ICS?lstr2_Click_Gyro2_STM at 0x2F18
0x2F1C	0x63203220 ;_initBlock_5+4
0x2F20	0x6B63696C ;_initBlock_5+8
0x2F24	0x65727020 ;_initBlock_5+12
0x2F28	0x746E6573 ;_initBlock_5+16
0x2F2C	0x0400 ;_initBlock_5+20 : ?ICS_GYRO2_RT_CFG_ZTEFE at 0x2F2D
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS_GYRO2_RT_CFG_YTEFE [1]
;             ?ICS_GYRO2_RT_CFG_XTEFE [1]
0x2F2E	0x0102 ;_initBlock_6+0 : ?ICS_GYRO2_RT_CFG_YTEFE at 0x2F2E : ?ICS_GYRO2_RT_CFG_XTEFE at 0x2F2F
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS_GYRO2_Active [1]
;             ?ICS_GYRO2_DR_100Hz [1]
0x2F30	0x0303 ;_initBlock_7+0 : ?ICS_GYRO2_Active at 0x2F30 : ?ICS_GYRO2_DR_100Hz at 0x2F31
; end of _initBlock_7
;,0 :: _initBlock_8 [2]
; Containing: ?ICS_GYRO2_INT_CFG_FIFO_INT1 [1]
;             ?ICS_GYRO2_INT_EN_FIFO [1]
0x2F32	0x4080 ;_initBlock_8+0 : ?ICS_GYRO2_INT_CFG_FIFO_INT1 at 0x2F32 : ?ICS_GYRO2_INT_EN_FIFO at 0x2F33
; end of _initBlock_8
;,0 :: _initBlock_9 [2]
; Containing: ?ICS_GYRO2_INT_EN_DRDY [1]
;             ?ICS_GYRO2_IPOL_ACTIVE_HI [1]
0x2F34	0x0204 ;_initBlock_9+0 : ?ICS_GYRO2_INT_EN_DRDY at 0x2F34 : ?ICS_GYRO2_IPOL_ACTIVE_HI at 0x2F35
; end of _initBlock_9
;,0 :: _initBlock_10 [2]
; Containing: ?ICS_GYRO2_LO_PASS_MOD2 [1]
;             ?ICS_GYRO2_HI_PASS_OFF [1]
0x2F36	0x00E0 ;_initBlock_10+0 : ?ICS_GYRO2_LO_PASS_MOD2 at 0x2F36 : ?ICS_GYRO2_HI_PASS_OFF at 0x2F37
; end of _initBlock_10
;,0 :: _initBlock_11 [24]
; Containing: ?ICS_GYRO2_SCALE_3 [1]
;             ?ICS?lstr3_Click_Gyro2_STM [6]
;             ?ICS?lstr4_Click_Gyro2_STM [4]
;             ?ICS?lstr5_Click_Gyro2_STM [4]
;             ?ICS?lstr6_Click_Gyro2_STM [4]
;             ?ICS?lstr7_Click_Gyro2_STM [4]
;             ?ICS_GYRO2_CTRL_REG0 [1]
0x2F38	0x72726503 ;_initBlock_11+0 : ?ICS_GYRO2_SCALE_3 at 0x2F38 : ?ICS?lstr3_Click_Gyro2_STM at 0x2F39
0x2F3C	0x5800726F ;_initBlock_11+4 : ?ICS?lstr4_Click_Gyro2_STM at 0x2F3F
0x2F40	0x5900203A ;_initBlock_11+8 : ?ICS?lstr5_Click_Gyro2_STM at 0x2F43
0x2F44	0x5A00203A ;_initBlock_11+12 : ?ICS?lstr6_Click_Gyro2_STM at 0x2F47
0x2F48	0x2D00203A ;_initBlock_11+16 : ?ICS?lstr7_Click_Gyro2_STM at 0x2F4B
0x2F4C	0x0D002D2D ;_initBlock_11+20 : ?ICS_GYRO2_CTRL_REG0 at 0x2F4F
; end of _initBlock_11
;,0 :: _initBlock_12 [2]
; Containing: ?ICS_GYRO2_CTRL_REG2 [1]
;             ?ICS_GYRO2_RT_CFG [1]
0x2F50	0x0E14 ;_initBlock_12+0 : ?ICS_GYRO2_CTRL_REG2 at 0x2F50 : ?ICS_GYRO2_RT_CFG at 0x2F51
; end of _initBlock_12
;,0 :: _initBlock_13 [2]
; Containing: ?ICS__gyro2_driver_GYRO2_SPI_PROTO [1]
;             ?ICS__gyro2_driver_GYRO2_I2C_PROTO [1]
0x2F52	0x0100 ;_initBlock_13+0 : ?ICS__gyro2_driver_GYRO2_SPI_PROTO at 0x2F52 : ?ICS__gyro2_driver_GYRO2_I2C_PROTO at 0x2F53
; end of _initBlock_13
;,0 :: _initBlock_14 [2]
; Containing: ?ICS_GYRO2_CTRL_REG1 [1]
;             ?ICS_GYRO2_RT_THS [1]
0x2F54	0x1013 ;_initBlock_14+0 : ?ICS_GYRO2_CTRL_REG1 at 0x2F54 : ?ICS_GYRO2_RT_THS at 0x2F55
; end of _initBlock_14
;,0 :: _initBlock_15 [2]
; Containing: ?ICS_GYRO2_OUT_X_MSB [1]
;             ?ICS_GYRO2_WHO_AM_I [1]
0x2F56	0x0C01 ;_initBlock_15+0 : ?ICS_GYRO2_OUT_X_MSB at 0x2F56 : ?ICS_GYRO2_WHO_AM_I at 0x2F57
; end of _initBlock_15
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x2F58	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x2F5C	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x2F60	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x2F64	0x00001E51 ;__MIKROBUS1_GPIO+0
0x2F68	0x00001E71 ;__MIKROBUS1_GPIO+4
0x2F6C	0x00001E61 ;__MIKROBUS1_GPIO+8
0x2F70	0x00002089 ;__MIKROBUS1_GPIO+12
0x2F74	0x00002261 ;__MIKROBUS1_GPIO+16
0x2F78	0x00002251 ;__MIKROBUS1_GPIO+20
0x2F7C	0x00002079 ;__MIKROBUS1_GPIO+24
0x2F80	0x00001F3D ;__MIKROBUS1_GPIO+28
0x2F84	0x00001F2D ;__MIKROBUS1_GPIO+32
0x2F88	0x00001E01 ;__MIKROBUS1_GPIO+36
0x2F8C	0x00001C65 ;__MIKROBUS1_GPIO+40
0x2F90	0x00001D91 ;__MIKROBUS1_GPIO+44
0x2F94	0x00001B99 ;__MIKROBUS1_GPIO+48
0x2F98	0x00001B59 ;__MIKROBUS1_GPIO+52
0x2F9C	0x00001B89 ;__MIKROBUS1_GPIO+56
0x2FA0	0x0000194D ;__MIKROBUS1_GPIO+60
0x2FA4	0x0000196D ;__MIKROBUS1_GPIO+64
0x2FA8	0x0000193D ;__MIKROBUS1_GPIO+68
0x2FAC	0x00001A45 ;__MIKROBUS1_GPIO+72
0x2FB0	0x00001A55 ;__MIKROBUS1_GPIO+76
0x2FB4	0x0000197D ;__MIKROBUS1_GPIO+80
0x2FB8	0x000019C5 ;__MIKROBUS1_GPIO+84
0x2FBC	0x0000195D ;__MIKROBUS1_GPIO+88
0x2FC0	0x00001E91 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x2FC4	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x2FC8	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x2FCC	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x2FD0	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_I2C [12]
0x2FD4	0x00000F15 ;__MIKROBUS1_I2C+0
0x2FD8	0x00000F91 ;__MIKROBUS1_I2C+4
0x2FDC	0x00000FD9 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x2FE0	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;Click_Gyro2_STM.c,19 :: __GYRO2_I2C_CFG [4]
0x2FE4	0x000186A0 ;__GYRO2_I2C_CFG+0
; end of __GYRO2_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _I2Cx_Is_Idle
0x0168      [26]    _I2Cx_Get_Status
0x0184      [36]    _ChekXForEvent
0x01A8      [16]    _Get_Fosc_kHz
0x01B8     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0250     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x02E0     [272]    _GPIO_Alternate_Function_Enable
0x03F0     [408]    _I2Cx_Write
0x0588     [168]    _RCC_GetClocksFrequency
0x0630    [1116]    _I2Cx_Read
0x0A8C      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0A98      [22]    __Lib_UART_123_45_UARTx_Read
0x0AB0     [204]    _I2Cx_Start
0x0B7C      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x0B88     [140]    _GPIO_Clk_Enable
0x0C14      [24]    _UART1_Data_Ready
0x0C2C      [24]    _UART1_Read
0x0C44      [24]    _I2C2_Start
0x0C5C      [24]    _UART2_Data_Ready
0x0C74      [24]    _UART2_Read
0x0C8C      [24]    _UART1_Tx_Idle
0x0CA4     [500]    _GPIO_Config
0x0E98      [28]    _SPI2_Read
0x0EB4      [28]    _SPI1_Read
0x0ED0      [30]    __Lib_UART_123_45_UARTx_Write
0x0EF0      [34]    __Lib_SPI_123_SPIx_Read
0x0F14      [24]    _I2C1_Start
0x0F2C      [28]    _SPI3_Read
0x0F48      [24]    _UART5_Tx_Idle
0x0F60      [24]    _UART5_Data_Ready
0x0F78      [24]    _UART5_Read
0x0F90      [36]    _I2C1_Write
0x0FB4      [36]    _I2C2_Read
0x0FD8      [36]    _I2C1_Read
0x0FFC      [36]    _I2C2_Write
0x1020      [24]    _UART3_Data_Ready
0x1038      [24]    _UART3_Read
0x1050      [24]    _UART2_Tx_Idle
0x1068      [24]    _UART3_Tx_Idle
0x1080      [24]    _UART4_Tx_Idle
0x1098      [24]    _UART4_Data_Ready
0x10B0      [24]    _UART4_Read
0x10C8     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x130C     [412]    _I2Cx_Init_Advanced
0x14A8      [28]    _UART4_Write
0x14C4      [28]    _UART5_Write
0x14E0      [76]    __gyro2_driver_hal_spiTransfer
0x152C      [28]    _UART3_Write
0x1548      [28]    _SPI3_Write
0x1564      [28]    _SPI2_Write
0x1580      [28]    _UART2_Write
0x159C      [28]    _UART1_Write
0x15B8      [40]    _UART3_Init_Advanced
0x15E0      [24]    _GPIO_Digital_Input
0x15F8      [40]    _UART1_Init_Advanced
0x1620      [40]    _UART2_Init_Advanced
0x1648      [40]    __gyro2_driver_hal_i2cWrite
0x1670      [36]    __gyro2_driver_hal_i2cRead
0x1694      [28]    _I2C1_Init_Advanced
0x16B0      [28]    _GPIO_Digital_Output
0x16CC      [44]    __gyro2_driver_hal_i2cStart
0x16F8      [28]    _SPI1_Write
0x1714     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x18CC      [32]    easymx_v7_STM32F107VC__i2cInit_2
0x18EC      [80]    _WordToStr
0x193C      [16]    easymx_v7_STM32F107VC__getMOSI_1
0x194C      [16]    easymx_v7_STM32F107VC__getSCK_1
0x195C      [16]    easymx_v7_STM32F107VC__getSCL_1
0x196C      [16]    easymx_v7_STM32F107VC__getMISO_1
0x197C      [16]    easymx_v7_STM32F107VC__getRX_1
0x198C      [56]    easymx_v7_STM32F107VC__log_initUartA
0x19C4      [16]    easymx_v7_STM32F107VC__getTX_1
0x19D4      [56]    easymx_v7_STM32F107VC__log_init2
0x1A0C      [56]    easymx_v7_STM32F107VC__log_init1
0x1A44      [16]    easymx_v7_STM32F107VC__getPWM_1
0x1A54      [16]    easymx_v7_STM32F107VC__getINT_1
0x1A64      [16]    easymx_v7_STM32F107VC__getSDA_2
0x1A74      [16]    easymx_v7_STM32F107VC__getPWM_2
0x1A84      [16]    easymx_v7_STM32F107VC__getMOSI_2
0x1A94      [16]    easymx_v7_STM32F107VC__getMISO_2
0x1AA4      [16]    easymx_v7_STM32F107VC__getINT_2
0x1AB4     [132]    _gyro2_singleWrite
0x1B38      [16]    easymx_v7_STM32F107VC__getRX_2
0x1B48      [16]    easymx_v7_STM32F107VC__getTX_2
0x1B58      [16]    easymx_v7_STM32F107VC__getRST_1
0x1B68      [32]    easymx_v7_STM32F107VC__i2cInit_1
0x1B88      [16]    easymx_v7_STM32F107VC__getCS_1
0x1B98      [16]    easymx_v7_STM32F107VC__getAN_1
0x1BA8      [16]    easymx_v7_STM32F107VC__getSCK_2
0x1BB8      [16]    easymx_v7_STM32F107VC__getSCL_2
0x1BC8      [16]    easymx_v7_STM32F107VC__getCS_2
0x1BD8      [16]    easymx_v7_STM32F107VC__setSCL_2
0x1BE8      [16]    easymx_v7_STM32F107VC__setSDA_2
0x1BF8      [16]    easymx_v7_STM32F107VC__setRX_2
0x1C08      [16]    easymx_v7_STM32F107VC__setTX_2
0x1C18      [44]    __gyro2_driver_hal_i2cMap
0x1C44      [32]    easymx_v7_STM32F107VC__log_write
0x1C64      [16]    easymx_v7_STM32F107VC__setSCL_1
0x1C74      [88]    __gyro2_driver_hal_gpioMap
0x1CCC     [164]    __Div_FP
0x1D70      [16]    easymx_v7_STM32F107VC__setRST_2
0x1D80      [16]    easymx_v7_STM32F107VC__setCS_2
0x1D90      [16]    easymx_v7_STM32F107VC__setSDA_1
0x1DA0      [16]    easymx_v7_STM32F107VC__setAN_2
0x1DB0      [16]    easymx_v7_STM32F107VC__setSCK_2
0x1DC0      [16]    easymx_v7_STM32F107VC__setPWM_2
0x1DD0      [16]    easymx_v7_STM32F107VC__setINT_2
0x1DE0      [16]    easymx_v7_STM32F107VC__setMISO_2
0x1DF0      [16]    easymx_v7_STM32F107VC__setMOSI_2
0x1E00      [16]    easymx_v7_STM32F107VC__setTX_1
0x1E10      [64]    __SignedIntegralToFloat
0x1E50      [16]    easymx_v7_STM32F107VC__setAN_1
0x1E60      [16]    easymx_v7_STM32F107VC__setCS_1
0x1E70      [16]    easymx_v7_STM32F107VC__setRST_1
0x1E80      [16]    easymx_v7_STM32F107VC__getRST_2
0x1E90      [16]    easymx_v7_STM32F107VC__getSDA_1
0x1EA0      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1ED8      [66]    __FloatToSignedIntegral
0x1F1C      [16]    easymx_v7_STM32F107VC__getAN_2
0x1F2C      [16]    easymx_v7_STM32F107VC__setRX_1
0x1F3C      [16]    easymx_v7_STM32F107VC__setINT_1
0x1F4C     [138]    __Mul_FP
0x1FD8     [160]    _gyro2_singleRead
0x2078      [16]    easymx_v7_STM32F107VC__setPWM_1
0x2088      [16]    easymx_v7_STM32F107VC__setSCK_1
0x2098     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x2250      [16]    easymx_v7_STM32F107VC__setMOSI_1
0x2260      [16]    easymx_v7_STM32F107VC__setMISO_1
0x2270     [280]    _gyro2_getAxisraw
0x2388     [168]    _gyro2_calcAxis
0x2430      [54]    _Ltrim
0x2468     [110]    _IntToStr
0x24D8      [70]    _mikrobus_logInit
0x2520      [48]    _mikrobus_i2cInit
0x2550      [36]    _gyro2_interruptEventgeneration
0x2574      [76]    _gyro2_i2cDriverInit
0x25C0     [112]    _mikrobus_logWrite
0x2630      [28]    _gyro2_getID
0x264C      [66]    _mikrobus_gpioInit
0x2690      [24]    _gyro2_pwmPin
0x26A8     [308]    _gyro2_interruptCfg
0x27DC      [56]    _gyro2_frSetup
0x2814      [36]    _gyro2_sensitivity
0x2838      [88]    _gyro2_setOpmode
0x2890      [92]    _gyro2_setDR
0x28EC     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2958     [268]    _applicationInit
0x2A64      [20]    ___CC2DW
0x2A78     [176]    _applicationTask
0x2B28     [100]    _systemInit
0x2B8C      [58]    ___FillZeros
0x2BC8      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2BDC       [8]    ___GenExcept
0x2BE4      [34]    _main
0x2C08     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _GYRO2_ADDR1
0x20000001      [27]    ?lstr1_Click_Gyro2_STM
0x2000001C      [21]    ?lstr2_Click_Gyro2_STM
0x20000031       [1]    _GYRO2_RT_CFG_ZTEFE
0x20000032       [1]    _GYRO2_RT_CFG_YTEFE
0x20000033       [1]    _GYRO2_RT_CFG_XTEFE
0x20000034       [1]    _GYRO2_Active
0x20000035       [1]    _GYRO2_DR_100Hz
0x20000036       [1]    _GYRO2_INT_CFG_FIFO_INT1
0x20000037       [1]    _GYRO2_INT_EN_FIFO
0x20000038       [1]    _GYRO2_INT_EN_DRDY
0x20000039       [1]    _GYRO2_IPOL_ACTIVE_HI
0x2000003A       [1]    _GYRO2_LO_PASS_MOD2
0x2000003B       [1]    _GYRO2_HI_PASS_OFF
0x2000003C       [1]    _GYRO2_SCALE_3
0x2000003D       [6]    ?lstr3_Click_Gyro2_STM
0x20000043       [4]    ?lstr4_Click_Gyro2_STM
0x20000047       [4]    ?lstr5_Click_Gyro2_STM
0x2000004B       [4]    ?lstr6_Click_Gyro2_STM
0x2000004F       [4]    ?lstr7_Click_Gyro2_STM
0x20000053       [1]    _GYRO2_CTRL_REG0
0x20000054       [1]    _GYRO2_CTRL_REG2
0x20000055       [1]    _GYRO2_RT_CFG
0x20000056       [1]    __gyro2_driver_GYRO2_SPI_PROTO
0x20000057       [1]    __gyro2_driver_GYRO2_I2C_PROTO
0x20000058       [1]    _GYRO2_CTRL_REG1
0x20000059       [1]    _GYRO2_RT_THS
0x2000005A       [1]    _GYRO2_OUT_X_MSB
0x2000005B       [1]    _GYRO2_WHO_AM_I
0x2000005C       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000060       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000064       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x20000068       [8]    _axisDatatmp
0x20000070      [20]    _text
0x20000084       [4]    _logger
0x20000088       [4]    __gyro2_driver_hal_gpio_pwmGet
0x2000008C       [1]    __gyro2_driver__tmp_ctrl_reg2
0x2000008D       [1]    __gyro2_driver_dirverUsed
0x2000008E       [1]    __gyro2_driver__slaveAddress
0x2000008F       [1]    __gyro2_driver__tmp_ctrl_reg1
0x20000090       [4]    __gyro2_driver_fp_i2cWrite
0x20000094       [4]    __gyro2_driver_fp_i2cRead
0x20000098       [4]    __gyro2_driver_hal_gpio_csSet
0x2000009C       [4]    __gyro2_driver_fp_i2cStart
0x200000A0       [4]    __gyro2_driver_hal_gpio_rstSet
0x200000A4       [4]    __gyro2_driver_hal_gpio_intGet
0x200000A8       [4]    __gyro2_driver_hal_gpio_anSet
0x200000AC       [4]    __gyro2_driver_hal_gpio_pwmSet
0x200000B0       [4]    __gyro2_driver_fp_spiRead
0x200000B4       [4]    ___System_CLOCK_IN_KHZ
0x200000B8       [4]    _I2Cx_Timeout_Ptr
0x200000BC       [4]    _I2C1_Timeout_Ptr
0x200000C0       [4]    _I2C2_Timeout_Ptr
0x200000C4       [4]    _I2C_Start_Ptr
0x200000C8       [4]    _I2C_Read_Ptr
0x200000CC       [4]    _I2C_Write_Ptr
0x200000D0       [4]    _UART_Wr_Ptr
0x200000D4       [4]    _UART_Rd_Ptr
0x200000D8       [4]    _UART_Rdy_Ptr
0x200000DC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2D4C     [108]    __GPIO_MODULE_USART2_PD56
0x2DB8     [108]    __GPIO_MODULE_I2C1_PB67
0x2E24     [108]    __GPIO_MODULE_USART1_PA9_10
0x2E90     [108]    __GPIO_MODULE_USART3_PD89
0x2EFC       [1]    ?ICS_GYRO2_ADDR1
0x2EFD      [27]    ?ICS?lstr1_Click_Gyro2_STM
0x2F18      [21]    ?ICS?lstr2_Click_Gyro2_STM
0x2F2D       [1]    ?ICS_GYRO2_RT_CFG_ZTEFE
0x2F2E       [1]    ?ICS_GYRO2_RT_CFG_YTEFE
0x2F2F       [1]    ?ICS_GYRO2_RT_CFG_XTEFE
0x2F30       [1]    ?ICS_GYRO2_Active
0x2F31       [1]    ?ICS_GYRO2_DR_100Hz
0x2F32       [1]    ?ICS_GYRO2_INT_CFG_FIFO_INT1
0x2F33       [1]    ?ICS_GYRO2_INT_EN_FIFO
0x2F34       [1]    ?ICS_GYRO2_INT_EN_DRDY
0x2F35       [1]    ?ICS_GYRO2_IPOL_ACTIVE_HI
0x2F36       [1]    ?ICS_GYRO2_LO_PASS_MOD2
0x2F37       [1]    ?ICS_GYRO2_HI_PASS_OFF
0x2F38       [1]    ?ICS_GYRO2_SCALE_3
0x2F39       [6]    ?ICS?lstr3_Click_Gyro2_STM
0x2F3F       [4]    ?ICS?lstr4_Click_Gyro2_STM
0x2F43       [4]    ?ICS?lstr5_Click_Gyro2_STM
0x2F47       [4]    ?ICS?lstr6_Click_Gyro2_STM
0x2F4B       [4]    ?ICS?lstr7_Click_Gyro2_STM
0x2F4F       [1]    ?ICS_GYRO2_CTRL_REG0
0x2F50       [1]    ?ICS_GYRO2_CTRL_REG2
0x2F51       [1]    ?ICS_GYRO2_RT_CFG
0x2F52       [1]    ?ICS__gyro2_driver_GYRO2_SPI_PROTO
0x2F53       [1]    ?ICS__gyro2_driver_GYRO2_I2C_PROTO
0x2F54       [1]    ?ICS_GYRO2_CTRL_REG1
0x2F55       [1]    ?ICS_GYRO2_RT_THS
0x2F56       [1]    ?ICS_GYRO2_OUT_X_MSB
0x2F57       [1]    ?ICS_GYRO2_WHO_AM_I
0x2F58       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x2F5C       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x2F60       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x2F64      [96]    __MIKROBUS1_GPIO
0x2FC4      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2FD4      [12]    __MIKROBUS1_I2C
0x2FE0       [4]    __Lib_System_105_107_ADCPrescTable
0x2FE4       [4]    __GYRO2_I2C_CFG
