# 5-stage-pipelined-IEEE-single-precision-floating-point-adder
The project involves design of a 5-stage pipelined IEEE single-precision floating-point adder
