$date
	Thu Apr 13 09:58:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DLATCHSR $end
$var wire 1 ! Q $end
$var reg 1 " CLR $end
$var reg 1 # D $end
$var reg 1 $ EN $end
$var reg 1 % SET $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
x#
x"
x!
$end
#100
1$
#200
0$
#300
1$
#400
0"
0%
0#
0$
#450
0!
1"
#500
1$
#600
0$
#700
1$
#800
0$
#850
1#
#900
1!
0"
1$
#950
0!
1"
#1000
0$
#1100
1$
#1200
0$
#1300
1$
#1350
1!
0"
1%
0#
#1400
0!
1"
0$
#1500
1$
#1600
0$
#1700
1$
#1800
1#
0$
#1850
1!
0"
#1900
0!
1"
1$
#2000
0$
#2100
1$
#2200
0$
#2300
1$
