DSCH3
VERSION 10-07-2024 19:24:32
BB(-25,5,79,55)
SYM  #inv
BB(20,35,55,55)
TITLE 35 45  #inv_1
MODEL 101
PROP                                                                                                                                   
REC(-25,25,0,0, )
VIS 0
PIN(20,45,0.000,0.000)in
PIN(55,45,0.030,0.070)out
LIG(20,45,30,45)
LIG(30,35,30,55)
LIG(30,35,45,45)
LIG(30,55,45,45)
LIG(47,45,47,45)
LIG(49,45,55,45)
VLG  not not1(out,in);
FSYM
SYM  #light
BB(73,5,79,19)
TITLE 75 19  #light2
MODEL 49
PROP                                                                                                                                   
REC(74,6,4,4,r)
VIS 1
PIN(75,20,0.000,0.000)out2
LIG(78,11,78,6)
LIG(78,6,77,5)
LIG(74,6,74,11)
LIG(77,16,77,13)
LIG(76,16,79,16)
LIG(76,18,78,16)
LIG(77,18,79,16)
LIG(73,13,79,13)
LIG(75,13,75,20)
LIG(73,11,73,13)
LIG(79,11,73,11)
LIG(79,13,79,11)
LIG(75,5,74,6)
LIG(77,5,75,5)
FSYM
SYM  #light
BB(73,30,79,44)
TITLE 75 44  #light2
MODEL 49
PROP                                                                                                                                   
REC(74,31,4,4,r)
VIS 1
PIN(75,45,0.000,0.000)out2
LIG(78,36,78,31)
LIG(78,31,77,30)
LIG(74,31,74,36)
LIG(77,41,77,38)
LIG(76,41,79,41)
LIG(76,43,78,41)
LIG(77,43,79,41)
LIG(73,38,79,38)
LIG(75,38,75,45)
LIG(73,36,73,38)
LIG(79,36,73,36)
LIG(79,38,79,36)
LIG(75,30,74,31)
LIG(77,30,75,30)
FSYM
SYM  #button
BB(-24,16,-15,24)
TITLE -20 20  #button1
MODEL 59
PROP                                                                                                                                   
REC(-23,17,6,6,r)
VIS 1
PIN(-15,20,0.000,0.000)in1
LIG(-16,20,-15,20)
LIG(-24,24,-24,16)
LIG(-16,24,-24,24)
LIG(-16,16,-16,24)
LIG(-24,16,-16,16)
LIG(-23,23,-23,17)
LIG(-17,23,-23,23)
LIG(-17,17,-17,23)
LIG(-23,17,-17,17)
FSYM
SYM  #inv
BB(20,10,55,30)
TITLE 35 20  #inv_2
MODEL 101
PROP                                                                                                                                   
REC(-25,0,0,0, )
VIS 0
PIN(20,20,0.000,0.000)in
PIN(55,20,0.030,0.070)out
LIG(20,20,30,20)
LIG(30,10,30,30)
LIG(30,10,45,20)
LIG(30,30,45,20)
LIG(47,20,47,20)
LIG(49,20,55,20)
VLG  not not1(out,in);
FSYM
SYM  #clock
BB(-25,42,-10,48)
TITLE -20 45  #clock1
MODEL 69
PROP   1000.000 1000.000                                                                                                                               
REC(-23,43,6,4,r)
VIS 1
PIN(-10,45,1.500,0.070)clk1
LIG(-15,45,-10,45)
LIG(-20,43,-22,43)
LIG(-16,43,-18,43)
LIG(-15,42,-15,48)
LIG(-25,48,-25,42)
LIG(-20,47,-20,43)
LIG(-18,43,-18,47)
LIG(-18,47,-20,47)
LIG(-22,47,-24,47)
LIG(-22,43,-22,47)
LIG(-15,48,-25,48)
LIG(-15,42,-25,42)
FSYM
LIG(-15,20,20,20)
LIG(55,20,75,20)
LIG(55,45,75,45)
LIG(-10,45,20,45)
FFIG C:\Users\vlsi\Desktop\CMOS\DSCH\inverter.sch
