{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606225148656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606225148656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 21:39:08 2020 " "Processing started: Tue Nov 24 21:39:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606225148656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606225148656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Key_Cnt -c Key_Cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Key_Cnt -c Key_Cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606225148656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606225148851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/ctr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/ctr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_tb " "Found entity 1: ctr_tb" {  } { { "testbench/ctr_tb.v" "" { Text "D:/Altera/Documents/Key_Cnt/prj/testbench/ctr_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Key_Cnt Key_Cnt.v(10) " "Verilog Module Declaration warning at Key_Cnt.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Key_Cnt\"" {  } { { "../rtl/Key_Cnt.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/Key_Cnt.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/key_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/key_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Cnt " "Found entity 1: Key_Cnt" {  } { { "../rtl/Key_Cnt.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/Key_Cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/uart_byte_tx.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/uart_byte_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/key_time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/key_time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_time_cnt " "Found entity 1: key_time_cnt" {  } { { "../rtl/key_time_cnt.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_time_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../rtl/ctrl.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/documents/key_cnt/rtl/ctrl_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/documents/key_cnt/rtl/ctrl_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_uart " "Found entity 1: ctrl_uart" {  } { { "../rtl/ctrl_uart.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/ctrl_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/key_time_cnt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/key_time_cnt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_time_cnt_tb " "Found entity 1: key_time_cnt_tb" {  } { { "testbench/key_time_cnt_tb.v" "" { Text "D:/Altera/Documents/Key_Cnt/prj/testbench/key_time_cnt_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_state1 Key_Cnt.v(31) " "Verilog HDL Implicit Net warning at Key_Cnt.v(31): created implicit net for \"key_state1\"" {  } { { "../rtl/Key_Cnt.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/Key_Cnt.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_state2 Key_Cnt.v(38) " "Verilog HDL Implicit Net warning at Key_Cnt.v(38): created implicit net for \"key_state2\"" {  } { { "../rtl/Key_Cnt.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/Key_Cnt.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606225155768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_time_cnt " "Elaborating entity \"key_time_cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606225155788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter1\"" {  } { { "../rtl/key_time_cnt.v" "key_filter1" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_time_cnt.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "../rtl/key_time_cnt.v" "counter1" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_time_cnt.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225155798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(30) " "Verilog HDL assignment warning at counter.v(30): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/counter.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606225155798 "|key_time_cnt|counter:counter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(36) " "Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/counter.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606225155798 "|key_time_cnt|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl1 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl1\"" {  } { { "../rtl/key_time_cnt.v" "ctrl1" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_time_cnt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225155818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_tx1 " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_tx1\"" {  } { { "../rtl/key_time_cnt.v" "uart_byte_tx1" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_time_cnt.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225155818 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_byte_tx.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/uart_byte_tx.v" 19 -1 0 } } { "../rtl/uart_byte_tx.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/uart_byte_tx.v" 58 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/Altera/Documents/Key_Cnt/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606225156154 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606225156154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606225156244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606225156723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606225156723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606225156780 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606225156780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606225156780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606225156780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606225156810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 21:39:16 2020 " "Processing ended: Tue Nov 24 21:39:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606225156810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606225156810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606225156810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606225156810 ""}
