// Seed: 3336645816
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  specify
    (id_7[1] => id_8) = 1;
    specparam id_9 = 1'b0;
  endspecify module_0();
endmodule
module module_2 (
    output wire id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri0 id_3,
    output wand id_4,
    output wor  id_5,
    output tri0 id_6
);
  assign id_2 = id_3;
  module_0();
endmodule
