#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 15 21:41:59 2017
# Process ID: 28048
# Current directory: C:/Users/l/Desktop/6463ADVHDes/code/project_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24776 C:\Users\l\Desktop\6463ADVHDes\code\project_12\project_12.xpr
# Log file: C:/Users/l/Desktop/6463ADVHDes/code/project_12/vivado.log
# Journal file: C:/Users/l/Desktop/6463ADVHDes/code/project_12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 795.621 ; gain = 50.516
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/tb_processor_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip -L xpm --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 15 21:46:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 15 21:46:18 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 827.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 827.977 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
ERROR: Index -287595231 out of bound 0 to 31
Time: 200220 ns  Iteration: 6  Process: /tb_processor/DUT/datamemo/line__89
  File: C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd

HDL Line: C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd:90
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 877.918 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip -L xpm --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.918 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 877.918 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:25]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1181.594 ; gain = 303.676
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v"
write_verilog: Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1316.980 ; gain = 132.469
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.242 ; gain = 322.262
INFO: [SIM-utils-36] Netlist generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD1
INFO: [VRFC 10-311] analyzing module RAM64M_HD10
INFO: [VRFC 10-311] analyzing module RAM64M_HD11
INFO: [VRFC 10-311] analyzing module RAM64M_HD12
INFO: [VRFC 10-311] analyzing module RAM64M_HD13
INFO: [VRFC 10-311] analyzing module RAM64M_HD14
INFO: [VRFC 10-311] analyzing module RAM64M_HD15
INFO: [VRFC 10-311] analyzing module RAM64M_HD16
INFO: [VRFC 10-311] analyzing module RAM64M_HD17
INFO: [VRFC 10-311] analyzing module RAM64M_HD2
INFO: [VRFC 10-311] analyzing module RAM64M_HD20
INFO: [VRFC 10-311] analyzing module RAM64M_HD21
INFO: [VRFC 10-311] analyzing module RAM64M_HD22
INFO: [VRFC 10-311] analyzing module RAM64M_HD23
INFO: [VRFC 10-311] analyzing module RAM64M_HD24
INFO: [VRFC 10-311] analyzing module RAM64M_HD25
INFO: [VRFC 10-311] analyzing module RAM64M_HD26
INFO: [VRFC 10-311] analyzing module RAM64M_HD27
INFO: [VRFC 10-311] analyzing module RAM64M_HD28
INFO: [VRFC 10-311] analyzing module RAM64M_HD29
INFO: [VRFC 10-311] analyzing module RAM64M_HD3
INFO: [VRFC 10-311] analyzing module RAM64M_HD32
INFO: [VRFC 10-311] analyzing module RAM64M_HD33
INFO: [VRFC 10-311] analyzing module RAM64M_HD34
INFO: [VRFC 10-311] analyzing module RAM64M_HD35
INFO: [VRFC 10-311] analyzing module RAM64M_HD36
INFO: [VRFC 10-311] analyzing module RAM64M_HD37
INFO: [VRFC 10-311] analyzing module RAM64M_HD38
INFO: [VRFC 10-311] analyzing module RAM64M_HD39
INFO: [VRFC 10-311] analyzing module RAM64M_HD4
INFO: [VRFC 10-311] analyzing module RAM64M_HD40
INFO: [VRFC 10-311] analyzing module RAM64M_HD41
INFO: [VRFC 10-311] analyzing module RAM64M_HD44
INFO: [VRFC 10-311] analyzing module RAM64M_HD45
INFO: [VRFC 10-311] analyzing module RAM64M_HD46
INFO: [VRFC 10-311] analyzing module RAM64M_HD47
INFO: [VRFC 10-311] analyzing module RAM64M_HD48
INFO: [VRFC 10-311] analyzing module RAM64M_HD49
INFO: [VRFC 10-311] analyzing module RAM64M_HD5
INFO: [VRFC 10-311] analyzing module RAM64M_HD50
INFO: [VRFC 10-311] analyzing module RAM64M_HD51
INFO: [VRFC 10-311] analyzing module RAM64M_HD52
INFO: [VRFC 10-311] analyzing module RAM64M_HD53
INFO: [VRFC 10-311] analyzing module RAM64M_HD56
INFO: [VRFC 10-311] analyzing module RAM64M_HD57
INFO: [VRFC 10-311] analyzing module RAM64M_HD58
INFO: [VRFC 10-311] analyzing module RAM64M_HD6
INFO: [VRFC 10-311] analyzing module RAM64M_HD8
INFO: [VRFC 10-311] analyzing module RAM64M_HD9
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD54
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD55
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD7
INFO: [VRFC 10-311] analyzing module DataMemoryModule
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCMUX
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux__parameterized1
INFO: [VRFC 10-311] analyzing module mux__parameterized1_0
INFO: [VRFC 10-311] analyzing module rc5_segmentdriver
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module topdesign
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1640.816 ; gain = 1.574
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L work -L simprims_ver -L secureip --snapshot tb_processor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 work.tb_processor work.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit work.glbl in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1640.816 ; gain = 762.898
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.runs/synth_2

launch_runs synth_2 -jobs 2
[Fri Dec 15 22:14:53 2017] Launched synth_2...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.runs/synth_2/runme.log
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project project_17 C:/Users/l/Desktop/6463ADVHDes/code/project_17 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.617 ; gain = 0.000
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
current_project project_12
close_design
file mkdir C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new
current_project project_17
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
add_files -scan_for_includes {C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/segmentdecoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/rc5_segmentdriver.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_register.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/clock_divider.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/datamem.vhd}
export_ip_user_files -of_objects  [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd] -lib_map_path [list {modelsim=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/modelsim} {questa=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/questa} {riviera=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/riviera} {activehdl=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/activehdl}] -force -quiet
import_files {C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/segmentdecoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/rc5_segmentdriver.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_register.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/clock_divider.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/datamem.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/registerfile.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/top.vhd]
update_compile_order -fileset sources_1
current_project project_12
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/tb_processor_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip -L xpm --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 15 22:26:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 15 22:26:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1693.617 ; gain = 0.000
run 600 us
current_project project_17
set_property top tb_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/datamem.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/datamem.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/datamem.vhd]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd
import_files -norecurse C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd]
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/top.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/top.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/bd/design_1
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.ip_user_files/sim_scripts/design_1
remove_files  {C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_register.vhd}
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_register.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/registerfile.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/registerfile.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd
import_files -norecurse C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 22:35:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.runs/synth_1/runme.log
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 22:39:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 22:40:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.runs/synth_1/runme.log
close_project
open_project C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 22:46:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.runs/synth_1/runme.log
set_property used_in_synthesis false [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
set_property used_in_synthesis true [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/new/final_pkg.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/new/final_pkg.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/final_pkg.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/final_pkg.vhd
move_files -fileset sim_1 [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 22:53:33 2017] Launched synth_1...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.runs/synth_1/runme.log
current_project project_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1759.914 ; gain = 0.000
remove_files  -fileset sim_1 C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd]
update_compile_order -fileset sources_1
set_property top tb_processor [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.runs/synth_2

launch_runs synth_2 -jobs 2
[Fri Dec 15 22:59:11 2017] Launched synth_2...
Run output will be captured here: C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:25]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.430 ; gain = 71.516
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.430 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD102
INFO: [VRFC 10-311] analyzing module RAM64M_HD103
INFO: [VRFC 10-311] analyzing module RAM64M_HD104
INFO: [VRFC 10-311] analyzing module RAM64M_HD105
INFO: [VRFC 10-311] analyzing module RAM64M_HD106
INFO: [VRFC 10-311] analyzing module RAM64M_HD107
INFO: [VRFC 10-311] analyzing module RAM64M_HD108
INFO: [VRFC 10-311] analyzing module RAM64M_HD109
INFO: [VRFC 10-311] analyzing module RAM64M_HD110
INFO: [VRFC 10-311] analyzing module RAM64M_HD111
INFO: [VRFC 10-311] analyzing module RAM64M_HD114
INFO: [VRFC 10-311] analyzing module RAM64M_HD115
INFO: [VRFC 10-311] analyzing module RAM64M_HD116
INFO: [VRFC 10-311] analyzing module RAM64M_HD59
INFO: [VRFC 10-311] analyzing module RAM64M_HD60
INFO: [VRFC 10-311] analyzing module RAM64M_HD61
INFO: [VRFC 10-311] analyzing module RAM64M_HD62
INFO: [VRFC 10-311] analyzing module RAM64M_HD63
INFO: [VRFC 10-311] analyzing module RAM64M_HD64
INFO: [VRFC 10-311] analyzing module RAM64M_HD66
INFO: [VRFC 10-311] analyzing module RAM64M_HD67
INFO: [VRFC 10-311] analyzing module RAM64M_HD68
INFO: [VRFC 10-311] analyzing module RAM64M_HD69
INFO: [VRFC 10-311] analyzing module RAM64M_HD70
INFO: [VRFC 10-311] analyzing module RAM64M_HD71
INFO: [VRFC 10-311] analyzing module RAM64M_HD72
INFO: [VRFC 10-311] analyzing module RAM64M_HD73
INFO: [VRFC 10-311] analyzing module RAM64M_HD74
INFO: [VRFC 10-311] analyzing module RAM64M_HD75
INFO: [VRFC 10-311] analyzing module RAM64M_HD78
INFO: [VRFC 10-311] analyzing module RAM64M_HD79
INFO: [VRFC 10-311] analyzing module RAM64M_HD80
INFO: [VRFC 10-311] analyzing module RAM64M_HD81
INFO: [VRFC 10-311] analyzing module RAM64M_HD82
INFO: [VRFC 10-311] analyzing module RAM64M_HD83
INFO: [VRFC 10-311] analyzing module RAM64M_HD84
INFO: [VRFC 10-311] analyzing module RAM64M_HD85
INFO: [VRFC 10-311] analyzing module RAM64M_HD86
INFO: [VRFC 10-311] analyzing module RAM64M_HD87
INFO: [VRFC 10-311] analyzing module RAM64M_HD90
INFO: [VRFC 10-311] analyzing module RAM64M_HD91
INFO: [VRFC 10-311] analyzing module RAM64M_HD92
INFO: [VRFC 10-311] analyzing module RAM64M_HD93
INFO: [VRFC 10-311] analyzing module RAM64M_HD94
INFO: [VRFC 10-311] analyzing module RAM64M_HD95
INFO: [VRFC 10-311] analyzing module RAM64M_HD96
INFO: [VRFC 10-311] analyzing module RAM64M_HD97
INFO: [VRFC 10-311] analyzing module RAM64M_HD98
INFO: [VRFC 10-311] analyzing module RAM64M_HD99
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD100
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD101
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD112
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD113
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD65
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD76
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD77
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD88
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD89
INFO: [VRFC 10-311] analyzing module DataMemoryModule
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCMUX
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux__parameterized1
INFO: [VRFC 10-311] analyzing module mux__parameterized1_0
INFO: [VRFC 10-311] analyzing module rc5_segmentdriver
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module topdesign
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L work -L simprims_ver -L secureip --snapshot tb_processor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 work.tb_processor work.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit work.glbl in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1831.430 ; gain = 71.516
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project project_17
close_project
close_design
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1
move_files -fileset sim_1 [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:25]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.766 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.766 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD117
INFO: [VRFC 10-311] analyzing module RAM64M_HD118
INFO: [VRFC 10-311] analyzing module RAM64M_HD119
INFO: [VRFC 10-311] analyzing module RAM64M_HD120
INFO: [VRFC 10-311] analyzing module RAM64M_HD121
INFO: [VRFC 10-311] analyzing module RAM64M_HD122
INFO: [VRFC 10-311] analyzing module RAM64M_HD124
INFO: [VRFC 10-311] analyzing module RAM64M_HD125
INFO: [VRFC 10-311] analyzing module RAM64M_HD126
INFO: [VRFC 10-311] analyzing module RAM64M_HD127
INFO: [VRFC 10-311] analyzing module RAM64M_HD128
INFO: [VRFC 10-311] analyzing module RAM64M_HD129
INFO: [VRFC 10-311] analyzing module RAM64M_HD130
INFO: [VRFC 10-311] analyzing module RAM64M_HD131
INFO: [VRFC 10-311] analyzing module RAM64M_HD132
INFO: [VRFC 10-311] analyzing module RAM64M_HD133
INFO: [VRFC 10-311] analyzing module RAM64M_HD136
INFO: [VRFC 10-311] analyzing module RAM64M_HD137
INFO: [VRFC 10-311] analyzing module RAM64M_HD138
INFO: [VRFC 10-311] analyzing module RAM64M_HD139
INFO: [VRFC 10-311] analyzing module RAM64M_HD140
INFO: [VRFC 10-311] analyzing module RAM64M_HD141
INFO: [VRFC 10-311] analyzing module RAM64M_HD142
INFO: [VRFC 10-311] analyzing module RAM64M_HD143
INFO: [VRFC 10-311] analyzing module RAM64M_HD144
INFO: [VRFC 10-311] analyzing module RAM64M_HD145
INFO: [VRFC 10-311] analyzing module RAM64M_HD148
INFO: [VRFC 10-311] analyzing module RAM64M_HD149
INFO: [VRFC 10-311] analyzing module RAM64M_HD150
INFO: [VRFC 10-311] analyzing module RAM64M_HD151
INFO: [VRFC 10-311] analyzing module RAM64M_HD152
INFO: [VRFC 10-311] analyzing module RAM64M_HD153
INFO: [VRFC 10-311] analyzing module RAM64M_HD154
INFO: [VRFC 10-311] analyzing module RAM64M_HD155
INFO: [VRFC 10-311] analyzing module RAM64M_HD156
INFO: [VRFC 10-311] analyzing module RAM64M_HD157
INFO: [VRFC 10-311] analyzing module RAM64M_HD160
INFO: [VRFC 10-311] analyzing module RAM64M_HD161
INFO: [VRFC 10-311] analyzing module RAM64M_HD162
INFO: [VRFC 10-311] analyzing module RAM64M_HD163
INFO: [VRFC 10-311] analyzing module RAM64M_HD164
INFO: [VRFC 10-311] analyzing module RAM64M_HD165
INFO: [VRFC 10-311] analyzing module RAM64M_HD166
INFO: [VRFC 10-311] analyzing module RAM64M_HD167
INFO: [VRFC 10-311] analyzing module RAM64M_HD168
INFO: [VRFC 10-311] analyzing module RAM64M_HD169
INFO: [VRFC 10-311] analyzing module RAM64M_HD172
INFO: [VRFC 10-311] analyzing module RAM64M_HD173
INFO: [VRFC 10-311] analyzing module RAM64M_HD174
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD123
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD134
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD135
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD146
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD147
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD158
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD159
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD170
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD171
INFO: [VRFC 10-311] analyzing module DataMemoryModule
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCMUX
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux__parameterized1
INFO: [VRFC 10-311] analyzing module mux__parameterized1_0
INFO: [VRFC 10-311] analyzing module rc5_segmentdriver
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module topdesign
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L work -L simprims_ver -L secureip --snapshot tb_processor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 work.tb_processor work.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit work.glbl in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1841.766 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/tb_processor_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav/xsim.dir/tb_processor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 15 23:12:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 15 23:12:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1841.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.766 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
add_force {/tb_processor/reg[1]} -radix hex {ac13c0f7 228.77us} -cancel_after 399us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.766 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.766 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_processor_behav work.tb_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.final
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity work.registerfile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.IM [im_default]
Compiling architecture behavioral of entity work.DataMemoryModule [datamemorymodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.PCMUX [pcmux_default]
Compiling architecture behavioral of entity xil_defaultlib.signextend [signextend_default]
Compiling architecture behavioral of entity work.top [top_default]
Compiling architecture behavioral of entity work.tb_processor
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.766 ; gain = 0.000
run 600 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 23:42:05 2017...
