// Seed: 3946400247
module module_0 ();
  wand id_1 = 1;
  always @(posedge 1 - id_1) if ({1 != id_1{1}}) $display(1 + 1'b0, 1);
  assign id_1 = 1 - 1 && 1 == (id_1) && id_1;
  assign id_1 = id_1;
  wire id_2;
  assign id_2 = 1;
  wire id_3;
  assign id_2 = 1;
  wor id_4 = id_2;
endmodule
module module_1 (
    output wire  id_0,
    output wire  id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output wor   id_5,
    output logic id_6
);
  tri0 id_8;
  assign id_0 = id_2 && id_2;
  always @(posedge id_2 or 1) begin
    id_6 <= 1;
  end
  assign id_1 = id_8;
  assign id_8 = ~id_3;
  supply0 id_9 = id_4, id_10;
  module_0();
endmodule
