{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686890102863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686890102863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:35:02 2023 " "Processing started: Fri Jun 16 11:35:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686890102863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686890102863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686890102863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686890103315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rfc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RFC " "Found entity 1: RFC" {  } { { "RFC.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RFC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1b " "Found entity 1: reg_1b" {  } { { "reg_1b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_8b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16b " "Found entity 1: reg_16b" {  } { { "reg_16b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_16b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_16bit " "Found entity 1: mux8_16bit" {  } { { "mux8_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux8_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16bit " "Found entity 1: Mux4_16bit" {  } { { "Mux4_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux4_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RegFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_4bit " "Found entity 1: FA_4bit" {  } { { "FA_4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bu2_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bu2_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bu2_32 " "Found entity 1: bu2_32" {  } { { "Bu2_32.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Bu2_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_multipler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_multipler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_Multipler " "Found entity 1: 16bit_Multipler" {  } { { "16bit_Multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_32bit " "Found entity 1: Mux2_32bit" {  } { { "Mux2_32bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_16bit " "Found entity 1: Mux2_16bit" {  } { { "Mux2_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA16bit " "Found entity 1: FA16bit" {  } { { "FA16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2 " "Found entity 1: 2" {  } { { "2.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1 " "Found entity 1: 1" {  } { { "1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "5.bdf " "Can't analyze file -- file 5.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6 " "Found entity 1: 6" {  } { { "6.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8 " "Found entity 1: 8" {  } { { "8.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ShiftLeft16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lu_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LU_16bit " "Found entity 1: LU_16bit" {  } { { "LU_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nháp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nháp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nháp " "Found entity 1: nháp" {  } { { "nháp.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/nháp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main - copy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main - copy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main - Copy " "Found entity 1: main - Copy" {  } { { "main - Copy.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main - Copy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-bcd-l_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b-bcd-l_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-BCD-L_16 " "Found entity 1: B-BCD-L_16" {  } { { "B-BCD-L_16.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/B-BCD-L_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dabble " "Found entity 1: Dabble" {  } { { "Dabble.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Dabble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbdable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dbdable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbDable " "Found entity 1: dbDable" {  } { { "dbDable.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/dbDable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686890103487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686890103565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"7447:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 728 1464 1584 888 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst2 " "Elaborated megafunction instantiation \"7447:inst2\"" {  } { { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 728 1464 1584 888 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbDable dbDable:inst1 " "Elaborating entity \"dbDable\" for hierarchy \"dbDable:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 696 1152 1280 952 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "h3 " "Pin \"h3\" is missing source" {  } { { "dbDable.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/dbDable.bdf" { { 168 1760 1936 184 "h3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "h2 " "Pin \"h2\" is missing source" {  } { { "dbDable.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/dbDable.bdf" { { 200 1760 1936 216 "h2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dabble dbDable:inst1\|Dabble:inst3 " "Elaborating entity \"Dabble\" for hierarchy \"dbDable:inst1\|Dabble:inst3\"" {  } { { "dbDable.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/dbDable.bdf" { { 176 1240 1336 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_16bit Mux2_16bit:inst8 " "Elaborating entity \"Mux2_16bit\" for hierarchy \"Mux2_16bit:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 592 1936 2080 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_4bit.bdf 1 1 " "Using design file mux2_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_4bit " "Found entity 1: Mux2_4bit" {  } { { "mux2_4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4bit Mux2_16bit:inst8\|Mux2_4bit:inst " "Elaborating entity \"Mux2_4bit\" for hierarchy \"Mux2_16bit:inst8\|Mux2_4bit:inst\"" {  } { { "Mux2_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_16bit.bdf" { { 136 512 640 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1bit.bdf 1 1 " "Using design file mux2_1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1bit " "Found entity 1: Mux2_1bit" {  } { { "mux2_1bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1bit Mux2_16bit:inst8\|Mux2_4bit:inst\|Mux2_1bit:inst " "Elaborating entity \"Mux2_1bit\" for hierarchy \"Mux2_16bit:inst8\|Mux2_4bit:inst\|Mux2_1bit:inst\"" {  } { { "mux2_4bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_4bit.bdf" { { 192 624 720 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16b reg_16b:inst491 " "Elaborating entity \"reg_16b\" for hierarchy \"reg_16b:inst491\"" {  } { { "main.bdf" "inst491" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 496 1504 1640 592 "inst491" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b reg_16b:inst491\|reg_8b:inst " "Elaborating entity \"reg_8b\" for hierarchy \"reg_16b:inst491\|reg_8b:inst\"" {  } { { "reg_16b.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_16b.bdf" { { 472 912 1040 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1b reg_16b:inst491\|reg_8b:inst\|reg_1b:inst " "Elaborating entity \"reg_1b\" for hierarchy \"reg_16b:inst491\|reg_8b:inst\|reg_1b:inst\"" {  } { { "reg_8b.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_8b.bdf" { { 224 632 728 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.bdf 1 1 " "Using design file mux2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 reg_16b:inst491\|reg_8b:inst\|reg_1b:inst\|mux2_1:inst10 " "Elaborating entity \"mux2_1\" for hierarchy \"reg_16b:inst491\|reg_8b:inst\|reg_1b:inst\|mux2_1:inst10\"" {  } { { "reg_1b.bdf" "inst10" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_1b.bdf" { { 264 720 816 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst101 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst101\"" {  } { { "main.bdf" "inst101" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 368 400 576 528 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16bit ALU_16bit:inst210 " "Elaborating entity \"ALU_16bit\" for hierarchy \"ALU_16bit:inst210\"" {  } { { "main.bdf" "inst210" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 360 1184 1328 488 "inst210" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "au_16bit.bdf 1 1 " "Using design file au_16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AU_16bit " "Found entity 1: AU_16bit" {  } { { "au_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU_16bit ALU_16bit:inst210\|AU_16bit:inst " "Elaborating entity \"AU_16bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\"" {  } { { "ALU_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { { 152 624 768 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_16bit ALU_16bit:inst210\|AU_16bit:inst\|Mux4_16bit:inst4 " "Elaborating entity \"Mux4_16bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|Mux4_16bit:inst4\"" {  } { { "au_16bit.bdf" "inst4" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 280 792 936 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA16bit ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst " "Elaborating entity \"FA16bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst\"" {  } { { "au_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 184 536 680 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa4bit.bdf 1 1 " "Using design file fa4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA4bit " "Found entity 1: FA4bit" {  } { { "fa4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fa4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4bit ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5 " "Elaborating entity \"FA4bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\"" {  } { { "FA16bit.bdf" "inst5" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA16bit.bdf" { { 184 1096 1224 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103971 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3.bdf 1 1 " "Using design file lab3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "lab3.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890103987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890103987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3 ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\|Lab3:inst3 " "Elaborating entity \"Lab3\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\|Lab3:inst3\"" {  } { { "fa4bit.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fa4bit.bdf" { { 216 1104 1200 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890103987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fadder1.bdf 1 1 " "Using design file fadder1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAdder1 " "Found entity 1: FAdder1" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAdder1 ALU_16bit:inst210\|AU_16bit:inst\|FAdder1:inst1 " "Elaborating entity \"FAdder1\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|FAdder1:inst1\"" {  } { { "au_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 288 536 680 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104034 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst9 " "Block or symbol \"GND\" of instance \"inst9\" overlaps another block or symbol" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { { 336 368 400 368 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686890104034 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst14 " "Block or symbol \"GND\" of instance \"inst14\" overlaps another block or symbol" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { { 384 376 408 416 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686890104034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub16bit.bdf 1 1 " "Using design file sub16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub16bit " "Found entity 1: Sub16bit" {  } { { "sub16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16bit ALU_16bit:inst210\|AU_16bit:inst\|Sub16bit:inst2 " "Elaborating entity \"Sub16bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|Sub16bit:inst2\"" {  } { { "au_16bit.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 392 536 680 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "sub16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { { 168 856 904 200 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686890104096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bu2.bdf 1 1 " "Using design file bu2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bu2 " "Found entity 1: Bu2" {  } { { "bu2.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/bu2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bu2 ALU_16bit:inst210\|AU_16bit:inst\|Sub16bit:inst2\|Bu2:inst1 " "Elaborating entity \"Bu2\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|Sub16bit:inst2\|Bu2:inst1\"" {  } { { "sub16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { { 152 520 672 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_Multipler ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5 " "Elaborating entity \"16bit_Multipler\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\"" {  } { { "au_16bit.bdf" "inst5" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 496 536 680 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_32bit ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|Mux2_32bit:inst23 " "Elaborating entity \"Mux2_32bit\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|Mux2_32bit:inst23\"" {  } { { "16bit_Multipler.bdf" "inst23" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 392 1480 1624 488 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "32bit_fa.bdf 1 1 " "Using design file 32bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 32bit_FA " "Found entity 1: 32bit_FA" {  } { { "32bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/32bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bit_FA ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6 " "Elaborating entity \"32bit_FA\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\"" {  } { { "16bit_Multipler.bdf" "inst6" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 376 1088 1232 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16bit_fa.bdf 1 1 " "Using design file 16bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_FA " "Found entity 1: 16bit_FA" {  } { { "16bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_FA ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1 " "Elaborating entity \"16bit_FA\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\"" {  } { { "32bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/32bit_fa.bdf" { { 256 464 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_fa.bdf 1 1 " "Using design file 8bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_FA " "Found entity 1: 8bit_FA" {  } { { "8bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_FA ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1 " "Elaborating entity \"8bit_FA\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\"" {  } { { "16bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_fa.bdf" { { 328 752 880 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_fa.bdf 1 1 " "Using design file 4bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_FA " "Found entity 1: 4bit_FA" {  } { { "4bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_FA ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1 " "Elaborating entity \"4bit_FA\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\"" {  } { { "8bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_fa.bdf" { { 200 656 784 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\|FA:inst3\"" {  } { { "4bit_fa.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_fa.bdf" { { 240 936 1032 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_multipler.bdf 1 1 " "Using design file 8bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_Multipler " "Found entity 1: 8bit_Multipler" {  } { { "8bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_Multipler ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst " "Elaborating entity \"8bit_Multipler\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\"" {  } { { "16bit_Multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 152 424 560 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_multipler.bdf 1 1 " "Using design file 4bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Multipler " "Found entity 1: 4bit_Multipler" {  } { { "4bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Multipler ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst " "Elaborating entity \"4bit_Multipler\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\"" {  } { { "8bit_multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_multipler.bdf" { { -32 472 600 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bit_multipler.bdf 1 1 " "Using design file 2bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_Multipler " "Found entity 1: 2bit_Multipler" {  } { { "2bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/2bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890104932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890104932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bit_Multipler ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\|2bit_Multipler:inst " "Elaborating entity \"2bit_Multipler\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\|2bit_Multipler:inst\"" {  } { { "4bit_multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_multipler.bdf" { { 112 448 544 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890104932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bu2_32 ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|bu2_32:inst22 " "Elaborating entity \"bu2_32\" for hierarchy \"ALU_16bit:inst210\|AU_16bit:inst\|16bit_Multipler:inst5\|bu2_32:inst22\"" {  } { { "16bit_Multipler.bdf" "inst22" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 424 1304 1456 520 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU_16bit ALU_16bit:inst210\|LU_16bit:inst1 " "Elaborating entity \"LU_16bit\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\"" {  } { { "ALU_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { { 264 624 768 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and16bit.bdf 1 1 " "Using design file and16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Found entity 1: AND16BIT" {  } { { "and16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890107643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890107643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst " "Elaborating entity \"AND16BIT\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst\"" {  } { { "LU_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 240 696 856 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and4bit.bdf 1 1 " "Using design file and4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AND4BIT " "Found entity 1: AND4BIT" {  } { { "and4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890107659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890107659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4BIT ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst " "Elaborating entity \"AND4BIT\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\"" {  } { { "and16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and16bit.bdf" { { 280 616 760 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and1bit.bdf 1 1 " "Using design file and1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 And1bit " "Found entity 1: And1bit" {  } { { "and1bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890107659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890107659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And1bit ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\|And1bit:inst " "Elaborating entity \"And1bit\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\|And1bit:inst\"" {  } { { "and4bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and4bit.bdf" { { 136 544 640 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or16bit.bdf 1 1 " "Using design file or16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OR16bit " "Found entity 1: OR16bit" {  } { { "or16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/or16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890107721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890107721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16bit ALU_16bit:inst210\|LU_16bit:inst1\|OR16bit:inst1 " "Elaborating entity \"OR16bit\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|OR16bit:inst1\"" {  } { { "LU_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 344 688 840 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nand_16bit.bdf 1 1 " "Using design file nand_16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_16bit " "Found entity 1: NAND_16bit" {  } { { "nand_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/nand_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686890107737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686890107737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_16bit ALU_16bit:inst210\|LU_16bit:inst1\|OR16bit:inst1\|NAND_16bit:inst2 " "Elaborating entity \"NAND_16bit\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|OR16bit:inst1\|NAND_16bit:inst2\"" {  } { { "or16bit.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/or16bit.bdf" { { 256 704 872 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ALU_16bit:inst210\|LU_16bit:inst1\|ShiftLeft16:inst3 " "Elaborating entity \"ShiftLeft16\" for hierarchy \"ALU_16bit:inst210\|LU_16bit:inst1\|ShiftLeft16:inst3\"" {  } { { "LU_16bit.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 584 696 832 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890107924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:inst " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:inst\"" {  } { { "main.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 360 712 976 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890108002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_16bit RegFile:inst\|mux8_16bit:inst10 " "Elaborating entity \"mux8_16bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\"" {  } { { "RegFile.bdf" "inst10" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RegFile.bdf" { { 520 1424 1568 712 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686890108002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hOB GND " "Pin \"hOB\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 760 1584 1760 776 "hOB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686890113814 "|main|hOB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686890113814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686890118241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686890118241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "473 " "Implemented 473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686890118491 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686890118491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686890118491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686890118491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686890118554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:35:18 2023 " "Processing ended: Fri Jun 16 11:35:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686890118554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686890118554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686890118554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686890118554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686890120866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686890120866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:35:19 2023 " "Processing started: Fri Jun 16 11:35:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686890120866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686890120866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686890120866 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686890121131 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1686890121131 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1686890121131 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1686890121709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686890121772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686890121944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686890121944 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686890123213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686890123260 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686890125690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686890125690 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686890125690 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 3173 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686890125862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 3174 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686890125862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 3175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686890125862 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686890125862 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 55 " "No exact pin location assignment(s) for 16 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[15\] " "Pin Output\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[15] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[14\] " "Pin Output\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[14] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[13\] " "Pin Output\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[13] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[12\] " "Pin Output\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[12] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[11\] " "Pin Output\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[11] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[10\] " "Pin Output\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[10] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[9\] " "Pin Output\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[9] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[8\] " "Pin Output\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[8] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[7\] " "Pin Output\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[7] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[6\] " "Pin Output\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[6] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[5\] " "Pin Output\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[5] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[4\] " "Pin Output\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[4] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[3\] " "Pin Output\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[3] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[2\] " "Pin Output\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[2] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[1\] " "Pin Output\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[1] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[0\] " "Pin Output\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Output[0] } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 520 1768 1944 536 "Output" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686890127098 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686890127098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686890127946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686890127946 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686890127962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node CLK (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686890128009 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 552 136 304 568 "CLK" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 0 { 0 ""} 0 2470 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686890128009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686890128228 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686890128228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686890128228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686890128228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686890128228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686890128243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686890128243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686890128243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686890128275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686890128275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686890128275 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686890128275 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686890128275 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686890128275 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 59 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 17 42 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 46 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686890128275 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686890128275 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686890128275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686890128306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686890132442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686890133223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686890133285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686890142708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686890142708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686890143423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686890150159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686890150159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686890155263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686890155286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686890155286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.94 " "Total time spent on timing analysis during the Fitter is 1.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686890155460 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686890155491 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOA 0 " "Pin \"hOA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOB 0 " "Pin \"hOB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOC 0 " "Pin \"hOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOD 0 " "Pin \"hOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOE 0 " "Pin \"hOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOF 0 " "Pin \"hOF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hOG 0 " "Pin \"hOG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOA 0 " "Pin \"tOA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOB 0 " "Pin \"tOB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOC 0 " "Pin \"tOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOD 0 " "Pin \"tOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOE 0 " "Pin \"tOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOF 0 " "Pin \"tOF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tOG 0 " "Pin \"tOG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOA 0 " "Pin \"oOA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOB 0 " "Pin \"oOB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOC 0 " "Pin \"oOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOD 0 " "Pin \"oOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOE 0 " "Pin \"oOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOF 0 " "Pin \"oOF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOG 0 " "Pin \"oOG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign 0 " "Pin \"Sign\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[15\] 0 " "Pin \"Output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[14\] 0 " "Pin \"Output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[13\] 0 " "Pin \"Output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[12\] 0 " "Pin \"Output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[11\] 0 " "Pin \"Output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[10\] 0 " "Pin \"Output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[9\] 0 " "Pin \"Output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[8\] 0 " "Pin \"Output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[7\] 0 " "Pin \"Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[6\] 0 " "Pin \"Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[5\] 0 " "Pin \"Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[4\] 0 " "Pin \"Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[3\] 0 " "Pin \"Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[2\] 0 " "Pin \"Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[1\] 0 " "Pin \"Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[0\] 0 " "Pin \"Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686890155538 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1686890155538 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686890156739 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686890156880 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686890158062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686890160473 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686890161313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/output_files/main.fit.smsg " "Generated suppressed messages file E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686890162437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686890164558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:36:04 2023 " "Processing ended: Fri Jun 16 11:36:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686890164558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686890164558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686890164558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686890164558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686890168268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686890168268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:36:07 2023 " "Processing started: Fri Jun 16 11:36:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686890168268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686890168268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686890168284 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686890174678 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686890175048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686890178130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:36:18 2023 " "Processing ended: Fri Jun 16 11:36:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686890178130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686890178130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686890178130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686890178130 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686890179145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686890181859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686890181859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:36:19 2023 " "Processing started: Fri Jun 16 11:36:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686890181859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686890181859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686890181859 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686890182307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686890182979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686890183151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686890183151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1686890183735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1686890183751 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183751 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183751 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686890183782 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1686890183845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686890183918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.718 " "Worst-case setup slack is -7.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.718      -646.058 CLK  " "   -7.718      -646.058 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890183934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890183965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890183965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686890183981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686890184028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -101.222 CLK  " "   -1.222      -101.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890184043 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1686890184465 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1686890184481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686890184622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.825 " "Worst-case setup slack is -2.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825      -228.475 CLK  " "   -2.825      -228.475 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890184637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890184668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686890184700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686890184747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -101.222 CLK  " "   -1.222      -101.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686890184762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686890184762 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1686890185082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686890185207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686890185222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686890185629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:36:25 2023 " "Processing ended: Fri Jun 16 11:36:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686890185629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686890185629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686890185629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686890185629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686890188561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686890188561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:36:27 2023 " "Processing started: Fri Jun 16 11:36:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686890188561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686890188561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686890188561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/simulation/modelsim/ simulation " "Generated file main.vo in folder \"E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686890190506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686890190818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:36:30 2023 " "Processing ended: Fri Jun 16 11:36:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686890190818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686890190818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686890190818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686890190818 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686890191865 ""}
