

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 14:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_FeedForward
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.609 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  16777233|  16777233|  55.868 ms|  55.868 ms|  16777233|  16777233|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop4_loop5_loop6  |  16777231|  16777231|        17|          1|          1|  16777216|       yes|
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      390|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      192|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      622|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      192|     5|     1083|      929|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       14|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v17_U  |node2_v17_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |v18_U  |node5_v52_RAM_AUTO_1R1W  |       64|  0|   0|    0|  32768|   32|     1|      1048576|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |      192|  0|   0|    0|  98304|   64|     2|      3145728|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_201_p2                |         +|   0|  0|  32|          25|           1|
    |add_ln59_fu_210_p2                  |         +|   0|  0|  17|          10|           1|
    |add_ln60_1_fu_240_p2                |         +|   0|  0|  24|          17|           1|
    |add_ln60_fu_299_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln61_fu_342_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln71_fu_394_p2                  |         +|   0|  0|  22|          15|          15|
    |add_ln77_fu_383_p2                  |         +|   0|  0|  23|          16|          16|
    |and_ln59_fu_293_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_317                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_336                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_234_p2                     |      icmp|   0|  0|  17|          10|           1|
    |cmp28_fu_330_p2                     |      icmp|   0|  0|  16|           9|           1|
    |cmp43_fu_372_p2                     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_fu_195_p2                 |      icmp|   0|  0|  33|          25|          26|
    |icmp_ln60_fu_216_p2                 |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln61_fu_287_p2                 |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln64_fu_336_p2                 |      icmp|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_305_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln59_1_fu_222_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln59_fu_275_p3               |    select|   0|  0|   9|           1|           1|
    |select_ln60_1_fu_318_p3             |    select|   0|  0|   9|           1|           9|
    |select_ln60_2_fu_246_p3             |    select|   0|  0|  17|           1|           1|
    |select_ln60_fu_310_p3               |    select|   0|  0|   8|           1|           1|
    |v27_fu_422_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_282_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 390|         201|         127|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   25|         50|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   17|         34|
    |ap_sig_allocacmp_v20_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_v21_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_v22_load               |   9|          2|    8|         16|
    |indvar_flatten13_fu_90                  |   9|          2|   25|         50|
    |indvar_flatten_fu_82                    |   9|          2|   17|         34|
    |v20_fu_86                               |   9|          2|   10|         20|
    |v21_fu_78                               |   9|          2|    9|         18|
    |v22_fu_74                               |   9|          2|    8|         16|
    |v82_blk_n                               |   9|          2|    1|          2|
    |v83_blk_n                               |   9|          2|    1|          2|
    |v84_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  143|        286|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp16_reg_490                      |   1|   0|    1|          0|
    |cmp16_reg_490_pp0_iter1_reg        |   1|   0|    1|          0|
    |cmp28_reg_506                      |   1|   0|    1|          0|
    |cmp43_reg_520                      |   1|   0|    1|          0|
    |empty_fu_94                        |  32|   0|   32|          0|
    |icmp_ln60_reg_478                  |   1|   0|    1|          0|
    |icmp_ln64_reg_511                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_90             |  25|   0|   25|          0|
    |indvar_flatten_fu_82               |  17|   0|   17|          0|
    |select_ln60_reg_494                |   8|   0|    8|          0|
    |trunc_ln60_reg_485                 |   9|   0|    9|          0|
    |trunc_ln60_reg_485_pp0_iter1_reg   |   9|   0|    9|          0|
    |trunc_ln77_reg_500                 |   8|   0|    8|          0|
    |v17_addr_reg_524                   |  16|   0|   16|          0|
    |v18_addr_reg_530                   |  15|   0|   15|          0|
    |v20_fu_86                          |  10|   0|   10|          0|
    |v21_fu_78                          |   9|   0|    9|          0|
    |v22_fu_74                          |   8|   0|    8|          0|
    |v26_reg_535                        |  32|   0|   32|          0|
    |v27_reg_545                        |  32|   0|   32|          0|
    |v28_reg_550                        |  32|   0|   32|          0|
    |v29_reg_555                        |  32|   0|   32|          0|
    |v83_read_reg_515                   |  32|   0|   32|          0|
    |cmp28_reg_506                      |  64|  32|    1|          0|
    |cmp43_reg_520                      |  64|  32|    1|          0|
    |icmp_ln64_reg_511                  |  64|  32|    1|          0|
    |v17_addr_reg_524                   |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 622| 128|  385|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v83_dout            |   in|   32|     ap_fifo|           v83|       pointer|
|v83_num_data_valid  |   in|   16|     ap_fifo|           v83|       pointer|
|v83_fifo_cap        |   in|   16|     ap_fifo|           v83|       pointer|
|v83_empty_n         |   in|    1|     ap_fifo|           v83|       pointer|
|v83_read            |  out|    1|     ap_fifo|           v83|       pointer|
|v84_dout            |   in|   32|     ap_fifo|           v84|       pointer|
|v84_num_data_valid  |   in|   18|     ap_fifo|           v84|       pointer|
|v84_fifo_cap        |   in|   18|     ap_fifo|           v84|       pointer|
|v84_empty_n         |   in|    1|     ap_fifo|           v84|       pointer|
|v84_read            |  out|    1|     ap_fifo|           v84|       pointer|
|v82_din             |  out|   32|     ap_fifo|           v82|       pointer|
|v82_num_data_valid  |   in|   17|     ap_fifo|           v82|       pointer|
|v82_fifo_cap        |   in|   17|     ap_fifo|           v82|       pointer|
|v82_full_n          |   in|    1|     ap_fifo|           v82|       pointer|
|v82_write           |  out|    1|     ap_fifo|           v82|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

