# Pipelined-synchronous-8-bit-carry-select-adder
[ESE555 report.pdf](https://github.com/chaturbhujr/-Pipelined-synchronous-8-bit-carry-select-adder/files/1614299/ESE555.report.pdf)

The Layout of the 8 bit adder ![8bitadder_layout_v1 1](https://user-images.githubusercontent.com/35253322/34710459-807b18d0-f541-11e7-9096-d352af06ce26.jpg)

D Flip Flop Layout

![d ff layout](https://user-images.githubusercontent.com/35253322/34710981-71937a2c-f543-11e7-962f-1b64c4af9279.png)

Multiplexer Layout

![multiplexer](https://user-images.githubusercontent.com/35253322/34711132-291d5604-f544-11e7-995c-e316b07d9fae.png)

Full adder Schematic

![full add schem](https://user-images.githubusercontent.com/35253322/34711091-070c1b54-f544-11e7-9e33-85a9508dcaf6.png)

Full Adder Layout

![full adder layout](https://user-images.githubusercontent.com/35253322/34711116-1b92aed0-f544-11e7-9771-3dc56854324d.png)
