`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:56 CST (May 26 2023 07:18:56 UTC)

module dut_entirecomputation_alt7_1(in1, in2, in3, out1);
  input in1, in2;
  input [5:0] in3;
  output [6:0] out1;
  wire in1, in2;
  wire [5:0] in3;
  wire [6:0] out1;
  wire asc002_0_, asc002_1_, asc002_2_, asc002_3_, asc002_4_,
       asc002_5_, asc002_6_, inc_add_26_2_1_n_0;
  wire inc_add_26_2_1_n_1, inc_add_26_2_1_n_2, inc_add_26_2_1_n_3,
       inc_add_26_2_1_n_4, inc_add_26_2_1_n_5, inc_add_26_2_1_n_6,
       inc_add_26_2_1_n_7, inc_add_26_2_1_n_8;
  wire inc_add_26_2_1_n_9, inc_add_26_2_1_n_11, inc_add_26_2_1_n_13,
       inc_add_26_2_1_n_14, n_30, n_32, n_33, n_34;
  wire n_36, n_37, n_38;
  NOR2BX1 g57(.AN (asc002_6_), .B (in1), .Y (out1[6]));
  NOR2BX1 g58(.AN (asc002_5_), .B (in1), .Y (out1[5]));
  NOR2BX1 g59(.AN (asc002_3_), .B (in1), .Y (out1[3]));
  NOR2BX1 g60(.AN (asc002_1_), .B (in1), .Y (out1[1]));
  NOR2BX1 g61(.AN (asc002_4_), .B (in1), .Y (out1[4]));
  NOR2BX1 g62(.AN (asc002_2_), .B (in1), .Y (out1[2]));
  NOR2BX1 g63(.AN (asc002_0_), .B (in1), .Y (out1[0]));
  MXI2XL inc_add_26_2_1_g56(.A (in3[5]), .B (inc_add_26_2_1_n_1), .S0
       (inc_add_26_2_1_n_0), .Y (asc002_5_));
  MXI2XL inc_add_26_2_1_g57(.A (in3[3]), .B (inc_add_26_2_1_n_4), .S0
       (inc_add_26_2_1_n_14), .Y (asc002_3_));
  MXI2XL inc_add_26_2_1_g58(.A (in3[4]), .B (inc_add_26_2_1_n_5), .S0
       (n_33), .Y (asc002_4_));
  NOR2XL inc_add_26_2_1_g60(.A (inc_add_26_2_1_n_8), .B (n_32), .Y
       (asc002_6_));
  MXI2XL inc_add_26_2_1_g61(.A (inc_add_26_2_1_n_2), .B (in3[2]), .S0
       (n_37), .Y (asc002_2_));
  NAND2X1 inc_add_26_2_1_g62(.A (in3[2]), .B (n_36), .Y
       (inc_add_26_2_1_n_14));
  NAND2X2 inc_add_26_2_1_g64(.A (inc_add_26_2_1_n_9), .B
       (inc_add_26_2_1_n_11), .Y (inc_add_26_2_1_n_13));
  MXI2XL inc_add_26_2_1_g65(.A (in3[1]), .B (inc_add_26_2_1_n_6), .S0
       (n_30), .Y (asc002_1_));
  NOR2X6 inc_add_26_2_1_g66(.A (inc_add_26_2_1_n_6), .B
       (inc_add_26_2_1_n_7), .Y (inc_add_26_2_1_n_11));
  MXI2XL inc_add_26_2_1_g67(.A (inc_add_26_2_1_n_3), .B (in3[0]), .S0
       (in2), .Y (asc002_0_));
  NOR2X2 inc_add_26_2_1_g68(.A (inc_add_26_2_1_n_4), .B
       (inc_add_26_2_1_n_2), .Y (inc_add_26_2_1_n_9));
  NAND2X1 inc_add_26_2_1_g69(.A (in3[5]), .B (in3[4]), .Y
       (inc_add_26_2_1_n_8));
  NAND2X8 inc_add_26_2_1_g70(.A (in3[0]), .B (in2), .Y
       (inc_add_26_2_1_n_7));
  CLKINVX2 inc_add_26_2_1_g71(.A (in3[1]), .Y (inc_add_26_2_1_n_6));
  INVX1 inc_add_26_2_1_g72(.A (in3[4]), .Y (inc_add_26_2_1_n_5));
  CLKINVX2 inc_add_26_2_1_g73(.A (in3[3]), .Y (inc_add_26_2_1_n_4));
  INVX1 inc_add_26_2_1_g74(.A (in3[0]), .Y (inc_add_26_2_1_n_3));
  INVX1 inc_add_26_2_1_g75(.A (in3[2]), .Y (inc_add_26_2_1_n_2));
  INVX1 inc_add_26_2_1_g76(.A (in3[5]), .Y (inc_add_26_2_1_n_1));
  NAND2BX1 inc_add_26_2_1_g2(.AN (inc_add_26_2_1_n_13), .B (in3[4]), .Y
       (inc_add_26_2_1_n_0));
  BUFX2 fopt(.A (inc_add_26_2_1_n_7), .Y (n_30));
  INVXL fopt78(.A (n_34), .Y (n_32));
  INVXL fopt79(.A (n_34), .Y (n_33));
  INVXL fopt80(.A (inc_add_26_2_1_n_13), .Y (n_34));
  INVXL fopt81(.A (n_38), .Y (n_36));
  INVXL fopt82(.A (n_38), .Y (n_37));
  INVXL fopt83(.A (inc_add_26_2_1_n_11), .Y (n_38));
endmodule

