/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [14:0] _03_;
  wire [10:0] _04_;
  reg [2:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [9:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_2z[3] & in_data[106]);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[4] & celloutsig_1_8z[3]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & celloutsig_0_0z[2]);
  assign celloutsig_0_42z = ~((celloutsig_0_40z[4] | celloutsig_0_18z) & (celloutsig_0_26z[9] | celloutsig_0_41z[3]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[5] | celloutsig_0_1z) & (in_data[11] | in_data[87]));
  assign celloutsig_0_32z = ~((celloutsig_0_17z | in_data[3]) & (celloutsig_0_17z | celloutsig_0_9z[0]));
  assign celloutsig_1_5z = _02_ | ~(celloutsig_1_4z);
  assign celloutsig_0_14z = celloutsig_0_1z | ~(celloutsig_0_4z);
  assign celloutsig_0_33z = celloutsig_0_6z ^ celloutsig_0_21z;
  assign celloutsig_0_34z = celloutsig_0_7z[7] ^ celloutsig_0_25z;
  assign celloutsig_0_37z = celloutsig_0_7z[5] ^ celloutsig_0_15z[1];
  assign celloutsig_0_3z = in_data[16] ^ celloutsig_0_0z[2];
  assign celloutsig_1_18z = celloutsig_1_7z[9] ^ celloutsig_1_9z[3];
  assign celloutsig_0_10z = celloutsig_0_9z[7] ^ in_data[79];
  assign celloutsig_0_18z = celloutsig_0_13z[4] ^ celloutsig_0_16z;
  assign celloutsig_0_24z = celloutsig_0_7z[2] ^ celloutsig_0_21z;
  assign celloutsig_0_4z = ~(in_data[95] ^ celloutsig_0_3z);
  assign celloutsig_0_21z = ~(celloutsig_0_20z ^ celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_13z[5] ^ in_data[56]);
  reg [14:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 15'h0000;
    else _25_ <= in_data[131:117];
  assign { _03_[14:13], _02_, _03_[11:0] } = _25_;
  reg [10:0] _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 11'h000;
    else _26_ <= in_data[155:145];
  assign { _04_[10:8], _00_, _04_[6:1], _01_ } = _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[1:0], celloutsig_0_4z, _05_ } || { celloutsig_0_0z[5:1], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[6:4], celloutsig_0_2z, celloutsig_0_1z } || { in_data[16:15], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z } || celloutsig_0_0z[5:3];
  assign celloutsig_0_20z = celloutsig_0_9z[6:4] || celloutsig_0_13z[5:3];
  assign celloutsig_0_22z = { celloutsig_0_19z[1:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z } || { in_data[49:34], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_0z[4:0] < { celloutsig_0_9z[3:1], celloutsig_0_4z, celloutsig_0_32z };
  assign celloutsig_0_36z = { in_data[91:84], celloutsig_0_10z, celloutsig_0_35z, _05_, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_4z } < { celloutsig_0_13z[5], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_32z };
  assign celloutsig_0_17z = { celloutsig_0_11z[7], celloutsig_0_14z, _05_, celloutsig_0_14z } < { celloutsig_0_14z, _05_, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_1_2z = _03_[8:5] * _03_[10:7];
  assign celloutsig_0_27z = { celloutsig_0_7z[9:7], celloutsig_0_14z } * celloutsig_0_0z[6:3];
  assign celloutsig_0_13z = celloutsig_0_7z[3] ? { celloutsig_0_9z[7:1], celloutsig_0_10z, celloutsig_0_8z } : celloutsig_0_9z;
  assign celloutsig_0_41z = - { celloutsig_0_26z[8:3], celloutsig_0_33z, celloutsig_0_22z };
  assign celloutsig_0_7z = - { _05_[2:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = - in_data[22:18];
  assign celloutsig_0_19z = - in_data[15:13];
  assign celloutsig_0_23z = - { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_28z = - { celloutsig_0_7z[10:6], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_1_3z = | in_data[186:180];
  assign celloutsig_0_30z = | { celloutsig_0_28z[4:2], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_10z, _05_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[5:1] };
  assign celloutsig_0_12z = | { celloutsig_0_10z, _05_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[5:1] };
  assign celloutsig_0_0z = in_data[18:11] - in_data[39:32];
  assign celloutsig_0_40z = { celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_36z } - { in_data[26:25], celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_16z };
  assign celloutsig_1_7z = { _03_[14:13], _02_, _03_[11:6], celloutsig_1_5z, celloutsig_1_5z } - { _04_[6:4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_8z = _03_[11:3] - { _04_[8], _00_, _04_[6:2], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = { _03_[8:1], celloutsig_1_3z, celloutsig_1_5z } - { _04_[10:8], _00_, _04_[6:1] };
  assign celloutsig_0_9z = { celloutsig_0_7z[9:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z } - { celloutsig_0_7z[7:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_27z[3], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_12z } ~^ in_data[30:21];
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_26z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_26z = { celloutsig_0_9z[5:1], celloutsig_0_20z, _05_, celloutsig_0_14z };
  assign _03_[12] = _02_;
  assign { _04_[7], _04_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
