// Seed: 35115795
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3
    , id_25,
    output wand id_4,
    output supply0 id_5,
    input tri0 id_6
    , id_26,
    input wor id_7,
    output tri0 id_8,
    input wor id_9[1  -  -  -1 : {  -1 'h0 {  -1  }  }],
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri id_20,
    input tri0 id_21,
    input wand void id_22,
    output wire id_23
);
  assign id_25 = id_21;
endmodule
module module_1 #(
    parameter id_7 = 32'd51
) (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 _id_7
);
  assign id_1 = -1;
  assign id_1 = id_2;
  wire id_9, id_10[id_7 : -1], id_11;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_5,
      id_1,
      id_0,
      id_5,
      id_3,
      id_1,
      id_5,
      id_6,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2,
      id_6,
      id_4,
      id_2,
      id_5,
      id_5,
      id_4,
      id_6,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_12;
endmodule
