--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 380 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.802ns.
--------------------------------------------------------------------------------
Slack:                  15.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=8)        3.709   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.429   M_slowclk_value
                                                       slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.947ns logic, 3.709ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  15.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=8)        3.709   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.418   M_slowclk_value
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.936ns logic, 3.709ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y27.SR      net (fanout=8)        3.540   M_reset_cond_out
    SLICE_X22Y27.CLK     Tsrck                 0.429   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (0.947ns logic, 3.540ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y27.SR      net (fanout=8)        3.540   M_reset_cond_out
    SLICE_X22Y27.CLK     Tsrck                 0.418   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (0.936ns logic, 3.540ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y30.SR      net (fanout=8)        3.522   M_reset_cond_out
    SLICE_X22Y30.CLK     Tsrck                 0.429   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.947ns logic, 3.522ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y30.SR      net (fanout=8)        3.522   M_reset_cond_out
    SLICE_X22Y30.CLK     Tsrck                 0.418   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (0.936ns logic, 3.522ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y27.SR      net (fanout=8)        3.540   M_reset_cond_out
    SLICE_X22Y27.CLK     Tsrck                 0.395   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.913ns logic, 3.540ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  15.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y27.SR      net (fanout=8)        3.540   M_reset_cond_out
    SLICE_X22Y27.CLK     Tsrck                 0.381   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (0.899ns logic, 3.540ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  15.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y30.SR      net (fanout=8)        3.522   M_reset_cond_out
    SLICE_X22Y30.CLK     Tsrck                 0.395   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.913ns logic, 3.522ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.607 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y30.SR      net (fanout=8)        3.522   M_reset_cond_out
    SLICE_X22Y30.CLK     Tsrck                 0.381   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (0.899ns logic, 3.522ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  15.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y26.SR      net (fanout=8)        3.353   M_reset_cond_out
    SLICE_X22Y26.CLK     Tsrck                 0.429   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (0.947ns logic, 3.353ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y26.SR      net (fanout=8)        3.353   M_reset_cond_out
    SLICE_X22Y26.CLK     Tsrck                 0.418   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (0.936ns logic, 3.353ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y29.SR      net (fanout=8)        3.329   M_reset_cond_out
    SLICE_X22Y29.CLK     Tsrck                 0.429   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (0.947ns logic, 3.329ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y26.SR      net (fanout=8)        3.353   M_reset_cond_out
    SLICE_X22Y26.CLK     Tsrck                 0.395   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (0.913ns logic, 3.353ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y29.SR      net (fanout=8)        3.329   M_reset_cond_out
    SLICE_X22Y29.CLK     Tsrck                 0.418   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.936ns logic, 3.329ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y26.SR      net (fanout=8)        3.353   M_reset_cond_out
    SLICE_X22Y26.CLK     Tsrck                 0.381   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (0.899ns logic, 3.353ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y29.SR      net (fanout=8)        3.329   M_reset_cond_out
    SLICE_X22Y29.CLK     Tsrck                 0.395   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.913ns logic, 3.329ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y29.SR      net (fanout=8)        3.329   M_reset_cond_out
    SLICE_X22Y29.CLK     Tsrck                 0.381   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (0.899ns logic, 3.329ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y25.SR      net (fanout=8)        3.159   M_reset_cond_out
    SLICE_X22Y25.CLK     Tsrck                 0.429   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.947ns logic, 3.159ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y25.SR      net (fanout=8)        3.159   M_reset_cond_out
    SLICE_X22Y25.CLK     Tsrck                 0.418   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (0.936ns logic, 3.159ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.604 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y28.SR      net (fanout=8)        3.135   M_reset_cond_out
    SLICE_X22Y28.CLK     Tsrck                 0.429   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (0.947ns logic, 3.135ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y25.SR      net (fanout=8)        3.159   M_reset_cond_out
    SLICE_X22Y25.CLK     Tsrck                 0.395   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (0.913ns logic, 3.159ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.604 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y28.SR      net (fanout=8)        3.135   M_reset_cond_out
    SLICE_X22Y28.CLK     Tsrck                 0.418   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.936ns logic, 3.135ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y25.SR      net (fanout=8)        3.159   M_reset_cond_out
    SLICE_X22Y25.CLK     Tsrck                 0.381   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (0.899ns logic, 3.159ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.604 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y28.SR      net (fanout=8)        3.135   M_reset_cond_out
    SLICE_X22Y28.CLK     Tsrck                 0.395   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.913ns logic, 3.135ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.604 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y28.SR      net (fanout=8)        3.135   M_reset_cond_out
    SLICE_X22Y28.CLK     Tsrck                 0.381   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.899ns logic, 3.135ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  17.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.476   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X22Y25.A5      net (fanout=1)        0.405   slowclk/M_ctr_q[0]
    SLICE_X22Y25.COUT    Topcya                0.472   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X22Y26.COUT    Tbyp                  0.091   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X22Y27.COUT    Tbyp                  0.091   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X22Y28.COUT    Tbyp                  0.091   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X22Y29.COUT    Tbyp                  0.091   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X22Y30.COUT    Tbyp                  0.091   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X22Y31.CLK     Tcinck                0.307   M_slowclk_value
                                                       slowclk/Mcount_M_ctr_q_xor<25>
                                                       slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (1.710ns logic, 0.423ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack:                  17.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.476   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X22Y25.A5      net (fanout=1)        0.405   slowclk/M_ctr_q[0]
    SLICE_X22Y25.COUT    Topcya                0.472   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X22Y26.COUT    Tbyp                  0.091   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X22Y27.COUT    Tbyp                  0.091   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X22Y28.COUT    Tbyp                  0.091   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X22Y29.COUT    Tbyp                  0.091   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X22Y30.COUT    Tbyp                  0.091   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X22Y31.CLK     Tcinck                0.240   M_slowclk_value
                                                       slowclk/Mcount_M_ctr_q_xor<25>
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.643ns logic, 0.423ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack:                  17.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.476   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X22Y25.A5      net (fanout=1)        0.405   slowclk/M_ctr_q[0]
    SLICE_X22Y25.COUT    Topcya                0.472   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X22Y26.COUT    Tbyp                  0.091   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X22Y27.COUT    Tbyp                  0.091   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X22Y28.COUT    Tbyp                  0.091   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X22Y29.COUT    Tbyp                  0.091   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X22Y30.CLK     Tcinck                0.319   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
                                                       slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack:                  17.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.476   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X22Y25.A5      net (fanout=1)        0.405   slowclk/M_ctr_q[0]
    SLICE_X22Y25.COUT    Topcya                0.472   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X22Y26.COUT    Tbyp                  0.091   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X22Y27.COUT    Tbyp                  0.091   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X22Y28.COUT    Tbyp                  0.091   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X22Y29.COUT    Tbyp                  0.091   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X22Y30.CLK     Tcinck                0.319   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X22Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X22Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X22Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X22Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y7.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 380 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   4.802ns{1}   (Maximum frequency: 208.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 03 17:25:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



