0.6
2018.2
Jun 14 2018
20:41:02
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1686366792,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,,clk_wiz_0,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1686366792,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,1686368151,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v,,ram_2port_2048x32,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v,1656669983,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/FullAdder.v,,Addr_Decoder,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/FullAdder.v,1686366717,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/GPIO.v,,FullAdder,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/GPIO.v,1656678234,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v,,GPIO,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v,1684368596,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RippleAdder.v,,RV32I_SoC,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RippleAdder.v,1686366686,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v,,RippleAdder,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v,1686368068,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/regfile.v,,alu,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/regfile.v,1684890465,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v,,regfile,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v,1686369739,verilog,,C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/tb_RV32I_SoC.v,,rv32i_cpu,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/tb_RV32I_SoC.v,1684368580,verilog,,,,tb_RV32I_SoC,,,../../../../Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0,,,,,
