
---------- Begin Simulation Statistics ----------
host_inst_rate                                 185673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323136                       # Number of bytes of host memory used
host_seconds                                   107.72                       # Real time elapsed on the host
host_tick_rate                              373323425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.040213                       # Number of seconds simulated
sim_ticks                                 40213102000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5547427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 53029.823324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 44704.720369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5090771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    24216387000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               456656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            129224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  14637756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          327432                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 92176.463971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 85050.862784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   19681702940                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.144771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              213522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            73116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  11941651440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140406                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  7666.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 93078.253144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.707799                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14632                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        23000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1361921000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7022323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 65502.135164                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 56813.271774                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6352145                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     43898089940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095435                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                670178                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             202340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  26579407440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           467838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996748                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.007045                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.669682                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -7.213653                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7022323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 65502.135164                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 56813.271774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6352145                       # number of overall hits
system.cpu.dcache.overall_miss_latency    43898089940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095435                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               670178                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            202340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  26579407440                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          467838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 386729                       # number of replacements
system.cpu.dcache.sampled_refs                 387753                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1017.063568                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6478499                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501902920000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145783                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13659541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14400.174524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11439.497435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13617713                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      602330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41828                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1275                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    463894500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.002969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40552                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 335.800385                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13659541                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14400.174524                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11439.497435                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13617713                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       602330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003062                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41828                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1275                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    463894500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.002969                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40552                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436909                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.697552                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13659541                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14400.174524                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11439.497435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13617713                       # number of overall hits
system.cpu.icache.overall_miss_latency      602330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003062                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41828                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1275                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    463894500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.002969                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40552                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40322                       # number of replacements
system.cpu.icache.sampled_refs                  40553                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.697552                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13617713                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 106670.363988                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     68030091337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                637760                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     97364.389395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 82098.857323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        24871                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3749600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.607602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      38511                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      3132564000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.602001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 38156                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     364924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       93788.814217                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  78367.947263                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         236511                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            12043703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.351890                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       128413                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       607                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       10015815500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.350224                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  127805                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82760                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    95371.494339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 79931.046774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits                           1                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency          7892849500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate               0.999988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82759                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     6615013500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate          0.999988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82759                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145783                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145783                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs          17500                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.509385                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs              35000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      428306                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        94613.734394                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   79225.718693                       # average overall mshr miss latency
system.l2.demand_hits                          261382                       # number of demand (read+write) hits
system.l2.demand_miss_latency             15793303000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.389731                       # miss rate for demand accesses
system.l2.demand_misses                        166924                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        13148379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.387482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   165961                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.762373                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.104294                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12490.726950                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1708.756717                       # Average occupied blocks per context
system.l2.overall_accesses                     428306                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       94613.734394                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101003.296961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         261382                       # number of overall hits
system.l2.overall_miss_latency            15793303000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.389731                       # miss rate for overall accesses
system.l2.overall_misses                       166924                       # number of overall misses
system.l2.overall_mshr_hits                       962                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       81178470837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.876511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  803721                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.165645                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        105642                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        61174                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       709776                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           647586                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1006                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         743603                       # number of replacements
system.l2.sampled_refs                         757992                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      14199.483666                       # Cycle average of tags in use
system.l2.total_refs                           386110                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            97593                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2981973                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2929040                       # DTB hits
system.switch_cpus.dtb.data_misses              52933                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2265555                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2214620                       # DTB read hits
system.switch_cpus.dtb.read_misses              50935                       # DTB read misses
system.switch_cpus.dtb.write_accesses          716418                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              714420                       # DTB write hits
system.switch_cpus.dtb.write_misses              1998                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052947                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052935                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 48622156                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2982618                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2629393                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3553409                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           18                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       295853                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3551837                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        4152179                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         177496                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1306648                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       349646                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19807000                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.537165                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.432156                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15530273     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2144269     10.83%     89.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       778374      3.93%     93.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       439994      2.22%     95.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       253620      1.28%     96.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       125818      0.64%     97.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       117150      0.59%     97.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        67856      0.34%     98.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       349646      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19807000                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10639629                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359273                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3119749                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       295667                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10639629                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     14373023                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     3.180405                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.180405                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5977612                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       412467                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30198508                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8119389                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5612578                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2237295                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          526                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97420                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4973650                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4808951                       # DTB hits
system.switch_cpus_1.dtb.data_misses           164699                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4054308                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3894273                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           160035                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        919342                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            914678                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4664                       # DTB write misses
system.switch_cpus_1.fetch.Branches           4152179                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3606604                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9661756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        80336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32493405                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        690204                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130555                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3606604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2806889                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.021675                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     22044295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.474005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.711081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15989186     72.53%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         490392      2.22%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         384920      1.75%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         455408      2.07%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1520579      6.90%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         261439      1.19%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         268703      1.22%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         524124      2.38%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2149544      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     22044295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               9759752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2081633                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1559161                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.496845                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4974602                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           919342                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13034018                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14953170                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735069                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9580898                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.470166                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15192542                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       345518                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3893595                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6110759                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       501349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1977120                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25782306                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4055260                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       400556                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15801696                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       119119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         7136                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2237295                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       163463                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       458990                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       105842                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         1062                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        25944                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3751472                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1216638                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        25944                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       280771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.314425                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.314425                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10508057     64.86%     64.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45519      0.28%     65.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       233221      1.44%     66.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7332      0.05%     66.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       207361      1.28%     67.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19868      0.12%     68.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65316      0.40%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4177278     25.78%     94.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       938304      5.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16202256                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148058                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009138                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        21725     14.67%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           26      0.02%     14.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          520      0.35%     15.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           26      0.02%     15.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        68346     46.16%     61.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     61.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48537     32.78%     94.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         8878      6.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     22044295                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.734986                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.297798                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14580232     66.14%     66.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3282275     14.89%     81.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1719248      7.80%     88.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1137623      5.16%     93.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       779962      3.54%     97.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       351060      1.59%     99.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       169766      0.77%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18160      0.08%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5969      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     22044295                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.509440                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         24223145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16202256                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13995135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35982                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     12526553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3606648                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3606604                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              44                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2685394                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       879880                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6110759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1977120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               31804047                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5148688                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8003339                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       341903                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8439792                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       462276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17456                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37417147                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     29136135                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     21630997                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5379511                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2237295                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       839008                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     13627590                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2076907                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 98304                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
