// Seed: 3092502931
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    input supply0 id_6
);
  always @(posedge 1) begin
    id_0 = id_3;
  end
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply0 id_8,
    output supply1 id_9
    , id_22,
    input uwire id_10,
    output supply0 id_11,
    output wand id_12,
    input tri id_13,
    input wand id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    output wire id_18,
    input wire id_19,
    input wor id_20
);
  wire id_23;
  xor (
      id_18,
      id_14,
      id_20,
      id_2,
      id_17,
      id_5,
      id_6,
      id_23,
      id_15,
      id_24,
      id_10,
      id_3,
      id_13,
      id_16,
      id_19,
      id_22,
      id_7,
      id_4
  );
  wire id_24;
  module_0(
      id_0, id_18, id_13, id_13, id_16, id_16, id_14
  );
  assign id_8 = id_20;
  wire id_25;
endmodule
