TimeQuest Timing Analyzer report for SmartFans
Sat Jan 04 22:22:19 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 14. Slow 1200mV 85C Model Hold: 'sys_clk'
 15. Slow 1200mV 85C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'sys_clk'
 34. Slow 1200mV 0C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 35. Slow 1200mV 0C Model Hold: 'sys_clk'
 36. Slow 1200mV 0C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'sys_clk'
 54. Fast 1200mV 0C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 55. Fast 1200mV 0C Model Hold: 'sys_clk'
 56. Fast 1200mV 0C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Output Enable Times
 64. Minimum Output Enable Times
 65. Output Disable Times
 66. Minimum Output Disable Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SmartFans                                                          ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  20.0%      ;
;     Processors 4-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                     ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; Clock Name                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                  ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us } ;
; sys_clk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                              ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 7.79 MHz   ; 7.79 MHz        ; sys_clk                              ;      ;
; 172.56 MHz ; 172.56 MHz      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+--------------------------------------+----------+---------------+
; Clock                                ; Slack    ; End Point TNS ;
+--------------------------------------+----------+---------------+
; sys_clk                              ; -127.432 ; -2276.897     ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -4.795   ; -239.643      ;
+--------------------------------------+----------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -0.091 ; -0.091        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.434  ; 0.000         ;
+--------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -3.000 ; -316.757      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.487 ; -89.220       ;
+--------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                               ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -127.432 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.870    ;
; -127.273 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 128.710    ;
; -127.128 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.566    ;
; -127.080 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.518    ;
; -126.951 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.389    ;
; -126.846 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.284    ;
; -126.838 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 128.275    ;
; -126.755 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 128.193    ;
; -126.406 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 127.844    ;
; -126.398 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 127.835    ;
; -126.332 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 127.769    ;
; -125.958 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 127.395    ;
; -125.717 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 127.155    ;
; -125.706 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 127.143    ;
; -125.595 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.426      ; 127.022    ;
; -125.333 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 126.770    ;
; -125.259 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.421      ; 126.681    ;
; -124.967 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 126.405    ;
; -124.948 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 126.372    ;
; -124.894 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 126.331    ;
; -124.455 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 125.892    ;
; -124.377 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 125.814    ;
; -124.005 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 125.442    ;
; -123.935 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.881    ;
; -123.776 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 124.721    ;
; -123.738 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 125.175    ;
; -123.631 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.577    ;
; -123.583 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.529    ;
; -123.454 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.400    ;
; -123.349 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.295    ;
; -123.344 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 124.781    ;
; -123.341 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 124.286    ;
; -123.295 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 124.732    ;
; -123.272 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 124.709    ;
; -123.260 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.420      ; 124.681    ;
; -123.258 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 124.204    ;
; -122.909 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 123.855    ;
; -122.901 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 123.846    ;
; -122.886 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.436      ; 124.323    ;
; -122.835 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 123.780    ;
; -122.790 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.435      ; 124.226    ;
; -122.461 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 123.406    ;
; -122.229 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.435      ; 123.665    ;
; -122.220 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 123.166    ;
; -122.209 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 123.154    ;
; -122.098 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.066     ; 123.033    ;
; -121.836 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 122.781    ;
; -121.762 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 122.692    ;
; -121.470 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 122.416    ;
; -121.451 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 122.383    ;
; -121.397 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 122.342    ;
; -120.958 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 121.903    ;
; -120.880 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 121.825    ;
; -120.508 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 121.453    ;
; -120.241 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 121.186    ;
; -119.847 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 120.792    ;
; -119.798 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 120.743    ;
; -119.775 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 120.720    ;
; -119.763 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 120.692    ;
; -119.389 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 120.334    ;
; -119.293 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.057     ; 120.237    ;
; -118.732 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.057     ; 119.676    ;
; -118.637 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 119.597    ;
; -118.478 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 119.437    ;
; -118.333 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 119.293    ;
; -118.285 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 119.245    ;
; -118.156 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 119.116    ;
; -118.051 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 119.011    ;
; -118.043 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 119.002    ;
; -117.960 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 118.920    ;
; -117.611 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 118.571    ;
; -117.603 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 118.562    ;
; -117.537 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 118.496    ;
; -117.163 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 118.122    ;
; -116.922 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 117.882    ;
; -116.911 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 117.870    ;
; -116.800 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.052     ; 117.749    ;
; -116.538 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 117.497    ;
; -116.464 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.057     ; 117.408    ;
; -116.172 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 117.132    ;
; -116.153 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 117.099    ;
; -116.099 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 117.058    ;
; -115.660 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 116.619    ;
; -115.582 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 116.541    ;
; -115.210 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 116.169    ;
; -114.943 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 115.902    ;
; -114.549 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 115.508    ;
; -114.500 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 115.459    ;
; -114.477 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 115.436    ;
; -114.465 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.058     ; 115.408    ;
; -114.091 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 115.050    ;
; -114.076 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 115.036    ;
; -113.995 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.043     ; 114.953    ;
; -113.917 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 114.876    ;
; -113.772 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 114.732    ;
; -113.724 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 114.684    ;
; -113.595 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 114.555    ;
; -113.490 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 114.450    ;
; -113.482 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 114.441    ;
; -113.434 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.043     ; 114.392    ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.224      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.222      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.773 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.694      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.690 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.611      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.672 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.593      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.659 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.572     ; 5.088      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.581 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.573     ; 5.009      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.534 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.455      ;
; -4.505 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.946      ;
; -4.505 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.946      ;
; -4.505 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.946      ;
; -4.505 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.946      ;
; -4.503 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.944      ;
; -4.503 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.944      ;
; -4.503 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.944      ;
; -4.503 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.560     ; 4.944      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.491 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.080     ; 5.412      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.486 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.916      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.571     ; 4.914      ;
; -4.483 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.068     ; 5.416      ;
; -4.483 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.068     ; 5.416      ;
; -4.483 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.068     ; 5.416      ;
; -4.483 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.068     ; 5.416      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.079     ; 5.386      ;
; -4.456 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.081     ; 5.376      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                               ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.091 ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk     ; 0.000        ; 2.595      ; 3.007      ;
; 0.314  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk     ; -0.500       ; 2.595      ; 2.912      ;
; 0.432  ; uart_tx:ut_uart_tx|tx                ; uart_tx:ut_uart_tx|tx                 ; sys_clk                              ; sys_clk     ; 0.000        ; 0.102      ; 0.746      ;
; 0.434  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.100      ; 0.746      ;
; 0.452  ; uart_tx:ut_uart_tx|bit_cnt[3]        ; uart_tx:ut_uart_tx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:ut_uart_tx|bit_cnt[4]        ; uart_tx:ut_uart_tx|bit_cnt[4]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[2]       ; uart_tx:ut_uart_tx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[3]       ; uart_tx:ut_uart_tx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[4]       ; uart_tx:ut_uart_tx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[5]       ; uart_tx:ut_uart_tx|baud_cnt[5]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[6]       ; uart_tx:ut_uart_tx|baud_cnt[6]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[7]       ; uart_tx:ut_uart_tx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[8]       ; uart_tx:ut_uart_tx|baud_cnt[8]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[1]       ; uart_tx:ut_uart_tx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[9]       ; uart_tx:ut_uart_tx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[10]      ; uart_tx:ut_uart_tx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[11]      ; uart_tx:ut_uart_tx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[12]      ; uart_tx:ut_uart_tx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|baud_cnt[0]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|bit_cnt[1]        ; uart_tx:ut_uart_tx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|bit_cnt[2]        ; uart_tx:ut_uart_tx|bit_cnt[2]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|state.WAIT_1s     ; uart_tx:ut_uart_tx|state.WAIT_1s      ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|state.START        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|state.SEND_BYTE   ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:ut_uart_tx|bit_cnt[0]        ; uart_tx:ut_uart_tx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; uart_rx:ut_uart_rx|work_en           ; uart_rx:ut_uart_rx|work_en            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|byte_cnt           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.758      ;
; 0.485  ; speed_acq:ut_speed_acq|fg_signal_d   ; speed_acq:ut_speed_acq|fg_rising_edge ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.778      ;
; 0.491  ; uart_tx:ut_uart_tx|cnt_1s[25]        ; uart_tx:ut_uart_tx|cnt_1s[25]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.784      ;
; 0.491  ; uart_rx:ut_uart_rx|baud_cnt[12]      ; uart_rx:ut_uart_rx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.783      ;
; 0.500  ; uart_rx:ut_uart_rx|rx_data[13]       ; uart_rx:ut_uart_rx|rx_data[12]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; uart_rx:ut_uart_rx|rx_reg1           ; uart_rx:ut_uart_rx|rx_reg2            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; uart_rx:ut_uart_rx|rx_data[14]       ; uart_rx:ut_uart_rx|rx_data[13]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.502  ; uart_rx:ut_uart_rx|rx_data[15]       ; uart_rx:ut_uart_rx|rx_data[14]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.510  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|send_flag          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.803      ;
; 0.511  ; uart_tx:ut_uart_tx|send_flag         ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.804      ;
; 0.513  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|rx_reg3            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.805      ;
; 0.513  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|start_nedge        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.805      ;
; 0.526  ; uart_rx:ut_uart_rx|rx_data[7]        ; uart_rx:ut_uart_rx|rx_data[6]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.819      ;
; 0.527  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|output_flag        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.819      ;
; 0.527  ; uart_rx:ut_uart_rx|rx_data[10]       ; uart_rx:ut_uart_rx|rx_data[9]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.820      ;
; 0.527  ; uart_rx:ut_uart_rx|rx_data[9]        ; uart_rx:ut_uart_rx|rx_data[8]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.820      ;
; 0.528  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|rx_data[11]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.821      ;
; 0.528  ; uart_rx:ut_uart_rx|rx_data[11]       ; uart_rx:ut_uart_rx|rx_data[10]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 0.821      ;
; 0.669  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 0.961      ;
; 0.688  ; uart_rx:ut_uart_rx|rx_data[2]        ; uart_rx:ut_uart_rx|rx_data[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.099      ; 0.999      ;
; 0.708  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|bit_flag           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.001      ;
; 0.710  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.574      ; 1.496      ;
; 0.724  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|unpack_data[12]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.016      ;
; 0.725  ; uart_rx:ut_uart_rx|rx_data[6]        ; uart_rx:ut_uart_rx|rx_data[5]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.018      ;
; 0.744  ; uart_tx:ut_uart_tx|cnt_1s[3]         ; uart_tx:ut_uart_tx|cnt_1s[3]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; uart_tx:ut_uart_tx|cnt_1s[11]        ; uart_tx:ut_uart_tx|cnt_1s[11]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; uart_tx:ut_uart_tx|cnt_1s[12]        ; uart_tx:ut_uart_tx|cnt_1s[12]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; uart_tx:ut_uart_tx|cnt_1s[1]         ; uart_tx:ut_uart_tx|cnt_1s[1]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; uart_tx:ut_uart_tx|cnt_1s[15]        ; uart_tx:ut_uart_tx|cnt_1s[15]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; uart_tx:ut_uart_tx|cnt_1s[17]        ; uart_tx:ut_uart_tx|cnt_1s[17]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; uart_tx:ut_uart_tx|cnt_1s[19]        ; uart_tx:ut_uart_tx|cnt_1s[19]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; uart_rx:ut_uart_rx|baud_cnt[9]       ; uart_rx:ut_uart_rx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.745  ; uart_rx:ut_uart_rx|baud_cnt[11]      ; uart_rx:ut_uart_rx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.746  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746  ; uart_tx:ut_uart_tx|cnt_1s[2]         ; uart_tx:ut_uart_tx|cnt_1s[2]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; uart_tx:ut_uart_tx|cnt_1s[5]         ; uart_tx:ut_uart_tx|cnt_1s[5]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; uart_tx:ut_uart_tx|cnt_1s[16]        ; uart_tx:ut_uart_tx|cnt_1s[16]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; uart_rx:ut_uart_rx|baud_cnt[1]       ; uart_rx:ut_uart_rx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.747  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; uart_tx:ut_uart_tx|cnt_1s[6]         ; uart_tx:ut_uart_tx|cnt_1s[6]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; uart_tx:ut_uart_tx|cnt_1s[18]        ; uart_tx:ut_uart_tx|cnt_1s[18]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; uart_tx:ut_uart_tx|cnt_1s[21]        ; uart_tx:ut_uart_tx|cnt_1s[21]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; uart_rx:ut_uart_rx|baud_cnt[7]       ; uart_rx:ut_uart_rx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.748  ; uart_tx:ut_uart_tx|cnt_1s[4]         ; uart_tx:ut_uart_tx|cnt_1s[4]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; uart_tx:ut_uart_tx|cnt_1s[23]        ; uart_tx:ut_uart_tx|cnt_1s[23]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; uart_tx:ut_uart_tx|cnt_1s[24]        ; uart_tx:ut_uart_tx|cnt_1s[24]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; uart_rx:ut_uart_rx|baud_cnt[4]       ; uart_rx:ut_uart_rx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; uart_rx:ut_uart_rx|baud_cnt[10]      ; uart_rx:ut_uart_rx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.749  ; uart_tx:ut_uart_tx|cnt_1s[20]        ; uart_tx:ut_uart_tx|cnt_1s[20]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; uart_tx:ut_uart_tx|cnt_1s[22]        ; uart_tx:ut_uart_tx|cnt_1s[22]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; uart_rx:ut_uart_rx|baud_cnt[2]       ; uart_rx:ut_uart_rx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.041      ;
; 0.754  ; uart_rx:ut_uart_rx|bit_cnt[1]        ; uart_rx:ut_uart_rx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.046      ;
; 0.761  ; speed_acq:ut_speed_acq|counter[3]    ; speed_acq:ut_speed_acq|counter[3]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.053      ;
; 0.761  ; speed_acq:ut_speed_acq|counter[15]   ; speed_acq:ut_speed_acq|counter[15]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.053      ;
; 0.762  ; speed_acq:ut_speed_acq|counter[5]    ; speed_acq:ut_speed_acq|counter[5]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; speed_acq:ut_speed_acq|counter[13]   ; speed_acq:ut_speed_acq|counter[13]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; speed_acq:ut_speed_acq|counter[19]   ; speed_acq:ut_speed_acq|counter[19]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; speed_acq:ut_speed_acq|counter[1]    ; speed_acq:ut_speed_acq|counter[1]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; uart_tx:ut_uart_tx|cnt_1s[13]        ; uart_tx:ut_uart_tx|cnt_1s[13]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[0]  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; speed_acq:ut_speed_acq|counter[17]   ; speed_acq:ut_speed_acq|counter[17]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; speed_acq:ut_speed_acq|counter[21]   ; speed_acq:ut_speed_acq|counter[21]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; speed_acq:ut_speed_acq|counter[29]   ; speed_acq:ut_speed_acq|counter[29]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; uart_tx:ut_uart_tx|cnt_1s[0]         ; uart_tx:ut_uart_tx|cnt_1s[0]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; uart_tx:ut_uart_tx|cnt_1s[7]         ; uart_tx:ut_uart_tx|cnt_1s[7]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; uart_tx:ut_uart_tx|cnt_1s[8]         ; uart_tx:ut_uart_tx|cnt_1s[8]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; uart_tx:ut_uart_tx|cnt_1s[9]         ; uart_tx:ut_uart_tx|cnt_1s[9]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; uart_tx:ut_uart_tx|cnt_1s[10]        ; uart_tx:ut_uart_tx|cnt_1s[10]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; uart_rx:ut_uart_rx|baud_cnt[3]       ; uart_rx:ut_uart_rx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; speed_acq:ut_speed_acq|counter[2]    ; speed_acq:ut_speed_acq|counter[2]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; speed_acq:ut_speed_acq|counter[6]    ; speed_acq:ut_speed_acq|counter[6]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; speed_acq:ut_speed_acq|counter[7]    ; speed_acq:ut_speed_acq|counter[7]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.746      ;
; 0.493 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.099      ; 0.804      ;
; 0.501 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.794      ;
; 0.527 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.820      ;
; 0.632 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.416      ;
; 0.643 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.427      ;
; 0.650 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 0.943      ;
; 0.658 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.442      ;
; 0.668 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 0.961      ;
; 0.750 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.062      ;
; 0.763 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.547      ;
; 0.765 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.057      ;
; 0.768 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.080      ;
; 0.768 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.062      ;
; 0.772 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.555      ;
; 0.774 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.558      ;
; 0.789 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.573      ;
; 0.796 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.088      ;
; 0.799 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.547      ; 1.558      ;
; 0.841 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.625      ;
; 0.850 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.142      ;
; 0.851 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.143      ;
; 0.880 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.664      ;
; 0.898 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.099      ; 1.209      ;
; 0.903 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.686      ;
; 0.903 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.687      ;
; 0.914 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.698      ;
; 0.949 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.357     ; 0.804      ;
; 0.965 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.257      ;
; 0.970 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.282      ;
; 0.975 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.267      ;
; 0.975 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.287      ;
; 0.976 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.268      ;
; 0.978 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.270      ;
; 0.981 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.273      ;
; 0.986 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.278      ;
; 0.988 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.300      ;
; 0.992 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.572      ; 1.776      ;
; 0.994 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.777      ;
; 0.995 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.287      ;
; 0.997 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.289      ;
; 0.999 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.291      ;
; 1.013 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 1.306      ;
; 1.025 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.317      ;
; 1.043 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.826      ;
; 1.056 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.573      ; 1.841      ;
; 1.066 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 1.359      ;
; 1.109 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.892      ;
; 1.124 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.079      ; 1.415      ;
; 1.124 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.907      ;
; 1.126 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.418      ;
; 1.154 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.937      ;
; 1.159 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.451      ;
; 1.176 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.394     ; 0.994      ;
; 1.199 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 1.502      ;
; 1.215 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 1.998      ;
; 1.236 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.548      ;
; 1.239 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.392     ; 1.059      ;
; 1.245 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.537      ;
; 1.249 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 2.032      ;
; 1.255 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.079      ; 1.546      ;
; 1.261 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.081      ; 1.554      ;
; 1.264 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.092      ; 1.568      ;
; 1.264 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.556      ;
; 1.266 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.092      ; 1.570      ;
; 1.271 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.563      ;
; 1.273 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.392     ; 1.093      ;
; 1.275 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 2.058      ;
; 1.275 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.092      ; 1.581      ;
; 1.280 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 2.063      ;
; 1.290 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.357     ; 1.145      ;
; 1.290 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.582      ;
; 1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.092      ; 1.599      ;
; 1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.357     ; 1.150      ;
; 1.298 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.571      ; 2.081      ;
; 1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.591      ;
; 1.304 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.100      ; 1.616      ;
; 1.309 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.601      ;
; 1.312 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.573      ; 2.097      ;
; 1.312 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.573      ; 2.097      ;
; 1.313 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.080      ; 1.605      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                               ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_out          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[16]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[17]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[18]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[19]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[20]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[21]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[22]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[23]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[24]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[25]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[26]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[27]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[28]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[29]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[30]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[31]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_rising_edge ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_signal_d    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[16]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[17]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[18]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[19]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[20]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[21]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[22]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[23]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[24]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[25]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[26]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[27]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[28]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[29]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[30]   ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[10]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 3.934 ; 4.085 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; 2.288 ; 2.577 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; 3.074 ; 3.300 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.241 ; -1.431 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; -1.776 ; -2.055 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; -2.553 ; -2.784 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.608 ; 8.611 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 8.370 ; 8.180 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 8.782 ; 8.950 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.325 ; 8.330 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 8.075 ; 7.891 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 8.468 ; 8.632 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.727 ; 8.729 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.454 ; 8.456 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.663     ; 8.661     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.393     ; 8.391     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 8.57 MHz   ; 8.57 MHz        ; sys_clk                              ;      ;
; 183.18 MHz ; 183.18 MHz      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+--------------------------------------+----------+---------------+
; Clock                                ; Slack    ; End Point TNS ;
+--------------------------------------+----------+---------------+
; sys_clk                              ; -115.736 ; -2073.332     ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -4.459   ; -222.122      ;
+--------------------------------------+----------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -0.053 ; -0.053        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.384  ; 0.000         ;
+--------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -3.000 ; -316.757      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.487 ; -89.220       ;
+--------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -115.736 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 117.153    ;
; -115.602 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 117.018    ;
; -115.442 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.859    ;
; -115.426 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.843    ;
; -115.282 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.699    ;
; -115.210 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 116.626    ;
; -115.122 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.539    ;
; -115.085 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.502    ;
; -114.795 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 116.211    ;
; -114.718 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 116.134    ;
; -114.703 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 116.120    ;
; -114.380 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 115.796    ;
; -114.107 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 115.523    ;
; -114.085 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 115.502    ;
; -113.956 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.403      ; 115.361    ;
; -113.771 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 115.187    ;
; -113.632 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.401      ; 115.035    ;
; -113.396 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.415      ; 114.813    ;
; -113.357 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 114.773    ;
; -113.306 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.402      ; 114.710    ;
; -112.943 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 114.359    ;
; -112.856 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 114.272    ;
; -112.645 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 113.598    ;
; -112.520 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 113.936    ;
; -112.511 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 113.463    ;
; -112.351 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 113.304    ;
; -112.335 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 113.288    ;
; -112.235 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 113.651    ;
; -112.191 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 113.144    ;
; -112.119 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 113.071    ;
; -112.031 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 112.984    ;
; -111.994 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 112.947    ;
; -111.882 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 113.298    ;
; -111.818 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 113.234    ;
; -111.798 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 113.214    ;
; -111.741 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.401      ; 113.144    ;
; -111.704 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 112.656    ;
; -111.627 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 112.579    ;
; -111.612 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 112.565    ;
; -111.452 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 112.868    ;
; -111.377 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.413      ; 112.792    ;
; -111.289 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 112.241    ;
; -111.016 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 111.968    ;
; -110.994 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 111.947    ;
; -110.865 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.061     ; 111.806    ;
; -110.818 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.413      ; 112.233    ;
; -110.680 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 111.632    ;
; -110.541 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.063     ; 111.480    ;
; -110.305 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 111.258    ;
; -110.266 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 111.218    ;
; -110.215 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 111.155    ;
; -109.852 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 110.804    ;
; -109.765 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 110.717    ;
; -109.429 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 110.381    ;
; -109.144 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 110.096    ;
; -108.791 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 109.743    ;
; -108.727 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 109.679    ;
; -108.707 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 109.659    ;
; -108.650 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.063     ; 109.589    ;
; -108.361 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 109.313    ;
; -108.286 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.051     ; 109.237    ;
; -107.888 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.856    ;
; -107.754 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 108.721    ;
; -107.727 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.051     ; 108.678    ;
; -107.594 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.562    ;
; -107.578 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.546    ;
; -107.434 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.402    ;
; -107.362 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 108.329    ;
; -107.274 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.242    ;
; -107.237 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 108.205    ;
; -106.947 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 107.914    ;
; -106.870 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 107.837    ;
; -106.855 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 107.823    ;
; -106.532 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 107.499    ;
; -106.259 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 107.226    ;
; -106.237 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 107.205    ;
; -106.108 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.046     ; 107.064    ;
; -105.923 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 106.890    ;
; -105.784 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.048     ; 106.738    ;
; -105.548 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 106.516    ;
; -105.509 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 106.476    ;
; -105.458 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.047     ; 106.413    ;
; -105.095 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 106.062    ;
; -105.008 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 105.975    ;
; -104.672 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 105.639    ;
; -104.387 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 105.354    ;
; -104.034 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 105.001    ;
; -103.970 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 104.937    ;
; -103.950 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 104.917    ;
; -103.893 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.048     ; 104.847    ;
; -103.764 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.732    ;
; -103.630 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 104.597    ;
; -103.604 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 104.571    ;
; -103.529 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 104.495    ;
; -103.470 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.438    ;
; -103.454 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.422    ;
; -103.310 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.278    ;
; -103.238 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.035     ; 104.205    ;
; -103.150 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.118    ;
; -103.113 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 104.081    ;
+----------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.459 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.926      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.925      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.347      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.800      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.253      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.319 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.249      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.281 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.535     ; 4.748      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.216 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.146      ;
; -4.200 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.680      ;
; -4.200 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.680      ;
; -4.200 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.680      ;
; -4.200 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.680      ;
; -4.199 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.679      ;
; -4.199 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.679      ;
; -4.199 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.679      ;
; -4.199 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.679      ;
; -4.184 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.664      ;
; -4.184 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.664      ;
; -4.184 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.664      ;
; -4.184 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.522     ; 4.664      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.165 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.633      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.534     ; 4.632      ;
; -4.158 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.059     ; 5.101      ;
; -4.158 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.059     ; 5.101      ;
; -4.158 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.059     ; 5.101      ;
; -4.158 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.059     ; 5.101      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.155 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.072     ; 5.085      ;
; -4.142 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.073     ; 5.071      ;
; -4.142 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.073     ; 5.071      ;
; -4.142 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.073     ; 5.071      ;
; -4.142 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.073     ; 5.071      ;
; -4.142 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.073     ; 5.071      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.053 ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk     ; 0.000        ; 2.384      ; 2.796      ;
; 0.235  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk     ; -0.500       ; 2.384      ; 2.584      ;
; 0.381  ; uart_tx:ut_uart_tx|tx                ; uart_tx:ut_uart_tx|tx                 ; sys_clk                              ; sys_clk     ; 0.000        ; 0.093      ; 0.669      ;
; 0.383  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[2]       ; uart_tx:ut_uart_tx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[3]       ; uart_tx:ut_uart_tx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[4]       ; uart_tx:ut_uart_tx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[5]       ; uart_tx:ut_uart_tx|baud_cnt[5]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[6]       ; uart_tx:ut_uart_tx|baud_cnt[6]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[7]       ; uart_tx:ut_uart_tx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[8]       ; uart_tx:ut_uart_tx|baud_cnt[8]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[1]       ; uart_tx:ut_uart_tx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[9]       ; uart_tx:ut_uart_tx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[10]      ; uart_tx:ut_uart_tx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[11]      ; uart_tx:ut_uart_tx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[12]      ; uart_tx:ut_uart_tx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|baud_cnt[0]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|bit_cnt[1]        ; uart_tx:ut_uart_tx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|bit_cnt[2]        ; uart_tx:ut_uart_tx|bit_cnt[2]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|bit_cnt[3]        ; uart_tx:ut_uart_tx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|bit_cnt[4]        ; uart_tx:ut_uart_tx|bit_cnt[4]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|state.WAIT_1s     ; uart_tx:ut_uart_tx|state.WAIT_1s      ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|state.START        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|state.SEND_BYTE   ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:ut_uart_tx|bit_cnt[0]        ; uart_tx:ut_uart_tx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; uart_rx:ut_uart_rx|work_en           ; uart_rx:ut_uart_rx|work_en            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|byte_cnt           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.417  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.448  ; speed_acq:ut_speed_acq|fg_signal_d   ; speed_acq:ut_speed_acq|fg_rising_edge ; sys_clk                              ; sys_clk     ; 0.000        ; 0.074      ; 0.717      ;
; 0.453  ; uart_rx:ut_uart_rx|baud_cnt[12]      ; uart_rx:ut_uart_rx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.720      ;
; 0.457  ; uart_tx:ut_uart_tx|cnt_1s[25]        ; uart_tx:ut_uart_tx|cnt_1s[25]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.724      ;
; 0.469  ; uart_rx:ut_uart_rx|rx_reg1           ; uart_rx:ut_uart_rx|rx_reg2            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.736      ;
; 0.469  ; uart_rx:ut_uart_rx|rx_data[13]       ; uart_rx:ut_uart_rx|rx_data[12]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.736      ;
; 0.469  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|send_flag          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.471  ; uart_rx:ut_uart_rx|rx_data[14]       ; uart_rx:ut_uart_rx|rx_data[13]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.472  ; uart_rx:ut_uart_rx|rx_data[15]       ; uart_rx:ut_uart_rx|rx_data[14]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.739      ;
; 0.480  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|rx_reg3            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.747      ;
; 0.480  ; uart_tx:ut_uart_tx|send_flag         ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.748      ;
; 0.481  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|start_nedge        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.748      ;
; 0.492  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|output_flag        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.759      ;
; 0.492  ; uart_rx:ut_uart_rx|rx_data[7]        ; uart_rx:ut_uart_rx|rx_data[6]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.759      ;
; 0.493  ; uart_rx:ut_uart_rx|rx_data[10]       ; uart_rx:ut_uart_rx|rx_data[9]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; uart_rx:ut_uart_rx|rx_data[9]        ; uart_rx:ut_uart_rx|rx_data[8]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.760      ;
; 0.494  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|rx_data[11]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.761      ;
; 0.494  ; uart_rx:ut_uart_rx|rx_data[11]       ; uart_rx:ut_uart_rx|rx_data[10]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.761      ;
; 0.627  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.894      ;
; 0.628  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|bit_flag           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.896      ;
; 0.637  ; uart_rx:ut_uart_rx|rx_data[2]        ; uart_rx:ut_uart_rx|rx_data[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.089      ; 0.921      ;
; 0.647  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|unpack_data[12]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.071      ; 0.913      ;
; 0.661  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.537      ; 1.393      ;
; 0.669  ; uart_rx:ut_uart_rx|rx_data[6]        ; uart_rx:ut_uart_rx|rx_data[5]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.936      ;
; 0.691  ; uart_tx:ut_uart_tx|cnt_1s[11]        ; uart_tx:ut_uart_tx|cnt_1s[11]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; uart_tx:ut_uart_tx|cnt_1s[12]        ; uart_tx:ut_uart_tx|cnt_1s[12]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.692  ; uart_rx:ut_uart_rx|baud_cnt[1]       ; uart_rx:ut_uart_rx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.959      ;
; 0.692  ; uart_rx:ut_uart_rx|baud_cnt[11]      ; uart_rx:ut_uart_rx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; uart_tx:ut_uart_tx|cnt_1s[3]         ; uart_tx:ut_uart_tx|cnt_1s[3]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693  ; uart_tx:ut_uart_tx|cnt_1s[5]         ; uart_tx:ut_uart_tx|cnt_1s[5]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693  ; uart_tx:ut_uart_tx|cnt_1s[16]        ; uart_tx:ut_uart_tx|cnt_1s[16]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; uart_rx:ut_uart_rx|baud_cnt[9]       ; uart_rx:ut_uart_rx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694  ; uart_tx:ut_uart_tx|cnt_1s[1]         ; uart_tx:ut_uart_tx|cnt_1s[1]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; uart_tx:ut_uart_tx|cnt_1s[15]        ; uart_tx:ut_uart_tx|cnt_1s[15]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694  ; uart_tx:ut_uart_tx|cnt_1s[19]        ; uart_tx:ut_uart_tx|cnt_1s[19]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.695  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; uart_tx:ut_uart_tx|cnt_1s[2]         ; uart_tx:ut_uart_tx|cnt_1s[2]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; uart_tx:ut_uart_tx|cnt_1s[17]        ; uart_tx:ut_uart_tx|cnt_1s[17]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696  ; uart_rx:ut_uart_rx|baud_cnt[4]       ; uart_rx:ut_uart_rx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; uart_rx:ut_uart_rx|baud_cnt[7]       ; uart_rx:ut_uart_rx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; uart_tx:ut_uart_tx|cnt_1s[18]        ; uart_tx:ut_uart_tx|cnt_1s[18]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; uart_tx:ut_uart_tx|cnt_1s[21]        ; uart_tx:ut_uart_tx|cnt_1s[21]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; uart_tx:ut_uart_tx|cnt_1s[23]        ; uart_tx:ut_uart_tx|cnt_1s[23]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; uart_tx:ut_uart_tx|cnt_1s[24]        ; uart_tx:ut_uart_tx|cnt_1s[24]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; uart_tx:ut_uart_tx|cnt_1s[4]         ; uart_tx:ut_uart_tx|cnt_1s[4]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; uart_tx:ut_uart_tx|cnt_1s[6]         ; uart_tx:ut_uart_tx|cnt_1s[6]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.698  ; uart_rx:ut_uart_rx|baud_cnt[10]      ; uart_rx:ut_uart_rx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.699  ; uart_rx:ut_uart_rx|baud_cnt[2]       ; uart_rx:ut_uart_rx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.699  ; uart_tx:ut_uart_tx|cnt_1s[20]        ; uart_tx:ut_uart_tx|cnt_1s[20]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700  ; uart_rx:ut_uart_rx|bit_cnt[1]        ; uart_rx:ut_uart_rx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.967      ;
; 0.700  ; uart_tx:ut_uart_tx|cnt_1s[22]        ; uart_tx:ut_uart_tx|cnt_1s[22]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.967      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[3]    ; speed_acq:ut_speed_acq|counter[3]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[5]    ; speed_acq:ut_speed_acq|counter[5]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[13]   ; speed_acq:ut_speed_acq|counter[13]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[15]   ; speed_acq:ut_speed_acq|counter[15]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[19]   ; speed_acq:ut_speed_acq|counter[19]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[21]   ; speed_acq:ut_speed_acq|counter[21]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; speed_acq:ut_speed_acq|counter[29]   ; speed_acq:ut_speed_acq|counter[29]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; uart_rx:ut_uart_rx|baud_cnt[3]       ; uart_rx:ut_uart_rx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; speed_acq:ut_speed_acq|counter[17]   ; speed_acq:ut_speed_acq|counter[17]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; uart_tx:ut_uart_tx|cnt_1s[10]        ; uart_tx:ut_uart_tx|cnt_1s[10]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; speed_acq:ut_speed_acq|counter[22]   ; speed_acq:ut_speed_acq|counter[22]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; speed_acq:ut_speed_acq|counter[1]    ; speed_acq:ut_speed_acq|counter[1]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; uart_tx:ut_uart_tx|cnt_1s[8]         ; uart_tx:ut_uart_tx|cnt_1s[8]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; uart_tx:ut_uart_tx|cnt_1s[9]         ; uart_tx:ut_uart_tx|cnt_1s[9]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; uart_tx:ut_uart_tx|cnt_1s[13]        ; uart_tx:ut_uart_tx|cnt_1s[13]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; speed_acq:ut_speed_acq|counter[6]    ; speed_acq:ut_speed_acq|counter[6]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; speed_acq:ut_speed_acq|counter[9]    ; speed_acq:ut_speed_acq|counter[9]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; speed_acq:ut_speed_acq|counter[23]   ; speed_acq:ut_speed_acq|counter[23]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; speed_acq:ut_speed_acq|counter[25]   ; speed_acq:ut_speed_acq|counter[25]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; uart_tx:ut_uart_tx|cnt_1s[7]         ; uart_tx:ut_uart_tx|cnt_1s[7]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.384 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 0.669      ;
; 0.461 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.746      ;
; 0.470 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.738      ;
; 0.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.751      ;
; 0.492 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.760      ;
; 0.576 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.306      ;
; 0.582 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.312      ;
; 0.600 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.330      ;
; 0.608 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 0.874      ;
; 0.620 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.888      ;
; 0.673 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.403      ;
; 0.687 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.417      ;
; 0.693 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 0.979      ;
; 0.695 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.424      ;
; 0.698 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.427      ;
; 0.711 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 0.998      ;
; 0.715 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.509      ; 1.419      ;
; 0.734 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.464      ;
; 0.739 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.006      ;
; 0.774 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.041      ;
; 0.792 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.521      ;
; 0.793 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.060      ;
; 0.795 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.525      ;
; 0.809 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.539      ;
; 0.817 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.546      ;
; 0.828 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 1.113      ;
; 0.865 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.594      ;
; 0.868 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.135      ;
; 0.871 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 1.157      ;
; 0.873 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 1.159      ;
; 0.876 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.143      ;
; 0.880 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.147      ;
; 0.886 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.335     ; 0.746      ;
; 0.887 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.154      ;
; 0.889 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.156      ;
; 0.893 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.160      ;
; 0.894 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.090      ; 1.179      ;
; 0.900 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.167      ;
; 0.900 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.167      ;
; 0.911 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.178      ;
; 0.913 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.642      ;
; 0.914 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.643      ;
; 0.916 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.646      ;
; 0.922 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 1.188      ;
; 0.932 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.199      ;
; 0.952 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.073      ; 1.220      ;
; 0.962 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.691      ;
; 1.028 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.757      ;
; 1.036 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 1.302      ;
; 1.051 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.318      ;
; 1.054 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.783      ;
; 1.058 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.787      ;
; 1.080 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.084      ; 1.359      ;
; 1.084 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.813      ;
; 1.098 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.377     ; 0.916      ;
; 1.108 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.837      ;
; 1.111 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 1.397      ;
; 1.130 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 1.396      ;
; 1.133 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.071      ; 1.399      ;
; 1.144 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.085      ; 1.424      ;
; 1.149 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.085      ; 1.429      ;
; 1.150 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.417      ;
; 1.157 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.373     ; 0.979      ;
; 1.158 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.085      ; 1.438      ;
; 1.161 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.428      ;
; 1.164 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.431      ;
; 1.167 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.091      ; 1.453      ;
; 1.167 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.434      ;
; 1.169 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.085      ; 1.449      ;
; 1.170 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.437      ;
; 1.174 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.903      ;
; 1.180 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.447      ;
; 1.180 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.909      ;
; 1.181 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.534      ; 1.910      ;
; 1.184 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.451      ;
; 1.185 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.452      ;
; 1.190 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.335     ; 1.050      ;
; 1.191 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.335     ; 1.051      ;
; 1.195 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.072      ; 1.462      ;
; 1.198 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.535      ; 1.928      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_out          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[16]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[17]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[18]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[19]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[20]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[21]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[22]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[23]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[24]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[25]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[26]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[27]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[28]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[29]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[30]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[31]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_rising_edge ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_signal_d    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[16]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[17]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[18]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[19]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[20]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[21]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[22]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[23]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[24]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[25]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[26]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[27]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[28]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[29]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[30]   ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[10]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 3.516 ; 3.576 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; 2.012 ; 2.169 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; 2.761 ; 2.818 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.081 ; -1.120 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; -1.556 ; -1.692 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; -2.294 ; -2.359 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.781 ; 7.688 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 7.725 ; 7.365 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 7.931 ; 8.280 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.505 ; 7.417 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 7.434 ; 7.087 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 7.628 ; 7.965 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.872 ; 7.845 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.622 ; 7.595 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.707     ; 7.734     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 7.464     ; 7.491     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; sys_clk                              ; -55.152 ; -876.618      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.437  ; -67.732       ;
+--------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -0.204 ; -0.204        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.179  ; 0.000         ;
+--------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; sys_clk                              ; -3.000 ; -227.875      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -1.000 ; -60.000       ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                               ;
+---------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -55.152 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 56.320     ;
; -55.080 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 56.247     ;
; -55.051 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.183      ; 56.221     ;
; -55.045 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.183      ; 56.215     ;
; -54.998 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 56.166     ;
; -54.964 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 56.132     ;
; -54.945 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 56.112     ;
; -54.910 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.183      ; 56.080     ;
; -54.877 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 56.045     ;
; -54.762 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.929     ;
; -54.708 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.875     ;
; -54.580 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.747     ;
; -54.518 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 55.686     ;
; -54.515 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.176      ; 55.678     ;
; -54.472 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.639     ;
; -54.385 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.173      ; 55.545     ;
; -54.322 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.489     ;
; -54.312 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.173      ; 55.472     ;
; -54.202 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.181      ; 55.370     ;
; -54.140 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.307     ;
; -53.971 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.138     ;
; -53.956 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 55.123     ;
; -53.795 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.962     ;
; -53.718 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.885     ;
; -53.603 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 54.762     ;
; -53.549 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.716     ;
; -53.545 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.712     ;
; -53.533 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.700     ;
; -53.490 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 54.455     ;
; -53.418 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 54.382     ;
; -53.389 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.020     ; 54.356     ;
; -53.383 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.020     ; 54.350     ;
; -53.367 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.534     ;
; -53.336 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 54.301     ;
; -53.310 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.477     ;
; -53.302 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 54.267     ;
; -53.283 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 54.247     ;
; -53.248 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.020     ; 54.215     ;
; -53.215 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 54.180     ;
; -53.116 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.180      ; 54.283     ;
; -53.100 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 54.064     ;
; -53.046 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 54.010     ;
; -52.918 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.882     ;
; -52.856 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 53.821     ;
; -52.853 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.027     ; 53.813     ;
; -52.810 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.774     ;
; -52.723 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.030     ; 53.680     ;
; -52.660 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.624     ;
; -52.650 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.030     ; 53.607     ;
; -52.540 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.022     ; 53.505     ;
; -52.478 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.442     ;
; -52.309 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.273     ;
; -52.294 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.258     ;
; -52.133 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.097     ;
; -52.056 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 53.020     ;
; -51.941 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.031     ; 52.897     ;
; -51.887 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.851     ;
; -51.883 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.847     ;
; -51.871 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.835     ;
; -51.705 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.669     ;
; -51.648 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.612     ;
; -51.454 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 52.418     ;
; -51.133 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 52.105     ;
; -51.061 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 52.032     ;
; -51.032 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.013     ; 52.006     ;
; -51.026 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.013     ; 52.000     ;
; -50.979 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 51.951     ;
; -50.945 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 51.917     ;
; -50.926 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.897     ;
; -50.891 ; speed_acq:ut_speed_acq|ts_count[22] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.013     ; 51.865     ;
; -50.858 ; speed_acq:ut_speed_acq|ts_count[17] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 51.830     ;
; -50.743 ; speed_acq:ut_speed_acq|ts_count[24] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.714     ;
; -50.689 ; speed_acq:ut_speed_acq|ts_count[23] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.660     ;
; -50.561 ; speed_acq:ut_speed_acq|ts_count[21] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.532     ;
; -50.499 ; speed_acq:ut_speed_acq|ts_count[16] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 51.471     ;
; -50.496 ; speed_acq:ut_speed_acq|ts_count[13] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.020     ; 51.463     ;
; -50.453 ; speed_acq:ut_speed_acq|ts_count[19] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.424     ;
; -50.366 ; speed_acq:ut_speed_acq|ts_count[10] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 51.330     ;
; -50.303 ; speed_acq:ut_speed_acq|ts_count[18] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.274     ;
; -50.293 ; speed_acq:ut_speed_acq|ts_count[7]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.023     ; 51.257     ;
; -50.183 ; speed_acq:ut_speed_acq|ts_count[14] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 51.155     ;
; -50.121 ; speed_acq:ut_speed_acq|ts_count[15] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 51.092     ;
; -49.952 ; speed_acq:ut_speed_acq|ts_count[12] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.923     ;
; -49.937 ; speed_acq:ut_speed_acq|ts_count[11] ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.908     ;
; -49.776 ; speed_acq:ut_speed_acq|ts_count[9]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.747     ;
; -49.699 ; speed_acq:ut_speed_acq|ts_count[8]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.670     ;
; -49.584 ; speed_acq:ut_speed_acq|ts_count[2]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 50.547     ;
; -49.530 ; speed_acq:ut_speed_acq|ts_count[5]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.501     ;
; -49.526 ; speed_acq:ut_speed_acq|ts_count[6]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.497     ;
; -49.514 ; speed_acq:ut_speed_acq|ts_count[4]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.485     ;
; -49.348 ; speed_acq:ut_speed_acq|ts_count[3]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.319     ;
; -49.291 ; speed_acq:ut_speed_acq|ts_count[0]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.262     ;
; -49.105 ; speed_acq:ut_speed_acq|ts_count[27] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 50.077     ;
; -49.097 ; speed_acq:ut_speed_acq|ts_count[1]  ; speed_acq:ut_speed_acq|rpm[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.068     ;
; -49.033 ; speed_acq:ut_speed_acq|ts_count[28] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 50.004     ;
; -49.004 ; speed_acq:ut_speed_acq|ts_count[26] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.013     ; 49.978     ;
; -48.998 ; speed_acq:ut_speed_acq|ts_count[20] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.013     ; 49.972     ;
; -48.951 ; speed_acq:ut_speed_acq|ts_count[30] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 49.923     ;
; -48.917 ; speed_acq:ut_speed_acq|ts_count[25] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.015     ; 49.889     ;
; -48.898 ; speed_acq:ut_speed_acq|ts_count[29] ; speed_acq:ut_speed_acq|rpm[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.016     ; 49.869     ;
+---------+-------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.388      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.434 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.186      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.424 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.176      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.343      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.390 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.341      ;
; -1.370 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.228     ; 2.129      ;
; -1.370 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.228     ; 2.129      ;
; -1.370 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.228     ; 2.129      ;
; -1.370 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.228     ; 2.129      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.366 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.235     ; 2.118      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.339 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.290      ;
; -1.326 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.028     ; 2.285      ;
; -1.326 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.028     ; 2.285      ;
; -1.326 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.028     ; 2.285      ;
; -1.326 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.028     ; 2.285      ;
; -1.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.083      ;
; -1.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.083      ;
; -1.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.083      ;
; -1.323 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.083      ;
; -1.313 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.073      ;
; -1.313 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.073      ;
; -1.313 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.073      ;
; -1.313 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12] ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.227     ; 2.073      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.256      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.299 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.036     ; 2.250      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.295 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19] ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.236     ; 2.046      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.035     ; 2.246      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
; -1.291 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13] ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.000        ; -0.234     ; 2.044      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.204 ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk     ; 0.000        ; 1.178      ; 1.193      ;
; 0.178  ; uart_tx:ut_uart_tx|tx                ; uart_tx:ut_uart_tx|tx                 ; sys_clk                              ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.187  ; uart_rx:ut_uart_rx|work_en           ; uart_rx:ut_uart_rx|work_en            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|byte_cnt           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[2]       ; uart_tx:ut_uart_tx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[3]       ; uart_tx:ut_uart_tx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[4]       ; uart_tx:ut_uart_tx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[5]       ; uart_tx:ut_uart_tx|baud_cnt[5]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[6]       ; uart_tx:ut_uart_tx|baud_cnt[6]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[7]       ; uart_tx:ut_uart_tx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[8]       ; uart_tx:ut_uart_tx|baud_cnt[8]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[1]       ; uart_tx:ut_uart_tx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[9]       ; uart_tx:ut_uart_tx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[10]      ; uart_tx:ut_uart_tx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[11]      ; uart_tx:ut_uart_tx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[12]      ; uart_tx:ut_uart_tx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|baud_cnt[0]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|bit_cnt[1]        ; uart_tx:ut_uart_tx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|bit_cnt[2]        ; uart_tx:ut_uart_tx|bit_cnt[2]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|bit_cnt[3]        ; uart_tx:ut_uart_tx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|bit_cnt[4]        ; uart_tx:ut_uart_tx|bit_cnt[4]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|state.WAIT_1s     ; uart_tx:ut_uart_tx|state.WAIT_1s      ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|state.START        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|state.SEND_BYTE   ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:ut_uart_tx|bit_cnt[0]        ; uart_tx:ut_uart_tx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; uart_rx:ut_uart_rx|rx_reg1           ; uart_rx:ut_uart_rx|rx_reg2            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; uart_rx:ut_uart_rx|rx_data[13]       ; uart_rx:ut_uart_rx|rx_data[12]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[3]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; uart_rx:ut_uart_rx|rx_data[14]       ; uart_rx:ut_uart_rx|rx_data[13]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; uart_rx:ut_uart_rx|rx_data[15]       ; uart_rx:ut_uart_rx|rx_data[14]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.196  ; uart_rx:ut_uart_rx|baud_cnt[12]      ; uart_rx:ut_uart_rx|baud_cnt[12]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.198  ; speed_acq:ut_speed_acq|fg_signal_d   ; speed_acq:ut_speed_acq|fg_rising_edge ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; uart_tx:ut_uart_tx|cnt_1s[25]        ; uart_tx:ut_uart_tx|cnt_1s[25]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.318      ;
; 0.200  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|rx_reg3            ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.320      ;
; 0.201  ; uart_rx:ut_uart_rx|rx_reg2           ; uart_rx:ut_uart_rx|start_nedge        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201  ; uart_tx:ut_uart_tx|send_flag         ; uart_tx:ut_uart_tx|state.SEND_BYTE    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.321      ;
; 0.205  ; uart_rx:ut_uart_rx|byte_cnt          ; uart_rx:ut_uart_rx|output_flag        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; uart_rx:ut_uart_rx|rx_data[7]        ; uart_rx:ut_uart_rx|rx_data[6]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; uart_rx:ut_uart_rx|rx_data[10]       ; uart_rx:ut_uart_rx|rx_data[9]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; uart_rx:ut_uart_rx|rx_data[9]        ; uart_rx:ut_uart_rx|rx_data[8]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.326      ;
; 0.207  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|rx_data[11]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.207  ; uart_rx:ut_uart_rx|rx_data[11]       ; uart_rx:ut_uart_rx|rx_data[10]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.209  ; uart_tx:ut_uart_tx|state.START       ; uart_tx:ut_uart_tx|send_flag          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.329      ;
; 0.265  ; uart_rx:ut_uart_rx|rx_data[2]        ; uart_rx:ut_uart_rx|rx_data[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.043      ; 0.392      ;
; 0.269  ; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|bit_flag           ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.277  ; uart_rx:ut_uart_rx|rx_data[12]       ; uart_rx:ut_uart_rx|unpack_data[12]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.035      ; 0.396      ;
; 0.279  ; uart_rx:ut_uart_rx|bit_cnt[3]        ; uart_rx:ut_uart_rx|bit_cnt[0]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.399      ;
; 0.280  ; uart_rx:ut_uart_rx|rx_data[6]        ; uart_rx:ut_uart_rx|rx_data[5]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.400      ;
; 0.283  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.236      ; 0.603      ;
; 0.296  ; uart_tx:ut_uart_tx|cnt_1s[11]        ; uart_tx:ut_uart_tx|cnt_1s[11]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296  ; uart_tx:ut_uart_tx|cnt_1s[12]        ; uart_tx:ut_uart_tx|cnt_1s[12]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; uart_rx:ut_uart_rx|baud_cnt[11]      ; uart_rx:ut_uart_rx|baud_cnt[11]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; uart_tx:ut_uart_tx|cnt_1s[3]         ; uart_tx:ut_uart_tx|cnt_1s[3]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; uart_tx:ut_uart_tx|cnt_1s[5]         ; uart_tx:ut_uart_tx|cnt_1s[5]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; uart_rx:ut_uart_rx|baud_cnt[1]       ; uart_rx:ut_uart_rx|baud_cnt[1]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; uart_tx:ut_uart_tx|cnt_1s[1]         ; uart_tx:ut_uart_tx|cnt_1s[1]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; uart_tx:ut_uart_tx|cnt_1s[16]        ; uart_tx:ut_uart_tx|cnt_1s[16]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; uart_rx:ut_uart_rx|baud_cnt[9]       ; uart_rx:ut_uart_rx|baud_cnt[9]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]  ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[2]         ; uart_tx:ut_uart_tx|cnt_1s[2]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[4]         ; uart_tx:ut_uart_tx|cnt_1s[4]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[6]         ; uart_tx:ut_uart_tx|cnt_1s[6]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[15]        ; uart_tx:ut_uart_tx|cnt_1s[15]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[17]        ; uart_tx:ut_uart_tx|cnt_1s[17]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[19]        ; uart_tx:ut_uart_tx|cnt_1s[19]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; uart_tx:ut_uart_tx|cnt_1s[21]        ; uart_tx:ut_uart_tx|cnt_1s[21]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; uart_rx:ut_uart_rx|baud_cnt[4]       ; uart_rx:ut_uart_rx|baud_cnt[4]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_rx:ut_uart_rx|baud_cnt[7]       ; uart_rx:ut_uart_rx|baud_cnt[7]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_rx:ut_uart_rx|baud_cnt[10]      ; uart_rx:ut_uart_rx|baud_cnt[10]       ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_tx:ut_uart_tx|cnt_1s[18]        ; uart_tx:ut_uart_tx|cnt_1s[18]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_tx:ut_uart_tx|cnt_1s[20]        ; uart_tx:ut_uart_tx|cnt_1s[20]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_tx:ut_uart_tx|cnt_1s[23]        ; uart_tx:ut_uart_tx|cnt_1s[23]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; uart_tx:ut_uart_tx|cnt_1s[24]        ; uart_tx:ut_uart_tx|cnt_1s[24]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; uart_rx:ut_uart_rx|baud_cnt[2]       ; uart_rx:ut_uart_rx|baud_cnt[2]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.421      ;
; 0.301  ; uart_tx:ut_uart_tx|cnt_1s[22]        ; uart_tx:ut_uart_tx|cnt_1s[22]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.421      ;
; 0.303  ; uart_rx:ut_uart_rx|bit_cnt[1]        ; uart_rx:ut_uart_rx|bit_cnt[1]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; speed_acq:ut_speed_acq|counter[15]   ; speed_acq:ut_speed_acq|counter[15]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; speed_acq:ut_speed_acq|counter[3]    ; speed_acq:ut_speed_acq|counter[3]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; speed_acq:ut_speed_acq|counter[5]    ; speed_acq:ut_speed_acq|counter[5]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; speed_acq:ut_speed_acq|counter[13]   ; speed_acq:ut_speed_acq|counter[13]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; uart_tx:ut_uart_tx|cnt_1s[10]        ; uart_tx:ut_uart_tx|cnt_1s[10]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; uart_rx:ut_uart_rx|baud_cnt[3]       ; uart_rx:ut_uart_rx|baud_cnt[3]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[6]    ; speed_acq:ut_speed_acq|counter[6]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[7]    ; speed_acq:ut_speed_acq|counter[7]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[17]   ; speed_acq:ut_speed_acq|counter[17]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[19]   ; speed_acq:ut_speed_acq|counter[19]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[21]   ; speed_acq:ut_speed_acq|counter[21]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[29]   ; speed_acq:ut_speed_acq|counter[29]    ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; speed_acq:ut_speed_acq|counter[1]    ; speed_acq:ut_speed_acq|counter[1]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uart_tx:ut_uart_tx|cnt_1s[7]         ; uart_tx:ut_uart_tx|cnt_1s[7]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; uart_tx:ut_uart_tx|cnt_1s[8]         ; uart_tx:ut_uart_tx|cnt_1s[8]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; uart_tx:ut_uart_tx|cnt_1s[9]         ; uart_tx:ut_uart_tx|cnt_1s[9]          ; sys_clk                              ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; uart_tx:ut_uart_tx|cnt_1s[13]        ; uart_tx:ut_uart_tx|cnt_1s[13]         ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; uart_rx:ut_uart_rx|baud_cnt[5]       ; uart_rx:ut_uart_rx|baud_cnt[5]        ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; speed_acq:ut_speed_acq|counter[2]    ; speed_acq:ut_speed_acq|counter[2]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; speed_acq:ut_speed_acq|counter[8]    ; speed_acq:ut_speed_acq|counter[8]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; speed_acq:ut_speed_acq|counter[9]    ; speed_acq:ut_speed_acq|counter[9]     ; sys_clk                              ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.179 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.326      ;
; 0.213 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.333      ;
; 0.254 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.578      ;
; 0.264 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.587      ;
; 0.272 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.591      ;
; 0.298 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.230      ; 0.612      ;
; 0.301 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.429      ;
; 0.306 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.429      ;
; 0.321 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.641      ;
; 0.325 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.643      ;
; 0.331 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.650      ;
; 0.333 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.461      ;
; 0.335 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.654      ;
; 0.342 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.661      ;
; 0.354 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.673      ;
; 0.374 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.497      ;
; 0.377 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.142     ; 0.319      ;
; 0.378 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.498      ;
; 0.378 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.498      ;
; 0.378 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.506      ;
; 0.379 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.507      ;
; 0.383 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.515      ;
; 0.388 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.508      ;
; 0.388 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.706      ;
; 0.388 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.707      ;
; 0.389 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.509      ;
; 0.393 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.513      ;
; 0.397 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.716      ;
; 0.403 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.523      ;
; 0.406 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.724      ;
; 0.413 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.534      ;
; 0.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.236      ; 0.737      ;
; 0.417 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.235      ; 0.736      ;
; 0.454 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.772      ;
; 0.458 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.035      ; 0.577      ;
; 0.462 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.156     ; 0.390      ;
; 0.462 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.780      ;
; 0.464 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.787      ;
; 0.472 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.600      ;
; 0.483 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.801      ;
; 0.484 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.037      ; 0.605      ;
; 0.494 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.614      ;
; 0.495 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.623      ;
; 0.495 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.623      ;
; 0.498 ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.155     ; 0.427      ;
; 0.500 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.628      ;
; 0.500 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.628      ;
; 0.504 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.142     ; 0.446      ;
; 0.505 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.142     ; 0.447      ;
; 0.506 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.626      ;
; 0.513 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.641      ;
; 0.519 ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]            ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.647      ;
; 0.519 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; -0.155     ; 0.448      ;
; 0.521 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.035      ; 0.640      ;
; 0.524 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.843      ;
; 0.526 ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.648      ;
; 0.531 ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.234      ; 0.853      ;
; 0.535 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 0.000        ; 0.036      ; 0.656      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; logic_ctrl:ut_logic_ctrl|duty_data[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_counter[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; pwm_ctrl:ut_pwm_ctrl|pwm_out          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[26]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[27]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[28]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[29]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[30]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[31]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|counter[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_rising_edge ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|fg_signal_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|rpm[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[28]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[29]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; speed_acq:ut_speed_acq|ts_count[30]   ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us'                                                                               ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_out             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]       ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]         ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]        ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]        ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]        ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]         ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]         ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse         ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT       ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD     ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[0]        ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]        ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[10]           ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[5]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]            ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[11]       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[12]       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[13]       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[14]       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]        ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]        ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.773 ; 2.271 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; 1.064 ; 1.678 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; 1.451 ; 2.066 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -0.591 ; -1.170 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; -0.850 ; -1.454 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; -1.222 ; -1.835 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.222 ; 4.345 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 3.837 ; 3.971 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 4.226 ; 4.079 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.104 ; 4.224 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 3.709 ; 3.839 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 4.082 ; 3.941 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.310 ; 4.345 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.195 ; 4.230 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.407     ; 4.372     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.289     ; 4.254     ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -127.432  ; -0.204 ; N/A      ; N/A     ; -3.000              ;
;  ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -4.795    ; 0.179  ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                              ; -127.432  ; -0.204 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                       ; -2516.54  ; -0.204 ; 0.0      ; 0.0     ; -405.977            ;
;  ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -239.643  ; 0.000  ; N/A      ; N/A     ; -89.220             ;
;  sys_clk                              ; -2276.897 ; -0.204 ; N/A      ; N/A     ; -316.757            ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 3.934 ; 4.085 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; 2.288 ; 2.577 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; 3.074 ; 3.300 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; -0.591 ; -1.120 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; fg_signal ; sys_clk                              ; -0.850 ; -1.454 ; Rise       ; sys_clk                              ;
; rx        ; sys_clk                              ; -1.222 ; -1.835 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 8.608 ; 8.611 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 8.370 ; 8.180 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 8.782 ; 8.950 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; dq        ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 4.104 ; 4.224 ; Rise       ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ;
; pwm_out   ; sys_clk                              ; 3.709 ; 3.839 ; Rise       ; sys_clk                              ;
; tx        ; sys_clk                              ; 4.082 ; 3.941 ; Rise       ; sys_clk                              ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fg_signal               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 2717         ; 0        ; 0        ; 0        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk                              ; 331345420    ; 1        ; 0        ; 0        ;
; sys_clk                              ; sys_clk                              ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 2717         ; 0        ; 0        ; 0        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; sys_clk                              ; 331345420    ; 1        ; 0        ; 0        ;
; sys_clk                              ; sys_clk                              ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 276   ; 276  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Jan 04 22:22:13 2025
Info: Command: quartus_sta SmartFans -c SmartFans
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SmartFans.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
    Info (332105): create_clock -period 1.000 -name ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -127.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -127.432     -2276.897 sys_clk 
    Info (332119):    -4.795      -239.643 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332146): Worst-case hold slack is -0.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.091        -0.091 sys_clk 
    Info (332119):     0.434         0.000 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -316.757 sys_clk 
    Info (332119):    -1.487       -89.220 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -115.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -115.736     -2073.332 sys_clk 
    Info (332119):    -4.459      -222.122 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332146): Worst-case hold slack is -0.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.053        -0.053 sys_clk 
    Info (332119):     0.384         0.000 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -316.757 sys_clk 
    Info (332119):    -1.487       -89.220 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -55.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -55.152      -876.618 sys_clk 
    Info (332119):    -1.437       -67.732 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332146): Worst-case hold slack is -0.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.204        -0.204 sys_clk 
    Info (332119):     0.179         0.000 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -227.875 sys_clk 
    Info (332119):    -1.000       -60.000 ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Sat Jan 04 22:22:19 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


