#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce24f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb2540 .scope module, "tb" "tb" 3 68;
 .timescale -12 -12;
L_0x1ce3a30 .functor NOT 1, L_0x1d0efb0, C4<0>, C4<0>, C4<0>;
L_0x1d0ee00 .functor XOR 2, L_0x1d0ea60, L_0x1d0ec40, C4<00>, C4<00>;
L_0x1d0ef40 .functor XOR 2, L_0x1d0ee00, L_0x1d0ee70, C4<00>, C4<00>;
v0x1d0bf20_0 .net *"_ivl_10", 1 0, L_0x1d0ee70;  1 drivers
v0x1d0c020_0 .net *"_ivl_12", 1 0, L_0x1d0ef40;  1 drivers
v0x1d0c100_0 .net *"_ivl_2", 1 0, L_0x1d0e9a0;  1 drivers
v0x1d0c1c0_0 .net *"_ivl_4", 1 0, L_0x1d0ea60;  1 drivers
v0x1d0c2a0_0 .net *"_ivl_6", 1 0, L_0x1d0ec40;  1 drivers
v0x1d0c3d0_0 .net *"_ivl_8", 1 0, L_0x1d0ee00;  1 drivers
v0x1d0c4b0_0 .var "clk", 0 0;
v0x1d0c550_0 .net "p1a", 0 0, v0x1d07c10_0;  1 drivers
v0x1d0c680_0 .net "p1b", 0 0, v0x1d07cd0_0;  1 drivers
v0x1d0c840_0 .net "p1c", 0 0, v0x1d07d70_0;  1 drivers
v0x1d0c970_0 .net "p1d", 0 0, v0x1d07e10_0;  1 drivers
v0x1d0caa0_0 .net "p1e", 0 0, v0x1d07f00_0;  1 drivers
v0x1d0cbd0_0 .net "p1f", 0 0, v0x1d07fd0_0;  1 drivers
v0x1d0cd00_0 .net "p1y_dut", 0 0, L_0x1d0e620;  1 drivers
v0x1d0cda0_0 .net "p1y_ref", 0 0, L_0x1d0dcc0;  1 drivers
v0x1d0ce40_0 .net "p2a", 0 0, v0x1d080a0_0;  1 drivers
v0x1d0cf70_0 .net "p2b", 0 0, v0x1d08170_0;  1 drivers
v0x1d0d120_0 .net "p2c", 0 0, v0x1d08240_0;  1 drivers
v0x1d0d250_0 .net "p2d", 0 0, v0x1d08310_0;  1 drivers
v0x1d0d380_0 .net "p2y_dut", 0 0, L_0x1d0e7d0;  1 drivers
v0x1d0d420_0 .net "p2y_ref", 0 0, L_0x1d0e040;  1 drivers
v0x1d0d4c0_0 .var/2u "stats1", 223 0;
v0x1d0d560_0 .var/2u "strobe", 0 0;
v0x1d0d600_0 .net "tb_match", 0 0, L_0x1d0efb0;  1 drivers
v0x1d0d6c0_0 .net "tb_mismatch", 0 0, L_0x1ce3a30;  1 drivers
v0x1d0d780_0 .net "wavedrom_enable", 0 0, v0x1d083e0_0;  1 drivers
v0x1d0d820_0 .net "wavedrom_title", 511 0, v0x1d08480_0;  1 drivers
L_0x1d0e9a0 .concat [ 1 1 0 0], L_0x1d0e040, L_0x1d0dcc0;
L_0x1d0ea60 .concat [ 1 1 0 0], L_0x1d0e040, L_0x1d0dcc0;
L_0x1d0ec40 .concat [ 1 1 0 0], L_0x1d0e7d0, L_0x1d0e620;
L_0x1d0ee70 .concat [ 1 1 0 0], L_0x1d0e040, L_0x1d0dcc0;
L_0x1d0efb0 .cmp/eeq 2, L_0x1d0e9a0, L_0x1d0ef40;
S_0x1cbacf0 .scope module, "good1" "reference_module" 3 129, 3 4 0, S_0x1cb2540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
L_0x1d0dcc0 .functor OR 1, L_0x1d0da20, L_0x1d0dbc0, C4<0>, C4<0>;
L_0x1d0e040 .functor OR 1, L_0x1d0ddd0, L_0x1d0df50, C4<0>, C4<0>;
v0x1ce3c20_0 .net *"_ivl_0", 2 0, L_0x1d0d920;  1 drivers
v0x1ce3cc0_0 .net *"_ivl_10", 1 0, L_0x1d0dd30;  1 drivers
v0x1d06080_0 .net *"_ivl_13", 0 0, L_0x1d0ddd0;  1 drivers
v0x1d06120_0 .net *"_ivl_14", 1 0, L_0x1d0deb0;  1 drivers
v0x1d06200_0 .net *"_ivl_17", 0 0, L_0x1d0df50;  1 drivers
v0x1d06310_0 .net *"_ivl_3", 0 0, L_0x1d0da20;  1 drivers
v0x1d063d0_0 .net *"_ivl_4", 2 0, L_0x1d0daf0;  1 drivers
v0x1d064b0_0 .net *"_ivl_7", 0 0, L_0x1d0dbc0;  1 drivers
v0x1d06570_0 .net "p1a", 0 0, v0x1d07c10_0;  alias, 1 drivers
v0x1d06630_0 .net "p1b", 0 0, v0x1d07cd0_0;  alias, 1 drivers
v0x1d066f0_0 .net "p1c", 0 0, v0x1d07d70_0;  alias, 1 drivers
v0x1d067b0_0 .net "p1d", 0 0, v0x1d07e10_0;  alias, 1 drivers
v0x1d06870_0 .net "p1e", 0 0, v0x1d07f00_0;  alias, 1 drivers
v0x1d06930_0 .net "p1f", 0 0, v0x1d07fd0_0;  alias, 1 drivers
v0x1d069f0_0 .net "p1y", 0 0, L_0x1d0dcc0;  alias, 1 drivers
v0x1d06ab0_0 .net "p2a", 0 0, v0x1d080a0_0;  alias, 1 drivers
v0x1d06b70_0 .net "p2b", 0 0, v0x1d08170_0;  alias, 1 drivers
v0x1d06c30_0 .net "p2c", 0 0, v0x1d08240_0;  alias, 1 drivers
v0x1d06cf0_0 .net "p2d", 0 0, v0x1d08310_0;  alias, 1 drivers
v0x1d06db0_0 .net "p2y", 0 0, L_0x1d0e040;  alias, 1 drivers
L_0x1d0d920 .concat [ 1 1 1 0], v0x1d07d70_0, v0x1d07cd0_0, v0x1d07c10_0;
L_0x1d0da20 .reduce/and L_0x1d0d920;
L_0x1d0daf0 .concat [ 1 1 1 0], v0x1d07fd0_0, v0x1d07f00_0, v0x1d07e10_0;
L_0x1d0dbc0 .reduce/and L_0x1d0daf0;
L_0x1d0dd30 .concat [ 1 1 0 0], v0x1d08170_0, v0x1d080a0_0;
L_0x1d0ddd0 .reduce/and L_0x1d0dd30;
L_0x1d0deb0 .concat [ 1 1 0 0], v0x1d08310_0, v0x1d08240_0;
L_0x1d0df50 .reduce/and L_0x1d0deb0;
S_0x1d06ff0 .scope module, "stim1" "stimulus_gen" 3 116, 3 25 0, S_0x1cb2540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p1e";
    .port_info 6 /OUTPUT 1 "p1f";
    .port_info 7 /OUTPUT 1 "p2a";
    .port_info 8 /OUTPUT 1 "p2b";
    .port_info 9 /OUTPUT 1 "p2c";
    .port_info 10 /OUTPUT 1 "p2d";
    .port_info 11 /OUTPUT 512 "wavedrom_title";
    .port_info 12 /OUTPUT 1 "wavedrom_enable";
v0x1d07b50_0 .net "clk", 0 0, v0x1d0c4b0_0;  1 drivers
v0x1d07c10_0 .var "p1a", 0 0;
v0x1d07cd0_0 .var "p1b", 0 0;
v0x1d07d70_0 .var "p1c", 0 0;
v0x1d07e10_0 .var "p1d", 0 0;
v0x1d07f00_0 .var "p1e", 0 0;
v0x1d07fd0_0 .var "p1f", 0 0;
v0x1d080a0_0 .var "p2a", 0 0;
v0x1d08170_0 .var "p2b", 0 0;
v0x1d08240_0 .var "p2c", 0 0;
v0x1d08310_0 .var "p2d", 0 0;
v0x1d083e0_0 .var "wavedrom_enable", 0 0;
v0x1d08480_0 .var "wavedrom_title", 511 0;
S_0x1d07350 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 47, 3 47 0, S_0x1d06ff0;
 .timescale -12 -12;
v0x1d07590_0 .var/2s "count", 31 0;
E_0x1cc3ef0/0 .event negedge, v0x1d07b50_0;
E_0x1cc3ef0/1 .event posedge, v0x1d07b50_0;
E_0x1cc3ef0 .event/or E_0x1cc3ef0/0, E_0x1cc3ef0/1;
E_0x1cc4140 .event posedge, v0x1d07b50_0;
S_0x1d07690 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1d06ff0;
 .timescale -12 -12;
v0x1d07890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d07970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1d06ff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d085a0 .scope module, "top_module1" "top_module" 3 143, 4 1 0, S_0x1cb2540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
v0x1d0b010_0 .net "and1_out", 0 0, L_0x1d0e170;  1 drivers
v0x1d0b100_0 .net "and2_out", 0 0, L_0x1d0e2a0;  1 drivers
v0x1d0b210_0 .net "and3_out", 0 0, L_0x1d0e3f0;  1 drivers
v0x1d0b300_0 .net "and4_out", 0 0, L_0x1d0e540;  1 drivers
v0x1d0b3f0_0 .net "p1a", 0 0, v0x1d07c10_0;  alias, 1 drivers
v0x1d0b4e0_0 .net "p1b", 0 0, v0x1d07cd0_0;  alias, 1 drivers
v0x1d0b580_0 .net "p1c", 0 0, v0x1d07d70_0;  alias, 1 drivers
v0x1d0b620_0 .net "p1d", 0 0, v0x1d07e10_0;  alias, 1 drivers
v0x1d0b6c0_0 .net "p1e", 0 0, v0x1d07f00_0;  alias, 1 drivers
v0x1d0b7f0_0 .net "p1f", 0 0, v0x1d07fd0_0;  alias, 1 drivers
v0x1d0b890_0 .net "p1y", 0 0, L_0x1d0e620;  alias, 1 drivers
v0x1d0b930_0 .net "p2a", 0 0, v0x1d080a0_0;  alias, 1 drivers
v0x1d0b9d0_0 .net "p2b", 0 0, v0x1d08170_0;  alias, 1 drivers
v0x1d0ba70_0 .net "p2c", 0 0, v0x1d08240_0;  alias, 1 drivers
v0x1d0bb10_0 .net "p2d", 0 0, v0x1d08310_0;  alias, 1 drivers
v0x1d0bbb0_0 .net "p2y", 0 0, L_0x1d0e7d0;  alias, 1 drivers
S_0x1d088f0 .scope module, "and1" "andgate" 4 24, 4 35 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x1d0e100 .functor AND 1, v0x1d07c10_0, v0x1d07cd0_0, C4<1>, C4<1>;
L_0x1d0e170 .functor AND 1, L_0x1d0e100, v0x1d07d70_0, C4<1>, C4<1>;
v0x1d08b90_0 .net *"_ivl_0", 0 0, L_0x1d0e100;  1 drivers
v0x1d08c90_0 .net "in1", 0 0, v0x1d07c10_0;  alias, 1 drivers
v0x1d08da0_0 .net "in2", 0 0, v0x1d07cd0_0;  alias, 1 drivers
v0x1d08e90_0 .net "in3", 0 0, v0x1d07d70_0;  alias, 1 drivers
v0x1d08f80_0 .net "out", 0 0, L_0x1d0e170;  alias, 1 drivers
S_0x1d090d0 .scope module, "and2" "andgate" 4 25, 4 35 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x1d0e230 .functor AND 1, v0x1d07e10_0, v0x1d07f00_0, C4<1>, C4<1>;
L_0x1d0e2a0 .functor AND 1, L_0x1d0e230, v0x1d07fd0_0, C4<1>, C4<1>;
v0x1d09360_0 .net *"_ivl_0", 0 0, L_0x1d0e230;  1 drivers
v0x1d09440_0 .net "in1", 0 0, v0x1d07e10_0;  alias, 1 drivers
v0x1d09550_0 .net "in2", 0 0, v0x1d07f00_0;  alias, 1 drivers
v0x1d09640_0 .net "in3", 0 0, v0x1d07fd0_0;  alias, 1 drivers
v0x1d09730_0 .net "out", 0 0, L_0x1d0e2a0;  alias, 1 drivers
S_0x1d09880 .scope module, "and3" "andgate" 4 26, 4 35 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x1d0e360 .functor AND 1, v0x1d080a0_0, v0x1d08170_0, C4<1>, C4<1>;
o0x7fda1e9b7be8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d0e3f0 .functor AND 1, L_0x1d0e360, o0x7fda1e9b7be8, C4<1>, C4<1>;
v0x1d09af0_0 .net *"_ivl_0", 0 0, L_0x1d0e360;  1 drivers
v0x1d09bd0_0 .net "in1", 0 0, v0x1d080a0_0;  alias, 1 drivers
v0x1d09ce0_0 .net "in2", 0 0, v0x1d08170_0;  alias, 1 drivers
v0x1d09dd0_0 .net "in3", 0 0, o0x7fda1e9b7be8;  0 drivers
v0x1d09e70_0 .net "out", 0 0, L_0x1d0e3f0;  alias, 1 drivers
S_0x1d09fe0 .scope module, "and4" "andgate" 4 27, 4 35 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x1d0e4d0 .functor AND 1, v0x1d08240_0, v0x1d08310_0, C4<1>, C4<1>;
o0x7fda1e9b7d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d0e540 .functor AND 1, L_0x1d0e4d0, o0x7fda1e9b7d38, C4<1>, C4<1>;
v0x1d0a250_0 .net *"_ivl_0", 0 0, L_0x1d0e4d0;  1 drivers
v0x1d0a350_0 .net "in1", 0 0, v0x1d08240_0;  alias, 1 drivers
v0x1d0a460_0 .net "in2", 0 0, v0x1d08310_0;  alias, 1 drivers
v0x1d0a550_0 .net "in3", 0 0, o0x7fda1e9b7d38;  0 drivers
v0x1d0a5f0_0 .net "out", 0 0, L_0x1d0e540;  alias, 1 drivers
S_0x1d0a760 .scope module, "or1" "orgate" 4 31, 4 45 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d0e620 .functor OR 1, L_0x1d0e170, L_0x1d0e2a0, C4<0>, C4<0>;
v0x1d0a9b0_0 .net "in1", 0 0, L_0x1d0e170;  alias, 1 drivers
v0x1d0aa70_0 .net "in2", 0 0, L_0x1d0e2a0;  alias, 1 drivers
v0x1d0ab10_0 .net "out", 0 0, L_0x1d0e620;  alias, 1 drivers
S_0x1d0abf0 .scope module, "or2" "orgate" 4 32, 4 45 0, S_0x1d085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d0e7d0 .functor OR 1, L_0x1d0e3f0, L_0x1d0e540, C4<0>, C4<0>;
v0x1d0add0_0 .net "in1", 0 0, L_0x1d0e3f0;  alias, 1 drivers
v0x1d0ae90_0 .net "in2", 0 0, L_0x1d0e540;  alias, 1 drivers
v0x1d0af30_0 .net "out", 0 0, L_0x1d0e7d0;  alias, 1 drivers
S_0x1d0bd50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 159, 3 159 0, S_0x1cb2540;
 .timescale -12 -12;
E_0x1cc43a0 .event anyedge, v0x1d0d560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d0d560_0;
    %nor/r;
    %assign/vec4 v0x1d0d560_0, 0;
    %wait E_0x1cc43a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d06ff0;
T_3 ;
    %fork t_1, S_0x1d07350;
    %jmp t_0;
    .scope S_0x1d07350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d07590_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x1d07fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07cd0_0, 0;
    %assign/vec4 v0x1d07c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08170_0, 0;
    %assign/vec4 v0x1d080a0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc4140;
    %load/vec4 v0x1d07590_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x1d07590_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1d07fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07cd0_0, 0;
    %assign/vec4 v0x1d07c10_0, 0;
    %load/vec4 v0x1d07590_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08170_0, 0;
    %assign/vec4 v0x1d080a0_0, 0;
    %load/vec4 v0x1d07590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d07590_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d07970;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc3ef0;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x1d08310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d080a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07cd0_0, 0;
    %assign/vec4 v0x1d07c10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .scope S_0x1d06ff0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cb2540;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0d560_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cb2540;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d0c4b0_0;
    %inv;
    %store/vec4 v0x1d0c4b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cb2540;
T_6 ;
    %vpi_call/w 3 108 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 109 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d07b50_0, v0x1d0d6c0_0, v0x1d0c550_0, v0x1d0c680_0, v0x1d0c840_0, v0x1d0c970_0, v0x1d0caa0_0, v0x1d0cbd0_0, v0x1d0ce40_0, v0x1d0cf70_0, v0x1d0d120_0, v0x1d0d250_0, v0x1d0cda0_0, v0x1d0cd00_0, v0x1d0d420_0, v0x1d0d380_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cb2540;
T_7 ;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 173 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 174 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cb2540;
T_8 ;
    %wait E_0x1cc3ef0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0d4c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
    %load/vec4 v0x1d0d600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0d4c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d0cda0_0;
    %load/vec4 v0x1d0cda0_0;
    %load/vec4 v0x1d0cd00_0;
    %xor;
    %load/vec4 v0x1d0cda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1d0d420_0;
    %load/vec4 v0x1d0d420_0;
    %load/vec4 v0x1d0d380_0;
    %xor;
    %load/vec4 v0x1d0d420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1d0d4c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0d4c0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/7458/7458_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/7458/iter0/response39/top_module.sv";
