digraph "CFG for '_Z31stochasticGradientDescentKerneliPiS_iPfS0_f' function" {
	label="CFG for '_Z31stochasticGradientDescentKerneliPiS_iPfS0_f' function";

	Node0x537f860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = sext i32 %8 to i64\l  %10 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %9\l  %11 = load i32, i32 addrspace(1)* %10, align 4, !tbaa !4, !amdgpu.noclobber\l... !8\l  %12 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %9\l  %13 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !4, !amdgpu.noclobber\l... !8\l  %14 = icmp ne i32 %11, -1\l  %15 = icmp sgt i32 %13, 0\l  %16 = select i1 %14, i1 %15, i1 false\l  br i1 %16, label %17, label %54\l|{<s0>T|<s1>F}}"];
	Node0x537f860:s0 -> Node0x537fa50;
	Node0x537f860:s1 -> Node0x5382050;
	Node0x537fa50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%17:\l17:                                               \l  %18 = sitofp i32 %13 to float\l  %19 = fdiv contract float 1.000000e+00, %18\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %22 = getelementptr i8, i8 addrspace(4)* %21, i64 4\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 4, !range !9, !invariant.load !8\l  %25 = zext i16 %24 to i32\l  %26 = mul i32 %20, %25\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !10\l  %28 = add i32 %26, %27\l  %29 = mul i32 %28, %0\l  %30 = mul nsw i32 %11, %3\l  %31 = add nsw i32 %29, %30\l  %32 = add nsw i32 %31, %0\l  %33 = add nsw i32 %30, %3\l  %34 = tail call i32 @llvm.smin.i32(i32 %32, i32 %33)\l  %35 = icmp slt i32 %31, %34\l  br i1 %35, label %36, label %54\l|{<s0>T|<s1>F}}"];
	Node0x537fa50:s0 -> Node0x5383fc0;
	Node0x537fa50:s1 -> Node0x5382050;
	Node0x5383fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%36:\l36:                                               \l  %37 = mul nsw i32 %8, %3\l  %38 = add nsw i32 %29, %37\l  br label %39\l}"];
	Node0x5383fc0 -> Node0x53841e0;
	Node0x53841e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  %40 = phi i32 [ %51, %39 ], [ %31, %36 ]\l  %41 = phi i32 [ %52, %39 ], [ %38, %36 ]\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %5, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !11\l  %45 = fmul contract float %19, %44\l  %46 = fmul contract float %45, %6\l  %47 = sext i32 %40 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %4, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !11\l  %50 = fsub contract float %49, %46\l  store float %50, float addrspace(1)* %48, align 4, !tbaa !11\l  %51 = add nsw i32 %40, 1\l  %52 = add nsw i32 %41, 1\l  %53 = icmp slt i32 %51, %34\l  br i1 %53, label %39, label %54, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x53841e0:s0 -> Node0x53841e0;
	Node0x53841e0:s1 -> Node0x5382050;
	Node0x5382050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%54:\l54:                                               \l  ret void\l}"];
}
