INFO: [VRFC 10-163] Analyzing VHDL file "/home/vitis/cpu_8bit/cpu_8bit.srcs/sim_1/new/sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sram_tb'
