OpenROAD 7c85c140308f01b73f57ea1117f3e43f39abd437 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.77    1.54    2.45 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.77    0.00    2.45 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.60    0.58    3.03 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.60    0.00    3.03 ^ _124_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.70    0.50    3.53 v _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  0.70    0.00    3.54 v _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  3.54   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.41    1.00 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    1.00 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.25   clock uncertainty
                         -0.10    1.16   clock reconvergence pessimism
                         -0.02    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38    0.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.91 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.93    1.64    2.55 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.93    0.00    2.55 v _094_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                  0.53    0.51    3.06 ^ _094_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01                           _033_ (net)
                  0.53    0.00    3.06 ^ _102_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.36    0.28    3.34 v _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _041_ (net)
                  0.36    0.00    3.34 v _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.32    0.28    3.62 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _045_ (net)
                  0.32    0.00    3.62 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.85    0.57    4.19 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  0.85    0.00    4.20 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  4.20   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.26   clock uncertainty
                         -0.10    1.16   clock reconvergence pessimism
                         -0.07    1.09   library hold time
                                  1.09   data required time
-----------------------------------------------------------------------------
                                  1.09   data required time
                                 -4.20   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38    0.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.91 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.93    1.64    2.55 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.93    0.00    2.55 v _078_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                  1.05    0.77    3.32 ^ _078_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     3    0.02                           _020_ (net)
                  1.05    0.00    3.32 ^ _083_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.33    0.32    3.64 v _083_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _025_ (net)
                  0.33    0.00    3.64 v _084_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.51    0.39    4.04 ^ _084_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _026_ (net)
                  0.51    0.00    4.04 ^ _089_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.20    0.50    4.54 ^ _089_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01                           _030_ (net)
                  0.20    0.00    4.54 ^ _090_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.74    0.49    5.03 v _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  0.74    0.00    5.03 v _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.03   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.41    1.00 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    1.00 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.25   clock uncertainty
                         -0.06    1.20   clock reconvergence pessimism
                         -0.03    1.17   library hold time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.77    1.54    2.45 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.77    0.00    2.45 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.60    0.58    3.03 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.60    0.00    3.03 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.46    0.38    3.41 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.46    0.00    3.41 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.29    0.27    3.68 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.29    0.00    3.69 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.32    0.54    4.23 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.32    0.00    4.23 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.10    0.86    5.09 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  1.10    0.00    5.09 ^ _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.09   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.41    1.00 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    1.00 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.25   clock uncertainty
                         -0.10    1.16   clock reconvergence pessimism
                          0.04    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.77    1.54    2.45 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.77    0.00    2.45 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.60    0.58    3.03 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.60    0.00    3.03 ^ _066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  1.13    0.75    3.78 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  1.13    0.00    3.78 v _116_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.25    0.81    4.59 v _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.25    0.00    4.59 v _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.67    0.65    5.23 v _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.67    0.00    5.23 v _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.26   clock uncertainty
                         -0.06    1.20   clock reconvergence pessimism
                         -0.01    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.77    1.54    2.45 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.77    0.00    2.45 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.60    0.58    3.03 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.60    0.00    3.03 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.46    0.38    3.41 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.46    0.00    3.41 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.29    0.27    3.68 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.29    0.00    3.69 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.32    0.54    4.23 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.32    0.00    4.23 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.10    0.86    5.09 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  1.10    0.00    5.09 ^ _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.83    0.68    5.77 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.83    0.00    5.77 v _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    1.26   clock uncertainty
                         -0.06    1.20   clock reconvergence pessimism
                         -0.06    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.94    1.64    2.55 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.06                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.94    0.00    2.55 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.53    0.51    3.06 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.53    0.00    3.06 ^ _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.27    0.84    3.90 v _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  1.27    0.00    3.91 v output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.61    0.96    4.87 v output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.61    0.00    4.87 v io_oeb[0] (out)
                                  4.87   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                 10.62   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.94    1.64    2.55 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.06                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.94    0.00    2.55 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.53    0.51    3.06 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.53    0.00    3.06 ^ _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.41    0.95    4.01 v _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  1.41    0.00    4.01 v output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.62    0.99    5.00 v output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.62    0.00    5.00 v io_oeb[1] (out)
                                  5.00   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                 10.75   slack (MET)


Startpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43    0.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37    0.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.91 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.96    1.66    2.56 v _128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.06                           fsm_plant_opt.state_water_synth_1 (net)
                  0.96    0.00    2.57 v _059_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.50    1.06    3.63 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.50    0.00    3.63 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.26    0.83    4.46 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  1.26    0.00    4.47 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.60    0.87    5.34 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.60    0.00    5.34 ^ io_out[0] (out)
                                  5.34   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -5.34   data arrival time
-----------------------------------------------------------------------------
                                 11.09   slack (MET)



======================= Typical Corner ===================================

Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.45    0.85    1.35 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.45    0.00    1.36 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.34    0.33    1.68 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.34    0.00    1.68 ^ _124_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.39    0.28    1.96 v _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  0.39    0.00    1.96 v _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.96   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.05    0.76   clock reconvergence pessimism
                          0.00    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.55    0.90    1.41 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.55    0.00    1.42 v _094_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                  0.30    0.29    1.70 ^ _094_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01                           _033_ (net)
                  0.30    0.00    1.70 ^ _102_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.20    0.15    1.85 v _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _041_ (net)
                  0.20    0.00    1.85 v _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.18    0.15    2.00 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _045_ (net)
                  0.18    0.00    2.00 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.47    0.32    2.32 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  0.47    0.00    2.32 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  2.32   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.05    0.76   clock reconvergence pessimism
                         -0.03    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  1.59   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.55    0.90    1.41 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.55    0.00    1.42 v _078_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                  0.55    0.41    1.82 ^ _078_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     3    0.01                           _020_ (net)
                  0.55    0.00    1.82 ^ _083_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.18    0.17    1.99 v _083_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _025_ (net)
                  0.18    0.00    1.99 v _084_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.29    0.22    2.21 ^ _084_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _026_ (net)
                  0.29    0.00    2.21 ^ _089_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.11    0.27    2.49 ^ _089_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01                           _030_ (net)
                  0.11    0.00    2.49 ^ _090_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.41    0.27    2.76 v _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  0.41    0.00    2.76 v _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  2.76   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.03    0.78   clock reconvergence pessimism
                         -0.01    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.45    0.85    1.35 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.45    0.00    1.36 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.34    0.33    1.68 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.34    0.00    1.68 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.26    0.21    1.90 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.26    0.00    1.90 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.16    0.15    2.05 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.16    0.00    2.05 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.18    0.29    2.34 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.18    0.00    2.34 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.64    0.49    2.83 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.64    0.00    2.83 ^ _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  2.83   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.05    0.76   clock reconvergence pessimism
                          0.04    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.45    0.85    1.35 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.45    0.00    1.36 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.34    0.33    1.68 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.34    0.00    1.68 ^ _066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.60    0.40    2.08 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  0.60    0.00    2.08 v _116_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.14    0.43    2.51 v _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.14    0.00    2.51 v _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.39    0.37    2.87 v _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.39    0.00    2.88 v _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  2.88   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.03    0.78   clock reconvergence pessimism
                          0.00    0.78   library hold time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  2.09   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.45    0.85    1.35 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.45    0.00    1.36 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.34    0.33    1.68 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.34    0.00    1.68 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.26    0.21    1.90 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.26    0.00    1.90 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.16    0.15    2.05 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.16    0.00    2.05 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.18    0.29    2.34 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.18    0.00    2.34 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.64    0.49    2.83 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.64    0.00    2.83 ^ _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.49    0.38    3.21 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.49    0.00    3.21 v _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  3.21   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.81   clock uncertainty
                         -0.03    0.78   clock reconvergence pessimism
                         -0.03    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  2.46   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.55    0.91    1.41 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.05                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.55    0.00    1.42 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.30    0.29    1.71 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.30    0.00    1.71 ^ _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.71    0.47    2.18 v _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  0.71    0.00    2.18 v output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.53    2.71 v output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.35    0.00    2.71 v io_oeb[0] (out)
                                  2.71   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.55    0.91    1.41 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.05                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.55    0.00    1.42 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.30    0.29    1.71 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.30    0.00    1.71 ^ _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.81    0.54    2.25 v _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  0.81    0.00    2.25 v output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.55    2.80 v output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.35    0.00    2.80 v io_oeb[1] (out)
                                  2.80   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.06    0.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24    0.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21    0.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.51 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.56    0.91    1.42 v _128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.06                           fsm_plant_opt.state_water_synth_1 (net)
                  0.56    0.00    1.42 v _059_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.28    0.58    2.00 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.28    0.00    2.00 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.73    0.48    2.48 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  0.73    0.00    2.49 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.50    2.98 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.35    0.00    2.99 ^ io_out[0] (out)
                                  2.99   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  8.74   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.30    0.53    0.86 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.30    0.00    0.87 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.22    0.21    1.08 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.22    0.00    1.08 ^ _124_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.25    0.17    1.25 v _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  0.25    0.00    1.25 v _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.03    0.58   clock reconvergence pessimism
                          0.01    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.36    0.57    0.90 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.36    0.00    0.91 v _094_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                  0.19    0.18    1.09 ^ _094_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01                           _033_ (net)
                  0.19    0.00    1.09 ^ _102_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.12    0.09    1.18 v _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _041_ (net)
                  0.12    0.00    1.18 v _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.11    0.10    1.28 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _045_ (net)
                  0.11    0.00    1.28 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.30    0.20    1.48 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  0.30    0.00    1.48 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.48   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.03    0.58   clock reconvergence pessimism
                         -0.01    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.36    0.57    0.90 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.36    0.00    0.91 v _078_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                  0.33    0.25    1.16 ^ _078_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     3    0.01                           _020_ (net)
                  0.33    0.00    1.16 ^ _083_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.12    0.10    1.26 v _083_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _025_ (net)
                  0.12    0.00    1.26 v _084_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.19    0.14    1.40 ^ _084_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _026_ (net)
                  0.19    0.00    1.40 ^ _089_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.07    0.17    1.57 ^ _089_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01                           _030_ (net)
                  0.07    0.00    1.57 ^ _090_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.26    0.17    1.75 v _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  0.26    0.00    1.75 v _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.02    0.59   clock reconvergence pessimism
                          0.01    0.60   library hold time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.30    0.53    0.86 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.30    0.00    0.87 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.22    0.21    1.08 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.22    0.00    1.08 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.17    0.14    1.21 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.17    0.00    1.21 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.11    0.10    1.31 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.11    0.00    1.31 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.11    0.18    1.49 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.11    0.00    1.49 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.42    0.32    1.82 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.42    0.00    1.82 ^ _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.82   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.03    0.58   clock reconvergence pessimism
                          0.03    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.30    0.53    0.86 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.30    0.00    0.87 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.22    0.21    1.08 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.22    0.00    1.08 ^ _066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.37    0.24    1.32 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  0.37    0.00    1.32 v _116_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.09    0.26    1.58 v _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.09    0.00    1.58 v _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.25    0.24    1.82 v _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.25    0.00    1.82 v _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.82   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.02    0.59   clock reconvergence pessimism
                          0.01    0.60   library hold time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.30    0.53    0.86 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_2 (net)
                  0.30    0.00    0.87 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.22    0.21    1.08 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.22    0.00    1.08 ^ _085_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.17    0.14    1.21 v _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.17    0.00    1.21 v _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.11    0.10    1.31 ^ _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.11    0.00    1.31 ^ _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.11    0.18    1.49 ^ _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.11    0.00    1.49 ^ _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.42    0.32    1.82 ^ _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.42    0.00    1.82 ^ _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.32    0.25    2.06 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.32    0.00    2.06 v _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  2.06   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    0.61   clock uncertainty
                         -0.02    0.59   clock reconvergence pessimism
                         -0.01    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.37    0.58    0.90 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.05                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.37    0.00    0.91 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.20    0.19    1.10 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.20    0.00    1.10 ^ _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.45    0.30    1.40 v _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  0.45    0.00    1.40 v output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.34    1.74 v output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.23    0.00    1.74 v io_oeb[0] (out)
                                  1.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.37    0.58    0.90 v _129_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.05                           fsm_plant_opt.state_temperature_synth_0 (net)
                  0.37    0.00    0.91 v _086_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.20    0.19    1.10 ^ _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.20    0.00    1.10 ^ _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.52    0.35    1.45 v _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  0.52    0.00    1.45 v output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.35    1.80 v output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.23    0.00    1.80 v io_oeb[1] (out)
                                  1.80   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.04    0.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13    0.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00    0.33 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.37    0.58    0.91 v _128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     8    0.05                           fsm_plant_opt.state_water_synth_1 (net)
                  0.37    0.00    0.91 v _059_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.18    0.36    1.27 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.18    0.00    1.27 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.32    1.59 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  0.49    0.00    1.59 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.33    1.92 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.23    0.00    1.92 ^ io_out[0] (out)
                                  1.92   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.67   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.25    0.00    6.10 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.93    1.44    7.55 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.93    0.01    7.55 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.62    8.17 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.77    0.00    8.17 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.80    1.12    9.29 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05                           _004_ (net)
                  0.80    0.00    9.29 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.59    1.24   10.53 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.59    0.00   10.53 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.87    0.67   11.20 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.87    0.00   11.20 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.57    0.26   11.46 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.57    0.00   11.46 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.24    0.65   12.11 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.24    0.00   12.11 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.04    0.95   13.06 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  1.04    0.00   13.06 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.57    1.20   14.26 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  1.57    0.00   14.26 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 14.26   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38   30.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00   30.91 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.56   30.10   library setup time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                 15.84   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_sel_i[2] (in)
     2    0.01                           wbs_sel_i[2] (net)
                  0.25    0.00    6.10 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.69    2.50    8.60 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.13                           net8 (net)
                  3.69    0.02    8.62 ^ _098_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.57    1.14    9.76 v _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  1.57    0.00    9.76 v _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.43    1.24   11.01 v _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.43    0.00   11.01 v _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  1.07    0.76   11.77 ^ _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  1.07    0.00   11.77 ^ _113_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.41    0.34   12.10 v _113_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _051_ (net)
                  0.41    0.00   12.10 v _115_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.48    0.40   12.50 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.48    0.00   12.50 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.39    1.02   13.52 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.39    0.00   13.52 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.71    0.74   14.26 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.71    0.00   14.26 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 14.26   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38   30.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00   30.91 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.53   30.13   library setup time
                                 30.13   data required time
-----------------------------------------------------------------------------
                                 30.13   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                 15.87   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  1.57    2.26    3.27 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  1.57    0.00    3.27 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.89    0.78    4.05 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.89    0.00    4.05 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.46    1.11    5.16 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  1.46    0.00    5.16 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.65    0.37    5.53 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.65    0.00    5.53 v _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.52    1.11    6.64 ^ _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  1.52    0.00    6.65 ^ output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.60    1.00    7.65 ^ output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.60    0.00    7.65 ^ io_oeb[0] (out)
                                  7.65   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -7.65   data arrival time
-----------------------------------------------------------------------------
                                 16.10   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  1.57    2.26    3.27 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  1.57    0.00    3.27 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.89    0.78    4.05 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.89    0.00    4.05 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.46    1.11    5.16 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  1.46    0.00    5.16 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.65    0.37    5.53 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.65    0.00    5.53 v _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.44    1.08    6.62 ^ _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  1.44    0.00    6.62 ^ output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.60    1.00    7.61 ^ output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.60    0.00    7.62 ^ io_oeb[1] (out)
                                  7.62   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -7.62   data arrival time
-----------------------------------------------------------------------------
                                 16.13   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.15    0.06    6.06 v wbs_sel_i[0] (in)
     2    0.01                           wbs_sel_i[0] (net)
                  0.15    0.00    6.06 v input6/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                  0.98    2.54    8.60 v input6/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     2    0.04                           net6 (net)
                  0.98    0.00    8.61 v _098_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.65    1.14    9.75 ^ _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  1.65    0.00    9.75 ^ _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.63    1.24   10.99 ^ _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.63    0.00   10.99 ^ _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  0.92    0.55   11.54 v _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  0.92    0.00   11.54 v _102_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.65    0.64   12.18 ^ _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _041_ (net)
                  0.65    0.00   12.18 ^ _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.36    0.29   12.47 v _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _045_ (net)
                  0.36    0.00   12.47 v _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.88    1.17   13.64 ^ _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  1.88    0.00   13.64 ^ _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 13.64   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38   30.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00   30.91 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.56   30.10   library setup time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                -13.64   data arrival time
-----------------------------------------------------------------------------
                                 16.46   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.25    0.00    6.10 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.93    1.44    7.55 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.93    0.01    7.55 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.62    8.17 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.77    0.00    8.17 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.80    1.12    9.29 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05                           _004_ (net)
                  0.80    0.00    9.29 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.59    1.24   10.53 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.59    0.00   10.53 v _065_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.55    0.46   10.99 ^ _065_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _007_ (net)
                  0.55    0.00   10.99 ^ _066_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  1.14    0.81   11.80 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  1.14    0.00   11.80 v _076_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.24    0.76   12.56 v _076_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _018_ (net)
                  0.24    0.00   12.56 v _090_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.65    1.00   13.56 ^ _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  1.65    0.00   13.56 ^ _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 13.56   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37   30.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00   30.91 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.56   30.09   library setup time
                                 30.09   data required time
-----------------------------------------------------------------------------
                                 30.09   data required time
                                -13.56   data arrival time
-----------------------------------------------------------------------------
                                 16.53   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.25    0.00    6.10 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.93    1.44    7.55 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.93    0.01    7.55 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.62    8.17 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.77    0.00    8.17 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.80    1.12    9.29 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05                           _004_ (net)
                  0.80    0.00    9.29 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.59    1.24   10.53 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.59    0.00   10.53 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.87    0.67   11.20 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.87    0.00   11.20 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.57    0.26   11.46 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.57    0.00   11.46 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.24    0.65   12.11 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.24    0.00   12.11 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.04    0.95   13.06 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  1.04    0.00   13.06 v _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 13.06   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37   30.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00   30.91 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.76   29.90   library setup time
                                 29.90   data required time
-----------------------------------------------------------------------------
                                 29.90   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 16.83   slack (MET)


Startpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.11    0.11 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00    0.11 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.47    0.59 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00    0.59 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.42    1.01 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00    1.01 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  1.19    2.03    3.03 ^ _127_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_0 (net)
                  1.19    0.00    3.04 ^ _058_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.75    0.67    3.71 v _058_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _000_ (net)
                  0.75    0.00    3.71 v _059_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.50    1.14    4.85 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.50    0.00    4.85 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.26    0.92    5.77 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  1.26    0.00    5.78 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.60    0.97    6.75 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.60    0.00    6.75 ^ io_out[0] (out)
                                  6.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -6.75   data arrival time
-----------------------------------------------------------------------------
                                 17.00   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.25    0.00    6.10 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.93    1.44    7.55 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.93    0.01    7.55 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.62    8.17 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.77    0.00    8.17 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.80    1.12    9.29 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05                           _004_ (net)
                  0.80    0.00    9.29 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.59    1.24   10.53 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.59    0.00   10.53 v _124_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.55    1.16   11.69 ^ _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  1.55    0.00   11.69 ^ _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 11.69   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.37   30.91 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.14    0.00   30.91 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.56   30.10   library setup time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                -11.69   data arrival time
-----------------------------------------------------------------------------
                                 18.40   slack (MET)



======================= Typical Corner ===================================

Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.47    0.36    8.91 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.47    0.00    8.91 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.33    0.14    9.05 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.33    0.00    9.05 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.14    0.36    9.41 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.14    0.00    9.41 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.60    0.54    9.95 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.60    0.00    9.95 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.87    0.66   10.61 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.87    0.00   10.61 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.61   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.26   30.00   library setup time
                                 30.00   data required time
-----------------------------------------------------------------------------
                                 30.00   data required time
                                -10.61   data arrival time
-----------------------------------------------------------------------------
                                 19.38   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_sel_i[2] (in)
     2    0.01                           wbs_sel_i[2] (net)
                  0.14    0.00    6.06 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  2.15    1.46    7.51 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.13                           net8 (net)
                  2.15    0.02    7.54 ^ _098_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.93    0.64    8.17 v _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  0.93    0.00    8.18 v _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.25    0.69    8.87 v _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.25    0.00    8.87 v _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  0.59    0.41    9.28 ^ _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  0.59    0.00    9.28 ^ _113_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.18    9.46 v _113_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _051_ (net)
                  0.23    0.00    9.46 v _115_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.28    0.21    9.68 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.28    0.00    9.68 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.21    0.52   10.20 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.21    0.00   10.20 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.41    0.41   10.61 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.41    0.00   10.61 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.61   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.25   30.01   library setup time
                                 30.01   data required time
-----------------------------------------------------------------------------
                                 30.01   data required time
                                -10.61   data arrival time
-----------------------------------------------------------------------------
                                 19.40   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.91    1.24    1.80 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.91    0.00    1.80 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.51    0.44    2.24 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.51    0.00    2.24 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.78    0.61    2.85 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  0.78    0.00    2.85 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.36    0.20    3.05 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.36    0.00    3.05 v _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.88    0.64    3.68 ^ _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  0.88    0.00    3.69 ^ output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.57    4.26 ^ output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.35    0.00    4.26 ^ io_oeb[0] (out)
                                  4.26   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.26   data arrival time
-----------------------------------------------------------------------------
                                 19.49   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.91    1.24    1.80 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.91    0.00    1.80 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.51    0.44    2.24 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.51    0.00    2.24 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.78    0.61    2.85 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  0.78    0.00    2.85 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.36    0.20    3.05 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.36    0.00    3.05 v _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.84    0.62    3.67 ^ _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  0.84    0.00    3.67 ^ output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.57    4.24 ^ output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.35    0.00    4.24 ^ io_oeb[1] (out)
                                  4.24   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.24   data arrival time
-----------------------------------------------------------------------------
                                 19.51   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _065_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.30    0.25    8.80 ^ _065_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _007_ (net)
                  0.30    0.00    8.80 ^ _066_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.61    0.43    9.23 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  0.61    0.00    9.23 v _076_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.13    0.40    9.63 v _076_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _018_ (net)
                  0.13    0.00    9.63 v _090_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.91    0.55   10.18 ^ _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  0.91    0.00   10.18 ^ _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.18   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.26   30.00   library setup time
                                 30.00   data required time
-----------------------------------------------------------------------------
                                 30.00   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 19.81   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _109_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.74    0.54    9.10 ^ _109_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.02                           _048_ (net)
                  0.74    0.00    9.10 ^ _110_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                  0.45    0.34    9.44 v _110_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     2    0.01                           _049_ (net)
                  0.45    0.00    9.44 v _112_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.04    0.75   10.18 ^ _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  1.04    0.00   10.19 ^ _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.19   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.26   30.00   library setup time
                                 30.00   data required time
-----------------------------------------------------------------------------
                                 30.00   data required time
                                -10.19   data arrival time
-----------------------------------------------------------------------------
                                 19.81   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.47    0.36    8.91 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.47    0.00    8.91 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.33    0.14    9.05 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.33    0.00    9.05 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.14    0.36    9.41 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.14    0.00    9.41 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.60    0.54    9.95 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.60    0.00    9.95 v _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  9.95   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.40   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -9.95   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.07    0.07 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.07 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.26    0.33 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.33 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.23    0.56 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.56 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.69    1.10    1.67 ^ _127_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_0 (net)
                  0.69    0.00    1.67 ^ _058_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.43    0.38    2.04 v _058_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _000_ (net)
                  0.43    0.00    2.04 v _059_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.28    0.62    2.66 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.28    0.00    2.66 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.73    0.53    3.19 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  0.73    0.00    3.20 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.35    0.55    3.75 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.35    0.00    3.75 ^ io_out[0] (out)
                                  3.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                 20.00   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _124_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.86    0.63    9.18 ^ _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  0.86    0.00    9.18 ^ _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  9.18   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.26   29.99   library setup time
                                 29.99   data required time
-----------------------------------------------------------------------------
                                 29.99   data required time
                                 -9.18   data arrival time
-----------------------------------------------------------------------------
                                 20.82   slack (MET)



======================= Fastest Corner ===================================

Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_sel_i[2] (in)
     2    0.01                           wbs_sel_i[2] (net)
                  0.09    0.00    6.04 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.42    0.97    7.01 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.13                           net8 (net)
                  1.42    0.02    7.03 ^ _098_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.63    0.41    7.44 v _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  0.63    0.00    7.44 v _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.17    0.45    7.89 v _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.17    0.00    7.89 v _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  0.38    0.25    8.15 ^ _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  0.38    0.00    8.15 ^ _113_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.15    0.12    8.27 v _113_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _051_ (net)
                  0.15    0.00    8.27 v _115_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.18    0.13    8.40 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.18    0.00    8.40 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.13    0.31    8.71 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.13    0.00    8.71 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.27    8.98 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.27    0.00    8.98 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.98   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.15   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                 -8.98   data arrival time
-----------------------------------------------------------------------------
                                 20.95   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.09    0.00    6.04 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.73    0.55    6.59 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  0.73    0.01    6.60 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.23    6.82 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.29    0.00    6.82 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.30    0.41    7.23 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.30    0.00    7.23 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.21    0.42    7.65 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.21    0.00    7.65 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.28    0.22    7.88 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.28    0.00    7.88 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.21    0.09    7.96 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.21    0.00    7.96 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.09    0.23    8.19 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.09    0.00    8.19 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.39    0.35    8.54 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.39    0.00    8.54 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.54    0.41    8.95 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.54    0.00    8.96 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.96   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.15   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                 -8.96   data arrival time
-----------------------------------------------------------------------------
                                 20.97   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.60    0.78    1.14 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.60    0.00    1.15 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    1.43 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.33    0.00    1.43 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.48    0.38    1.81 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  0.48    0.00    1.81 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.24    0.12    1.94 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.24    0.00    1.94 v _093_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.58    0.42    2.36 ^ _093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.05                           net10 (net)
                  0.58    0.00    2.36 ^ output10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.38    2.74 ^ output10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[0] (net)
                  0.23    0.00    2.74 ^ io_oeb[0] (out)
                                  2.74   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                 21.01   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_oeb[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.60    0.78    1.14 ^ _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.05                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.60    0.00    1.15 ^ _069_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    1.43 v _069_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _011_ (net)
                  0.33    0.00    1.43 v _070_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.48    0.38    1.81 ^ _070_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02                           _012_ (net)
                  0.48    0.00    1.81 ^ _086_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.24    0.12    1.94 v _086_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _028_ (net)
                  0.24    0.00    1.94 v _087_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.55    0.41    2.35 ^ _087_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.05                           net11 (net)
                  0.55    0.00    2.35 ^ output11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.37    2.72 ^ output11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_oeb[1] (net)
                  0.23    0.00    2.72 ^ io_oeb[1] (out)
                                  2.72   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 21.03   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_sel_i[2] (in)
     2    0.01                           wbs_sel_i[2] (net)
                  0.09    0.00    6.04 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.42    0.97    7.01 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.13                           net8 (net)
                  1.42    0.02    7.03 ^ _098_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.63    0.41    7.44 v _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  0.63    0.00    7.44 v _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.17    0.45    7.89 v _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.17    0.00    7.89 v _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  0.38    0.25    8.15 ^ _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  0.38    0.00    8.15 ^ _102_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.17    0.14    8.29 v _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _041_ (net)
                  0.17    0.00    8.29 v _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.14    0.12    8.41 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _045_ (net)
                  0.14    0.00    8.41 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.37    0.23    8.64 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           fsm_plant_opt.tmp2410 (net)
                  0.37    0.00    8.64 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.64   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.23   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                 -8.64   data arrival time
-----------------------------------------------------------------------------
                                 21.21   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.09    0.00    6.04 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.73    0.55    6.59 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  0.73    0.01    6.60 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.23    6.82 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.29    0.00    6.82 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.30    0.41    7.23 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.30    0.00    7.23 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.21    0.42    7.65 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.21    0.00    7.65 v _065_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.19    0.16    7.81 ^ _065_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _007_ (net)
                  0.19    0.00    7.81 ^ _066_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.37    0.26    8.07 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     6    0.03                           _008_ (net)
                  0.37    0.00    8.07 v _076_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.09    0.25    8.32 v _076_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _018_ (net)
                  0.09    0.00    8.32 v _090_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.56    0.34    8.66 ^ _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp2409 (net)
                  0.56    0.00    8.66 ^ _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.15   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                 21.27   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.09    0.00    6.04 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.73    0.55    6.59 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  0.73    0.01    6.60 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.23    6.82 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.29    0.00    6.82 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.30    0.41    7.23 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.30    0.00    7.23 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.21    0.42    7.65 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.21    0.00    7.65 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.28    0.22    7.88 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.28    0.00    7.88 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.21    0.09    7.96 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.21    0.00    7.96 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.09    0.23    8.19 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.09    0.00    8.19 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.39    0.35    8.54 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.39    0.00    8.55 v _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.55   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.24   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                 -8.55   data arrival time
-----------------------------------------------------------------------------
                                 21.29   slack (MET)


Startpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00    0.05 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.22 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00    0.22 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.15    0.36 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00    0.36 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.45    0.69    1.05 ^ _127_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.04                           fsm_plant_opt.state_water_synth_0 (net)
                  0.45    0.00    1.06 ^ _058_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.24    1.30 v _058_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _000_ (net)
                  0.28    0.00    1.30 v _059_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.18    0.38    1.68 v _059_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02                           _001_ (net)
                  0.18    0.00    1.68 v _118_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.35    2.03 ^ _118_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           net12 (net)
                  0.49    0.00    2.04 ^ output12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                  0.23    0.36    2.40 ^ output12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07                           io_out[0] (net)
                  0.23    0.00    2.40 ^ io_out[0] (out)
                                  2.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                 21.35   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.09    0.00    6.04 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.73    0.55    6.59 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  0.73    0.01    6.60 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.23    6.82 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.29    0.00    6.82 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.30    0.41    7.23 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.30    0.00    7.23 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.21    0.42    7.65 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.21    0.00    7.65 v _124_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.53    0.39    8.04 ^ _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           fsm_plant_opt.tmp3555 (net)
                  0.53    0.00    8.04 ^ _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.04   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_1__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.15   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                 -8.04   data arrival time
-----------------------------------------------------------------------------
                                 21.89   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.25    0.10    6.10 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.25    0.00    6.10 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.93    1.44    7.55 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.93    0.01    7.55 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.62    8.17 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.77    0.00    8.17 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.80    1.12    9.29 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05                           _004_ (net)
                  0.80    0.00    9.29 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.59    1.24   10.53 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.59    0.00   10.53 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.87    0.67   11.20 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.87    0.00   11.20 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.57    0.26   11.46 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.57    0.00   11.46 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.24    0.65   12.11 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.24    0.00   12.11 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.04    0.95   13.06 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  1.04    0.00   13.06 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.57    1.20   14.26 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  1.57    0.00   14.26 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 14.26   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.24    0.10   30.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.24    0.00   30.10 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.20    0.43   30.53 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.20    0.00   30.53 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.38   30.91 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.15    0.00   30.91 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.66   clock uncertainty
                          0.00   30.66   clock reconvergence pessimism
                         -0.56   30.10   library setup time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                 15.84   slack (MET)



======================= Typical Corner ===================================

Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.14    0.06    6.06 ^ wbs_we_i (in)
     2    0.01                           wbs_we_i (net)
                  0.14    0.00    6.06 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.12    0.83    6.89 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.07                           net9 (net)
                  1.12    0.01    6.90 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.35    7.25 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.44    0.00    7.25 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.46    0.63    7.88 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.04                           _004_ (net)
                  0.46    0.00    7.88 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.33    0.67    8.55 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.33    0.00    8.55 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.47    0.36    8.91 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.47    0.00    8.91 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.33    0.14    9.05 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.33    0.00    9.05 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.14    0.36    9.41 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01                           _057_ (net)
                  0.14    0.00    9.41 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.60    0.54    9.95 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.04                           fsm_plant_opt.tmp3554 (net)
                  0.60    0.00    9.95 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.87    0.66   10.61 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           fsm_plant_opt.tmp3553 (net)
                  0.87    0.00   10.61 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.61   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.14    0.06   30.06 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.24   30.30 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.30 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.21   30.51 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.51 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.26   clock uncertainty
                          0.00   30.26   clock reconvergence pessimism
                         -0.26   30.00   library setup time
                                 30.00   data required time
-----------------------------------------------------------------------------
                                 30.00   data required time
                                -10.61   data arrival time
-----------------------------------------------------------------------------
                                 19.38   slack (MET)



======================= Fastest Corner ===================================

Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_sel_i[2] (in)
     2    0.01                           wbs_sel_i[2] (net)
                  0.09    0.00    6.04 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  1.42    0.97    7.01 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.13                           net8 (net)
                  1.42    0.02    7.03 ^ _098_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.63    0.41    7.44 v _098_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.02                           _037_ (net)
                  0.63    0.00    7.44 v _099_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.17    0.45    7.89 v _099_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _038_ (net)
                  0.17    0.00    7.89 v _101_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                  0.38    0.25    8.15 ^ _101_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.01                           _040_ (net)
                  0.38    0.00    8.15 ^ _113_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.15    0.12    8.27 v _113_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _051_ (net)
                  0.15    0.00    8.27 v _115_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.18    0.13    8.40 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.18    0.00    8.40 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.13    0.31    8.71 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.01                           _054_ (net)
                  0.13    0.00    8.71 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.27    8.98 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           fsm_plant_opt.tmp2411 (net)
                  0.27    0.00    8.98 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.98   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.09    0.04   30.04 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.09    0.00   30.04 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.20 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.05                           clknet_0_wb_clk_i (net)
                  0.07    0.00   30.20 ^ clkbuf_1_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.05    0.13   30.33 ^ clkbuf_1_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.01                           clknet_1_0__leaf_wb_clk_i (net)
                  0.05    0.00   30.33 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.08   clock uncertainty
                          0.00   30.08   clock reconvergence pessimism
                         -0.15   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                 -8.98   data arrival time
-----------------------------------------------------------------------------
                                 20.95   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

======================= Slowest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_062_/Z                                   4      8     -4 (VIOLATED)
_128_/Q                                   4      8     -4 (VIOLATED)
_129_/Q                                   4      8     -4 (VIOLATED)
input5/Z                                  4      8     -4 (VIOLATED)
input7/Z                                  4      8     -4 (VIOLATED)
input8/Z                                  4      8     -4 (VIOLATED)
input9/Z                                  4      8     -4 (VIOLATED)
_066_/ZN                                  4      6     -2 (VIOLATED)
_074_/ZN                                  4      6     -2 (VIOLATED)
_104_/ZN                                  4      6     -2 (VIOLATED)
_125_/Q                                   4      6     -2 (VIOLATED)
_126_/Q                                   4      6     -2 (VIOLATED)
_127_/Q                                   4      6     -2 (VIOLATED)
_130_/Q                                   4      6     -2 (VIOLATED)


======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_062_/Z                                   4      8     -4 (VIOLATED)
_128_/Q                                   4      8     -4 (VIOLATED)
_129_/Q                                   4      8     -4 (VIOLATED)
input5/Z                                  4      8     -4 (VIOLATED)
input7/Z                                  4      8     -4 (VIOLATED)
input8/Z                                  4      8     -4 (VIOLATED)
input9/Z                                  4      8     -4 (VIOLATED)
_066_/ZN                                  4      6     -2 (VIOLATED)
_074_/ZN                                  4      6     -2 (VIOLATED)
_104_/ZN                                  4      6     -2 (VIOLATED)
_125_/Q                                   4      6     -2 (VIOLATED)
_126_/Q                                   4      6     -2 (VIOLATED)
_127_/Q                                   4      6     -2 (VIOLATED)
_130_/Q                                   4      6     -2 (VIOLATED)


======================= Fastest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_062_/Z                                   4      8     -4 (VIOLATED)
_128_/Q                                   4      8     -4 (VIOLATED)
_129_/Q                                   4      8     -4 (VIOLATED)
input5/Z                                  4      8     -4 (VIOLATED)
input7/Z                                  4      8     -4 (VIOLATED)
input8/Z                                  4      8     -4 (VIOLATED)
input9/Z                                  4      8     -4 (VIOLATED)
_066_/ZN                                  4      6     -2 (VIOLATED)
_074_/ZN                                  4      6     -2 (VIOLATED)
_104_/ZN                                  4      6     -2 (VIOLATED)
_125_/Q                                   4      6     -2 (VIOLATED)
_126_/Q                                   4      6     -2 (VIOLATED)
_127_/Q                                   4      6     -2 (VIOLATED)
_130_/Q                                   4      6     -2 (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 14
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 15.84

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.67
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================

======================== Slowest Corner ==================================

Clock wb_clk_i
Latency      CRPR       Skew
_127_/CLK ^
   1.01
_130_/CLK ^
   0.91     -0.06       0.04


======================= Typical Corner ===================================

Clock wb_clk_i
Latency      CRPR       Skew
_127_/CLK ^
   0.56
_130_/CLK ^
   0.51     -0.03       0.02


======================= Fastest Corner ===================================

Clock wb_clk_i
Latency      CRPR       Skew
_127_/CLK ^
   0.36
_130_/CLK ^
   0.33     -0.02       0.02

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================


======================= Slowest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.96e-05   1.25e-05   3.47e-09   1.02e-04  19.7%
Combinational          3.00e-04   1.08e-04   8.82e-06   4.17e-04  80.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.89e-04   1.21e-04   8.82e-06   5.19e-04 100.0%
                          75.0%      23.3%       1.7%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-04   1.52e-05   1.22e-09   1.23e-04  19.3%
Combinational          3.81e-04   1.32e-04   7.17e-07   5.14e-04  80.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.89e-04   1.48e-04   7.18e-07   6.37e-04 100.0%
                          76.7%      23.2%       0.1%


======================= Fastest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-04   1.82e-05   1.46e-09   1.49e-04  18.7%
Combinational          4.88e-04   1.60e-04   8.67e-07   6.49e-04  81.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.19e-04   1.78e-04   8.69e-07   7.98e-04 100.0%
                          77.6%      22.3%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 18642 u^2 4% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF files for all corners...
Writing SDF for the ff corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.ff.sdf...
Writing SDF for the ss corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.ss.sdf...
Writing SDF for the tt corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.tt.sdf...
Writing timing models for all corners...
Writing timing models for the ff corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.ff.lib...
Writing timing models for the ss corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.ss.lib...
Writing timing models for the tt corner to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/results/routing/mca/process_corner_nom/plant_example.tt.lib...
