
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000677                       # Number of seconds simulated
sim_ticks                                   677003500                       # Number of ticks simulated
final_tick                                  677003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37504                       # Simulator instruction rate (inst/s)
host_op_rate                                    65294                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31326893                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646732                       # Number of bytes of host memory used
host_seconds                                    21.61                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              409                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  883                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           38664497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           44809222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               83473719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      38664497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          38664497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          38664497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          44809222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              83473719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1793                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          883                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56512                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56512                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      676859000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    883                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      572                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      264                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       35                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          154                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     354.909091                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    228.006752                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    326.016407                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            39     25.32%     25.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           41     26.62%     51.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           15      9.74%     61.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18     11.69%     73.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      8.44%     81.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.95%     83.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.65%     84.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      2.60%     87.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           20     12.99%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           154                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26176                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 38664497.303189717233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 44809221.813476592302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          409                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          474                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15519250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16679000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37944.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35187.76                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15642000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 32198250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17714.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36464.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         83.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      83.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.65                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       720                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.54                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      766544.73                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.54                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2691780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7526850                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                934560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         59183670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         20676960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         117176340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               224372040                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             331.419321                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             657973750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1800500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        6500000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     474427250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     53846500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10628000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    129801250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3612840                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               7004160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29053470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4429440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         141083640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               193202400                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             285.378731                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             660381250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        503000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     585547250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     11532500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12842000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     63718750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  125006                       # Number of BP lookups
system.cpu.branchPred.condPredicted            125006                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14343                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84167                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25339                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1516                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84167                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77316                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6851                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2149                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      441026                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168626                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      183236                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           157                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       677003500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1354008                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              57796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1212512                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      125006                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             102655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1229884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1442                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    183115                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   423                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1303701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.606171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.781135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   242126     18.57%     18.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29183      2.24%     20.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1032392     79.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1303701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.092323                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.895498                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   138304                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                124747                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1011503                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14679                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14468                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1980056                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 49528                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14468                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   181819                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   35532                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2772                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    982247                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 86863                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1930416                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 25273                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1955                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  27315                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51422                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2016100                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4329636                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2906703                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111289                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   538813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     18096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               497409                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200240                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            205539                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26485                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1881317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1720883                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11511                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          470316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       546200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1303701                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.319998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.841890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              320175     24.56%     24.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              246169     18.88%     43.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              737357     56.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1303701                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32676     18.17%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.14%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.03%     18.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     18.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   118      0.07%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.07%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124853     69.44%     87.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21726     12.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1390      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                862709     50.13%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              211919     12.31%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23743      1.38%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               355703     20.67%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              132626      7.71%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           92458      5.37%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39363      2.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1720883                       # Type of FU issued
system.cpu.iq.rate                           1.270955                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      179808                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104486                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4162991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1871614                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1308551                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              773795                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             480129                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       354395                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1497123                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  402178                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           186559                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       124343                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          868                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52507                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14468                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23214                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6302                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1881376                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3589                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                497409                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200240                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     48                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6117                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7291                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14704                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1678424                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                441020                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42459                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       609646                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    96284                       # Number of branches executed
system.cpu.iew.exec_stores                     168626                       # Number of stores executed
system.cpu.iew.exec_rate                     1.239597                       # Inst execution rate
system.cpu.iew.wb_sent                        1672086                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1662946                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1143759                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1511774                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.228166                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756567                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          444825                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14434                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1268957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.111983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.932716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       488875     38.53%     38.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149105     11.75%     50.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       630977     49.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1268957                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                630977                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2493864                       # The number of ROB reads
system.cpu.rob.rob_writes                     3746538                       # The number of ROB writes
system.cpu.timesIdled                             250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.670602                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.670602                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.598587                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.598587                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2451957                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1070883                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90132                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   293310                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    331451                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   396573                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  791966                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.865145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              401197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            298.954545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            271500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.865145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6435294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6435294                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       252445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252445                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147410                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       399855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           399855                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       399855                       # number of overall hits
system.cpu.dcache.overall_hits::total          399855                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1944                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         2267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2267                       # number of overall misses
system.cpu.dcache.overall_misses::total          2267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127450000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127450000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37925500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37925500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    165375500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165375500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    165375500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165375500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       254389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       254389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       402122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402122                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007642                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002186                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005638                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005638                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005638                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005638                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65560.699588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65560.699588                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117416.408669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117416.408669                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72949.051610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72949.051610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72949.051610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72949.051610                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          648                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1070                       # number of writebacks
system.cpu.dcache.writebacks::total              1070                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          922                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          925                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          925                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1022                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          320                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1342                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69734000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69734000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003337                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37577.299413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37577.299413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97906.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97906.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51962.742176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51962.742176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51962.742176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51962.742176                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1310                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.898523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              183004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.880223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.898523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2930558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2930558                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       182286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          182286                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       182286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           182286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       182286                       # number of overall hits
system.cpu.icache.overall_hits::total          182286                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           829                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          829                       # number of overall misses
system.cpu.icache.overall_misses::total           829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83007500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     83007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83007500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       183115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       183115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       183115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       183115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       183115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       183115                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004527                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004527                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100129.674306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100129.674306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100129.674306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100129.674306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100129.674306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100129.674306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          719                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          719                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56222500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56222500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56222500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56222500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003926                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003926                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78195.410292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78195.410292                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78195.410292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78195.410292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78195.410292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78195.410292                       # average overall mshr miss latency
system.cpu.icache.replacements                    686                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4057                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1740                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1071                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               925                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                320                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               320                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1741                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2122                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3994                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6116                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       154368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   200320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2061                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000970                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.031144                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2059     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2061                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4170500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1797495                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3355499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              770.446118                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3130                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  883                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.544734                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   348.888238                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   421.557880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.085178                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.102919                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.188097                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.215576                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25931                       # Number of tag accesses
system.l2cache.tags.data_accesses               25931                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1071                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1071                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           81                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               81                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          308                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          787                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1095                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             308                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             868                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1176                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            308                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            868                       # number of overall hits
system.l2cache.overall_hits::total               1176                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          410                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          645                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           410                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               884                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          410                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l2cache.overall_misses::total              884                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     30024500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     30024500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     52005000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     28941500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     80946500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     52005000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     58966000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    110971000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     52005000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     58966000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    110971000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1071                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1071                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          320                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          320                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1022                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1740                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          718                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1342                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2060                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          718                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1342                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2060                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.746875                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.746875                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571031                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.229941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.370690                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571031                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.353204                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.429126                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571031                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.353204                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.429126                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 125625.523013                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 125625.523013                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 126841.463415                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 123155.319149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 125498.449612                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 126841.463415                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 124400.843882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 125532.805430                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 126841.463415                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 124400.843882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 125532.805430                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          645                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          410                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     25244500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     25244500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43825000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24241500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     68066500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     43825000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49486000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93311000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     43825000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49486000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93311000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.746875                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.746875                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571031                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.370690                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571031                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.353204                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.429126                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571031                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.353204                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.429126                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 105625.523013                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 105625.523013                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 106890.243902                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103155.319149                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105529.457364                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 106890.243902                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 104400.843882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 105555.429864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 106890.243902                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 104400.843882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 105555.429864                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            883                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 644                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            644                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1766                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56512                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                883                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      883    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  883                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               441500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2207500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              770.480029                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    883                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  883                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   348.903946                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   421.576084                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021295                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025731                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047026                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.053894                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15011                       # Number of tag accesses
system.l3cache.tags.data_accesses               15011                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          644                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               883                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l3cache.overall_misses::total              883                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     23093500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     23093500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     40144000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22126500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     62270500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     40144000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45220000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     85364000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     40144000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45220000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     85364000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          644                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          474                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             883                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          474                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            883                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 96625.523013                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96625.523013                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98151.589242                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 94155.319149                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96693.322981                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 98151.589242                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 95400.843882                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 96674.971687                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 98151.589242                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 95400.843882                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 96674.971687                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          644                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     17118500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     17118500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29919000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16251500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     46170500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     29919000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33370000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     63289000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     29919000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33370000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     63289000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 71625.523013                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71625.523013                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73151.589242                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69155.319149                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71693.322981                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73151.589242                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70400.843882                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71674.971687                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73151.589242                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70400.843882                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71674.971687                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    677003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                644                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           644                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.reqLayer0.occupancy              441500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2393250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
