All the input .tcl, .v (verilog and testbench) files 
are in the folder "TCL, Verilog Scripts".

All the expected output files 
(excel sheet, data, timing_reports, generated .v netlists, generated .sdc) 
are in "Output Data" folder.

