============================================
doulos/127.1_default_disable_iff
============================================

// Section 127.1: default disable iff

module m;
  default disable iff rst;
  /*...*/
  // inherits disable iff rst from enclosing module
  checker Check1 (logic sig, event clk = $inferred_clock);
    default clocking @clk;
    endclocking;

    property p1(logic psig);
      /*...*/
    endproperty : p1
  
    assert1: assert property (p1(.psig(test_sig)));
  endchecker: Check1
endmodule : m



----

(source_file
  (comment)
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier))
    (module_or_generate_item
      (expression_or_dist
        (expression
          (primary
            (hierarchical_identifier
              (simple_identifier))))))
    (comment)
    (comment)
    (module_or_generate_item
      (module_instantiation
        instance_type: (simple_identifier)
        (hierarchical_instance
          (name_of_instance
            instance_name: (instance_identifier
              (simple_identifier)))
          (ERROR
            (casting_type
              (integer_vector_type)))
          (list_of_port_connections
            (ordered_port_connection
              (expression
                (primary
                  (hierarchical_identifier
                    (simple_identifier)))))
            (ERROR
              (simple_identifier)
              (simple_identifier))
            (ordered_port_connection
              (expression
                (primary
                  (function_subroutine_call
                    (subroutine_call
                      (system_tf_call
                        (system_tf_identifier)))))))))))
    (module_or_generate_item
      (clocking_declaration
        (clocking_event
          (hierarchical_identifier
            (simple_identifier)))))
    (module_or_generate_item
      (package_or_generate_item_declaration))
    (module_or_generate_item
      (package_or_generate_item_declaration
        (property_declaration
          (property_identifier
            (simple_identifier))
          (property_port_list
            (property_port_item
              (property_formal_type1
                (sequence_formal_type1
                  (data_type_or_implicit1
                    (data_type
                      (integer_vector_type)))))
              (formal_port_identifier
                (simple_identifier))))
          (comment)
          (assertion_variable_declaration
            (data_type
              (simple_identifier))
            (ERROR
              (simple_identifier)
              (simple_identifier)
              (simple_identifier))
            (list_of_variable_decl_assignments
              (variable_decl_assignment
                (simple_identifier))))
          (property_spec
            (property_expr
              (sequence_expr
                (expression_or_dist
                  (expression
                    (primary
                      (mintypmax_expression
                        (expression
                          (primary
                            (hierarchical_identifier
                              (simple_identifier)))))))))))
          (ERROR))))
    (ERROR
      (simple_identifier)
      (simple_identifier))
    (simple_identifier)))

(ERROR)
