
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/alinx/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/alinx/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'alinx' on host 'alinx-System-Product-Name' (Linux_x86_64 version 5.4.0-164-generic) on Thu Nov 09 17:02:30 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project contrast_adj 
INFO: [HLS 200-10] Creating and opening project '/media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj'.
INFO: [HLS 200-1510] Running: set_top contrastadj 
INFO: [HLS 200-1510] Running: add_files source/contrastadj.cpp -cflags -I/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include -std=c++0x 
INFO: [HLS 200-10] Adding design file 'source/contrastadj.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/contrastadj.h 
INFO: [HLS 200-10] Adding design file 'source/contrastadj.h' to the project
INFO: [HLS 200-1510] Running: add_files source/xf_headers.hpp 
INFO: [HLS 200-10] Adding design file 'source/xf_headers.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-2 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] Analyzing design file 'source/contrastadj.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/contrastadj.cpp:150:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/contrastadj.cpp:152:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/contrastadj.cpp:154:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/contrastadj.cpp:156:50)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:51:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:61:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.47 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.98 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,400 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,766 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,890 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7015/06_contrast_adj/vivado/auto_create_project/ip/hls/contrastadj/contrast_adj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'Calculate_CB(unsigned char, unsigned char)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:106:13)
INFO: [HLS 214-131] Inlining function 'Calculate_CR(unsigned char, unsigned char)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'Calculate_Ycrcb2R(unsigned char, unsigned char)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'Calculate_Ycrcb2B(unsigned char, unsigned char)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'Calculate_Ycrcb2G(unsigned char, unsigned char, unsigned char)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:132:11)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'contrastadj(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/contrastadj.cpp:149:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'contrastadj(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/contrastadj.cpp:151:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'contrastadj(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/contrastadj.cpp:153:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'contrastadj(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/contrastadj.cpp:155:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'src2'. (source/contrastadj.cpp:56:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'src1'. (source/contrastadj.cpp:55:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (source/contrastadj.cpp:17:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (source/contrastadj.cpp:6:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (source/contrastadj.cpp:17:19) in function 'PackPixel' completely with a factor of 3 (source/contrastadj.cpp:15:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_17_1' (source/contrastadj.cpp:17:19) in function 'PackPixel' has been removed because the loop is unrolled completely (source/contrastadj.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_6_1' (source/contrastadj.cpp:6:18) in function 'ExtractPixel' completely with a factor of 3 (source/contrastadj.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_6_1' (source/contrastadj.cpp:6:18) in function 'ExtractPixel' has been removed because the loop is unrolled completely (source/contrastadj.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'int xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'ExtractPixel(ap_uint<24>&, ap_uint<8>*)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'PackPixel(ap_uint<24>&, ap_uint<8>*)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xfrgb2ycrcb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void dualAryEqualize<1080, 1920, 256>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (source/contrastadj.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'ExtractPixel(ap_uint<24>&, ap_uint<8>*)' into 'void dualAryEqualize<1080, 1920, 256>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (source/contrastadj.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'PackPixel(ap_uint<24>&, ap_uint<8>*)' into 'void dualAryEqualize<1080, 1920, 256>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (source/contrastadj.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void dualAryEqualize<1080, 1920, 256>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (source/contrastadj.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'ExtractPixel(ap_uint<24>&, ap_uint<8>*)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'PackPixel(ap_uint<24>&, ap_uint<8>*)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xfycrcb2rgb<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/contrastadj.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'int xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:181:0)
INFO: [HLS 214-248] Applying array_partition to 'hist_out1': Complete partitioning on dimension 1. (source/contrastadj.cpp:32:13)
INFO: [HLS 214-248] Applying array_partition to 'hist_out2': Complete partitioning on dimension 1. (source/contrastadj.cpp:34:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.74 seconds. CPU system time: 0.46 seconds. Elapsed time: 31.8 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.396 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (source/contrastadj.cpp:44) in function 'dualAryEqualize<1080, 1920, 256>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'contrastadj' (source/contrastadj.cpp:140:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>'
	 'xfrgb2ycrcb<1080, 1920>'
	 'dualAryEqualize<1080, 1920, 256>'
	 'xfycrcb2rgb<1080, 1920>'
	 'xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/contrastadj.cpp:79:9) to (source/contrastadj.cpp:77:19) in function 'dualAryEqualize<1080, 1920, 256>'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.454 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_1' (source/contrastadj.cpp:124:20) in function 'xfycrcb2rgb<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_1' (source/contrastadj.cpp:99:19) in function 'xfrgb2ycrcb<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (source/contrastadj.cpp:51:19) in function 'dualAryEqualize<1080, 1920, 256>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.49 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'contrastadj' ...
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfrgb2ycrcb<1080, 1920>' to 'xfrgb2ycrcb_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'dualAryEqualize<1080, 1920, 256>_Pipeline_VITIS_LOOP_44_1' to 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'dualAryEqualize<1080, 1920, 256>_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3' to 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3'.
WARNING: [SYN 201-103] Legalizing function name 'dualAryEqualize<1080, 1920, 256>_Pipeline_VITIS_LOOP_77_4' to 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_77_4'.
WARNING: [SYN 201-103] Legalizing function name 'dualAryEqualize<1080, 1920, 256>' to 'dualAryEqualize_1080_1920_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfycrcb2rgb<1080, 1920>' to 'xfycrcb2rgb_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
WARNING: [SYN 201-107] Renaming port name 'contrastadj/map' to 'contrastadj/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.664 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfrgb2ycrcb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1_VITIS_LOOP_101_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_99_1_VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_53_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_51_2_VITIS_LOOP_53_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.2 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_77_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dualAryEqualize_1080_1920_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfycrcb2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_124_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'contrastadj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_dualAryEqualize_1080_1920_256_U0 (from entry_proc_U0 to dualAryEqualize_1080_1920_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfrgb2ycrcb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfrgb2ycrcb_1080_1920_s' pipeline 'VITIS_LOOP_99_1_VITIS_LOOP_101_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_12ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_15ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_16ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfrgb2ycrcb_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_44_1' is 16897 from HDL expression: ((ap_start_int == 1'b1) & (icmp_ln44_fu_7204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_53_3' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_53_3' in module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3', because the estimated Stream Port Number is 73, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_25286 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mux_256_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_53_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_77_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_77_4' pipeline 'VITIS_LOOP_77_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_256_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dualAryEqualize_1080_1920_256_Pipeline_VITIS_LOOP_77_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dualAryEqualize_1080_1920_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dualAryEqualize_1080_1920_256_s'.
INFO: [RTMG 210-278] Implementing memory 'contrastadj_dualAryEqualize_1080_1920_256_s_map_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfycrcb2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfycrcb2rgb_1080_1920_s' pipeline 'VITIS_LOOP_124_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_15ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_16ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_17ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfycrcb2rgb_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'contrastadj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/src_axi_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/dst_axi_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'contrastadj/adj' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'contrastadj' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'contrastadj'.
INFO: [RTMG 210-285] Implementing FIFO 'adj_c_U(contrastadj_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_U(contrastadj_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_U(contrastadj_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_U(contrastadj_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_data_U(contrastadj_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dualAryEqualize_1080_1920_256_U0_U(contrastadj_start_for_dualAryEqualize_1080_1920_256_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfrgb2ycrcb_1080_1920_U0_U(contrastadj_start_for_xfrgb2ycrcb_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfycrcb2rgb_1080_1920_U0_U(contrastadj_start_for_xfycrcb2rgb_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_U(contrastadj_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.948 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for contrastadj.
INFO: [VLOG 209-307] Generating Verilog RTL for contrastadj.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60.28 seconds. CPU system time: 1.33 seconds. Elapsed time: 66.28 seconds; current allocated memory: 626.602 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 56 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'contrastadj_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'contrastadj_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 17:03:59 2023...
INFO: [HLS 200-802] Generated output file contrast_adj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.73 seconds. CPU system time: 0.71 seconds. Elapsed time: 23.96 seconds; current allocated memory: 11.074 MB.
