VERILOG_SOURCES += $(SPINALROOT)/Axi4InterconnectTester2.v
TOPLEVEL=Axi4InterconnectTester2
MODULE=Axi4InterconnectTester2

include ../common/Makefile.sim