--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock main_clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
pwm_ena        |    4.097(R)|      SLOW  |   -1.709(R)|      FAST  |main_clk_BUFGP    |   0.000|
pwm_reset_n    |    4.916(R)|      SLOW  |   -1.390(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_reset_n   |    4.403(R)|      SLOW  |   -0.215(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_rx        |    3.293(R)|      SLOW  |   -0.748(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<0>|    1.287(R)|      SLOW  |   -0.382(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<1>|    1.129(R)|      SLOW  |   -0.233(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<2>|    1.356(R)|      SLOW  |   -0.450(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<3>|    0.968(R)|      SLOW  |   -0.081(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<4>|    0.388(R)|      FAST  |    0.511(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<5>|    0.594(R)|      SLOW  |    0.270(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<6>|    0.697(R)|      FAST  |    0.170(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<7>|    1.217(R)|      SLOW  |   -0.320(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_ena    |    2.102(R)|      SLOW  |    0.008(R)|      SLOW  |main_clk_BUFGP    |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock main_clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
pwm_pwm_n_out<0>|         7.354(R)|      SLOW  |         3.782(R)|      FAST  |main_clk_BUFGP    |   0.000|
pwm_pwm_out<0>  |         8.782(R)|      SLOW  |         4.679(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_rx_busy    |         7.843(R)|      SLOW  |         4.128(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_rx_error   |         8.183(R)|      SLOW  |         4.374(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_tx         |         7.514(R)|      SLOW  |         3.889(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_tx_busy    |         7.552(R)|      SLOW  |         3.998(R)|      FAST  |main_clk_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock main_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    8.014|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 25 13:36:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



