

================================================================
== Vivado HLS Report for 'blockControl'
================================================================
* Date:           Thu Jan  9 23:44:26 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   11|  49990003|   11|  49990003|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-----+----------+-----+----------+---------+
        |                           |                 |     Latency    |    Interval    | Pipeline|
        |          Instance         |      Module     | min |    max   | min |    max   |   Type  |
        +---------------------------+-----------------+-----+----------+-----+----------+---------+
        |grp_getConductances_fu_90  |getConductances  |    5|  49984999|    5|  49984999|   none  |
        |grp_getVoltages_fu_106     |getVoltages      |    3|      5001|    3|      5001|   none  |
        +---------------------------+-----------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     294|    177|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|      96|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     390|    195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+-----+-----+
    |          Instance         |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-----------------+---------+-------+-----+-----+
    |grp_getConductances_fu_90  |getConductances  |        0|      0|  173|  105|
    |grp_getVoltages_fu_106     |getVoltages      |        0|      0|  121|   72|
    +---------------------------+-----------------+---------+-------+-----+-----+
    |Total                      |                 |        0|      0|  294|  177|
    +---------------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |start_write       |    and   |      0|  0|   1|           1|           1|
    |ap_condition_128  |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   2|           2|           2|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |C_data_V_data_0_write                 |   1|          2|    1|          2|
    |C_data_V_data_1_write                 |   1|          2|    1|          2|
    |C_data_V_data_2_write                 |   1|          2|    1|          2|
    |C_data_V_data_3_write                 |   1|          2|    1|          2|
    |V_SIZE_blk_n                          |   1|          2|    1|          2|
    |V_data_V_data_0_write                 |   1|          2|    1|          2|
    |V_data_V_data_1_write                 |   1|          2|    1|          2|
    |V_data_V_data_2_write                 |   1|          2|    1|          2|
    |V_data_V_data_3_write                 |   1|          2|    1|          2|
    |ap_NS_fsm                             |   1|          5|    1|          5|
    |input_V_data_TREADY                   |   1|          3|    1|          3|
    |real_start                            |   1|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_blk_n       |   1|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n   |   1|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n      |   1|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n  |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  16|         36|   16|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |V_SIZE_read_reg_132                        |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_reg_grp_getConductances_fu_90_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_getVoltages_fu_106_ap_start     |   1|   0|    1|          0|
    |real_start_status_reg                      |   1|   0|    1|          0|
    |simConfig_BLOCK_NUMB_reg_127               |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_122               |  27|   0|   27|          0|
    |start_control_reg                          |   1|   0|    1|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  96|   0|   96|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |          blockControl          | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_done                                | out |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |          blockControl          | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |          blockControl          | return value |
|start_out                              | out |    1| ap_ctrl_hs |          blockControl          | return value |
|start_write                            | out |    1| ap_ctrl_hs |          blockControl          | return value |
|input_V_data_TDATA                     |  in |   64|    axis    |          input_V_data          |    pointer   |
|input_V_data_TVALID                    |  in |    1|    axis    |          input_V_data          |    pointer   |
|input_V_data_TREADY                    | out |    1|    axis    |          input_V_data          |    pointer   |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|V_SIZE_dout                            |  in |   32|   ap_fifo  |             V_SIZE             |    pointer   |
|V_SIZE_empty_n                         |  in |    1|   ap_fifo  |             V_SIZE             |    pointer   |
|V_SIZE_read                            | out |    1|   ap_fifo  |             V_SIZE             |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|V_data_V_data_0_din                    | out |   32|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_write                  | out |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_1_din                    | out |   32|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_write                  | out |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_2_din                    | out |   32|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_write                  | out |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_3_din                    | out |   32|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_write                  | out |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|C_data_V_data_0_din                    | out |   32|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_0_full_n                 |  in |    1|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_0_write                  | out |    1|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_1_din                    | out |   32|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_1_full_n                 |  in |    1|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_1_write                  | out |    1|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_2_din                    | out |   32|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_2_full_n                 |  in |    1|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_2_write                  | out |    1|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_3_din                    | out |   32|   ap_fifo  |         C_data_V_data_3        |    pointer   |
|C_data_V_data_3_full_n                 |  in |    1|   ap_fifo  |         C_data_V_data_3        |    pointer   |
|C_data_V_data_3_write                  | out |    1|   ap_fifo  |         C_data_V_data_3        |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 6.00ns
ST_1: simConfig_rowsToSimu (27)  [1/1] 3.00ns
entry:12  %simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)

ST_1: simConfig_BLOCK_NUMB (28)  [1/1] 3.00ns
entry:13  %simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)

ST_1: V_SIZE_read (29)  [1/1] 3.00ns
entry:14  %V_SIZE_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %V_SIZE)

ST_1: StgValue_8 (31)  [1/1] 3.00ns
entry:16  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %simConfig_rowsToSimu)

ST_1: StgValue_9 (33)  [1/1] 3.00ns
entry:18  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %simConfig_BLOCK_NUMB)

ST_1: StgValue_10 (43)  [2/2] 3.00ns
entry:28  call fastcc void @getVoltages(i64* %input_V_data, i32 %V_SIZE_read)


 <State 2>: 0.00ns
ST_2: StgValue_11 (43)  [1/2] 0.00ns
entry:28  call fastcc void @getVoltages(i64* %input_V_data, i32 %V_SIZE_read)


 <State 3>: 3.00ns
ST_3: StgValue_12 (44)  [2/2] 3.00ns
entry:29  call fastcc void @getConductances(i64* %input_V_data, i27 %simConfig_rowsToSimu, i27 %simConfig_BLOCK_NUMB)


 <State 4>: 0.00ns
ST_4: StgValue_13 (15)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str993, i32 0, i32 0, [5 x i8]* @p_str1094, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286) nounwind

ST_4: StgValue_14 (16)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_15 (17)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_16 (18)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_17 (19)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_18 (20)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_19 (21)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_20 (22)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_21 (23)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_22 (24)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_23 (25)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_24 (26)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_25 (30)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_26 (32)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_27 (34)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_28 (35)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_29 (36)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_30 (37)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_31 (38)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_32 (39)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_33 (40)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_34 (41)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_35 (42)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str993, i32 0, i32 0, [5 x i8]* @p_str1094, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286) nounwind

ST_4: StgValue_36 (44)  [1/2] 0.00ns
entry:29  call fastcc void @getConductances(i64* %input_V_data, i27 %simConfig_rowsToSimu, i27 %simConfig_BLOCK_NUMB)

ST_4: StgValue_37 (45)  [1/1] 0.00ns
entry:30  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_SIZE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
simConfig_rowsToSimu (read         ) [ 00111]
simConfig_BLOCK_NUMB (read         ) [ 00111]
V_SIZE_read          (read         ) [ 00100]
StgValue_8           (write        ) [ 00000]
StgValue_9           (write        ) [ 00000]
StgValue_11          (call         ) [ 00000]
StgValue_13          (specinterface) [ 00000]
StgValue_14          (specinterface) [ 00000]
StgValue_15          (specinterface) [ 00000]
StgValue_16          (specinterface) [ 00000]
StgValue_17          (specinterface) [ 00000]
StgValue_18          (specinterface) [ 00000]
StgValue_19          (specinterface) [ 00000]
StgValue_20          (specinterface) [ 00000]
StgValue_21          (specinterface) [ 00000]
StgValue_22          (specinterface) [ 00000]
StgValue_23          (specinterface) [ 00000]
StgValue_24          (specinterface) [ 00000]
StgValue_25          (specinterface) [ 00000]
StgValue_26          (specinterface) [ 00000]
StgValue_27          (specinterface) [ 00000]
StgValue_28          (specinterface) [ 00000]
StgValue_29          (specinterface) [ 00000]
StgValue_30          (specinterface) [ 00000]
StgValue_31          (specinterface) [ 00000]
StgValue_32          (specinterface) [ 00000]
StgValue_33          (specinterface) [ 00000]
StgValue_34          (specinterface) [ 00000]
StgValue_35          (specinterface) [ 00000]
StgValue_36          (call         ) [ 00000]
StgValue_37          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_SIZE">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_data_V_data_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="V_data_V_data_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_data_V_data_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_data_V_data_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_data_V_data_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_data_V_data_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_data_V_data_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_data_V_data_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getVoltages"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConductances"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str993"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1094"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="simConfig_rowsToSimu_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="27" slack="0"/>
<pin id="58" dir="0" index="1" bw="27" slack="0"/>
<pin id="59" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="simConfig_BLOCK_NUMB_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="27" slack="0"/>
<pin id="64" dir="0" index="1" bw="27" slack="0"/>
<pin id="65" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="V_SIZE_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_SIZE_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_8_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="27" slack="0"/>
<pin id="77" dir="0" index="2" bw="27" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_9_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="0" index="2" bw="27" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_getConductances_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="27" slack="2"/>
<pin id="94" dir="0" index="3" bw="27" slack="2"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="0" index="5" bw="32" slack="0"/>
<pin id="97" dir="0" index="6" bw="32" slack="0"/>
<pin id="98" dir="0" index="7" bw="32" slack="0"/>
<pin id="99" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_getVoltages_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="0"/>
<pin id="111" dir="0" index="4" bw="32" slack="0"/>
<pin id="112" dir="0" index="5" bw="32" slack="0"/>
<pin id="113" dir="0" index="6" bw="32" slack="0"/>
<pin id="114" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="simConfig_rowsToSimu_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="27" slack="2"/>
<pin id="124" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="127" class="1005" name="simConfig_BLOCK_NUMB_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="27" slack="2"/>
<pin id="129" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="132" class="1005" name="V_SIZE_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_SIZE_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="56" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="62" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="130"><net_src comp="62" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="135"><net_src comp="68" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V_data | {}
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: V_data_V_data_0 | {1 2 }
	Port: V_data_V_data_1 | {1 2 }
	Port: V_data_V_data_2 | {1 2 }
	Port: V_data_V_data_3 | {1 2 }
	Port: C_data_V_data_0 | {3 4 }
	Port: C_data_V_data_1 | {3 4 }
	Port: C_data_V_data_2 | {3 4 }
	Port: C_data_V_data_3 | {3 4 }
 - Input state : 
	Port: blockControl : input_V_data | {1 2 3 4 }
	Port: blockControl : simConfig_rowsToSimulate_V | {1 }
	Port: blockControl : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: blockControl : V_SIZE | {1 }
	Port: blockControl : V_data_V_data_0 | {}
	Port: blockControl : V_data_V_data_1 | {}
	Port: blockControl : V_data_V_data_2 | {}
	Port: blockControl : V_data_V_data_3 | {}
	Port: blockControl : C_data_V_data_0 | {}
	Port: blockControl : C_data_V_data_1 | {}
	Port: blockControl : C_data_V_data_2 | {}
	Port: blockControl : C_data_V_data_3 | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   call   |    grp_getConductances_fu_90    |   200   |    59   |
|          |      grp_getVoltages_fu_106     |   150   |    38   |
|----------|---------------------------------|---------|---------|
|          | simConfig_rowsToSimu_read_fu_56 |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_62 |    0    |    0    |
|          |      V_SIZE_read_read_fu_68     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      StgValue_8_write_fu_74     |    0    |    0    |
|          |      StgValue_9_write_fu_82     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   350   |    97   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     V_SIZE_read_reg_132    |   32   |
|simConfig_BLOCK_NUMB_reg_127|   27   |
|simConfig_rowsToSimu_reg_122|   27   |
+----------------------------+--------+
|            Total           |   86   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_getVoltages_fu_106 |  p2  |   2  |  32  |   64   ||    32   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   64   ||  1.571  ||    32   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   350  |   97   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   436  |   129  |
+-----------+--------+--------+--------+
