-- VHDL for IBM SMS ALD page 16.14.11.1
-- Title: 0 BALANCE INDICAT LATCH-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/30/2020 5:07:55 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_14_11_1_0_BALANCE_INDICAT_LATCH_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2:	 in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_2:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_CYCLE:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B:	 in STD_LOGIC;
		MS_B_CH_INSERT_PLUS_ZERO:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_8_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_4_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_2_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_1_BIT:	 in STD_LOGIC;
		PS_NOT_ZR_BAL_LATCH:	 out STD_LOGIC;
		MS_NOT_ZR_BAL_LATCH:	 out STD_LOGIC);
end ALD_16_14_11_1_0_BALANCE_INDICAT_LATCH_ACC;

architecture behavioral of ALD_16_14_11_1_0_BALANCE_INDICAT_LATCH_ACC is 

	signal OUT_4D_D: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3E_E_Latch: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_2E_C_Latch: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_5I_K: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin

	OUT_4D_D <= NOT(PS_LAST_INSN_RO_CYCLE_2 AND PS_ADD_TYPE_OP_CODES AND PS_LAST_LOGIC_GATE_2 );
	OUT_3E_E_Latch <= NOT(OUT_4D_D AND OUT_2E_C AND MS_MPLY_DOT_LAST_INSN_RO_CYCLE );
	OUT_2E_C_Latch <= NOT(OUT_3E_E AND MS_COMPUTER_RESET_1 AND OUT_4G_C );
	OUT_1F_D <= NOT(OUT_2E_C );
	OUT_5G_G <= NOT(MS_A_OR_S_DOT_B_CYCLE AND MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B AND MS_B_CH_INSERT_PLUS_ZERO );
	OUT_4G_C <= NOT(OUT_5G_G AND PS_LAST_LOGIC_GATE_2 AND OUT_DOT_5H );
	OUT_5H_C <= NOT(PS_ASSEMBLY_CH_8_BIT AND MS_ASSEMBLY_CH_4_BIT );
	OUT_5I_K <= NOT(PS_ASSEMBLY_CH_2_BIT AND MS_ASSEMBLY_CH_1_BIT );
	OUT_DOT_5H <= OUT_5H_C OR OUT_5I_K;

	PS_NOT_ZR_BAL_LATCH <= OUT_2E_C;
	MS_NOT_ZR_BAL_LATCH <= OUT_1F_D;

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_E_Latch,
		Q => OUT_3E_E,
		QBar => OPEN );

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_C_Latch,
		Q => OUT_2E_C,
		QBar => OPEN );


end;
