// Seed: 2045681511
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    output wire id_2
);
  wire id_4;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign module_1.id_2  = 0;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri1 id_3;
  supply1 id_4 = 1;
  assign id_4 = ~id_3 & 1;
  assign id_4 = 1'b0;
  wire id_5 = id_5;
endmodule
