$date
	Fri Sep 26 21:34:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop_tb $end
$var wire 1 ! output_led2_0_2 $end
$var wire 1 " output_led1_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % nand_12 $end
$var wire 1 & nand_13 $end
$var wire 1 ' nand_15 $end
$var wire 1 ( nand_16 $end
$var wire 1 ) nand_18 $end
$var wire 1 * nand_19 $end
$var wire 1 + nand_21 $end
$var wire 1 , nand_8 $end
$var wire 1 - node_10 $end
$var wire 1 . node_11 $end
$var wire 1 / node_14 $end
$var wire 1 0 node_17 $end
$var wire 1 1 node_20 $end
$var wire 1 2 node_5 $end
$var wire 1 3 node_6 $end
$var wire 1 4 node_7 $end
$var wire 1 5 not_3 $end
$var wire 1 6 not_4 $end
$var wire 1 7 not_9 $end
$var wire 1 " output_led1_0_1 $end
$var wire 1 ! output_led2_0_2 $end
$upscope $end
$scope task monitor_outputs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
17
06
15
14
z3
12
01
00
0/
z.
z-
1,
1+
x*
1)
x(
1'
0&
1%
b0 $
b0 #
1"
1!
$end
#50000
b1 $
#150000
b1 #
#350000
b10 $
#450000
b10 #
#750000
b11 $
#850000
b11 #
#1350000
b100 $
#1450000
b100 #
