From f2373a04dbda06b0b1aa64fec4d3d27f8f43e2c5 Mon Sep 17 00:00:00 2001
From: Robert Mustacchi <rm@joyent.com>
Date: Sun, 13 Nov 2016 16:36:04 +0000
Subject: [PATCH] OS-5788 want avx dis tests OS-5789 PCLMULQDQ psuedo-ops
 aren't properly described in dis OS-5791 dis tests for f16c, movbe, cpuid,
 msr, tsc, fence instrs OS-5790 sysenter and sysexit dis should be allowed in
 64-bit x86 OS-5787 want SSE 4.1 disasm tests (missing files)

---
 usr/src/common/dis/i386/dis_tables.c          |   41 +-
 usr/src/test/util-tests/tests/dis/Makefile    |   13 +
 .../test/util-tests/tests/dis/i386/32.avx.out | 1984 ++++++++++++++
 .../test/util-tests/tests/dis/i386/32.avx.s   | 2322 ++++++++++++++++
 .../util-tests/tests/dis/i386/32.f16c.out     |   14 +
 .../test/util-tests/tests/dis/i386/32.f16c.s  |   38 +
 .../util-tests/tests/dis/i386/32.fma-sd.s     |    2 +-
 .../util-tests/tests/dis/i386/32.fma-ss.s     |    2 +-
 .../util-tests/tests/dis/i386/32.movbe.out    |    4 +
 .../test/util-tests/tests/dis/i386/32.movbe.s |   29 +
 .../tests/dis/i386/32.pclmulqdq.out           |   20 +
 .../util-tests/tests/dis/i386/32.pclmulqdq.s  |   44 +
 .../util-tests/tests/dis/i386/32.sse-4.1.out  |  140 +
 .../util-tests/tests/dis/i386/32.sse-4.1.s    |  156 ++
 .../test/util-tests/tests/dis/i386/64.avx.out | 1972 ++++++++++++++
 .../test/util-tests/tests/dis/i386/64.avx.s   | 2324 +++++++++++++++++
 .../util-tests/tests/dis/i386/64.f16c.out     |   14 +
 .../test/util-tests/tests/dis/i386/64.f16c.s  |   38 +
 .../util-tests/tests/dis/i386/64.movbe.out    |    6 +
 .../test/util-tests/tests/dis/i386/64.movbe.s |   31 +
 .../tests/dis/i386/64.pclmulqdq.out           |   20 +
 .../util-tests/tests/dis/i386/64.pclmulqdq.s  |   44 +
 .../util-tests/tests/dis/i386/64.sse-4.1.out  |  150 ++
 .../util-tests/tests/dis/i386/64.sse-4.1.s    |  161 ++
 .../util-tests/tests/dis/i386/tst.cpuid.out   |    1 +
 .../util-tests/tests/dis/i386/tst.cpuid.s     |   26 +
 .../util-tests/tests/dis/i386/tst.fence.out   |    3 +
 .../util-tests/tests/dis/i386/tst.fence.s     |   29 +
 .../util-tests/tests/dis/i386/tst.msr.out     |    2 +
 .../test/util-tests/tests/dis/i386/tst.msr.s  |   27 +
 .../util-tests/tests/dis/i386/tst.sep.out     |    4 +
 .../test/util-tests/tests/dis/i386/tst.sep.s  |   29 +
 .../util-tests/tests/dis/i386/tst.tsc.out     |    2 +
 .../test/util-tests/tests/dis/i386/tst.tsc.s  |   27 +
 34 files changed, 9716 insertions(+), 3 deletions(-)
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.avx.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.avx.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.f16c.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.f16c.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.movbe.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.movbe.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.avx.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.avx.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.f16c.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.f16c.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.movbe.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.movbe.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.cpuid.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.cpuid.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.fence.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.fence.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.msr.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.msr.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.sep.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.sep.s
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.tsc.out
 create mode 100644 usr/src/test/util-tests/tests/dis/i386/tst.tsc.s

diff --git a/usr/src/common/dis/i386/dis_tables.c b/usr/src/common/dis/i386/dis_tables.c
index 9c06b09741..3c66777c3a 100644
--- a/usr/src/common/dis/i386/dis_tables.c
+++ b/usr/src/common/dis/i386/dis_tables.c
@@ -1772,7 +1772,7 @@ const instable_t dis_op0F[16][16] = {
 /*  [2C]  */	TNSZ("cvttps2pi",XMMOXMM,8),TNSZ("cvtps2pi",XMMOXMM,8),TNSZ("ucomiss",XMMO,4),TNSZ("comiss",XMMO,4),
 }, {
 /*  [30]  */	TNS("wrmsr",NORM),	TNS("rdtsc",NORM),	TNS("rdmsr",NORM),	TNS("rdpmc",NORM),
-/*  [34]  */	TNSx("sysenter",NORM),	TNSx("sysexit",NORM),	INVALID,		INVALID,
+/*  [34]  */	TNS("sysenter",NORM),	TNS("sysexit",NORM),	INVALID,		INVALID,
 /*  [38]  */	INVALID,		INVALID,		INVALID,		INVALID,
 /*  [3C]  */	INVALID,		INVALID,		INVALID,		INVALID,
 }, {
@@ -3294,6 +3294,7 @@ dtrace_disx86(dis86_t *x, uint_t cpu_mode)
 					if (opnd_size_prefix == 0) {
 						goto error;
 					}
+
 					break;
 				case XMMP_66o:
 					if (opnd_size_prefix == 0) {
@@ -4442,6 +4443,44 @@ xmmprm:
 			x->d86_opnd[1] = x->d86_opnd[2];
 			x->d86_numopnds = 2;
 		}
+
+		/*
+		 * The pclmulqdq instruction has a series of alternate names for
+		 * various encodings of the immediate byte. As such, if we
+		 * happen to find it and the immediate value matches, we'll
+		 * rewrite the mnemonic.
+		 */
+		if (strcmp(dp->it_name, "pclmulqdq") == 0) {
+			boolean_t changed = B_TRUE;
+			switch (x->d86_opnd[0].d86_value) {
+			case 0x00:
+				(void) strncpy(x->d86_mnem, "pclmullqlqdq",
+				    OPLEN);
+				break;
+			case 0x01:
+				(void) strncpy(x->d86_mnem, "pclmulhqlqdq",
+				    OPLEN);
+				break;
+			case 0x10:
+				(void) strncpy(x->d86_mnem, "pclmullqhqdq",
+				    OPLEN);
+				break;
+			case 0x11:
+				(void) strncpy(x->d86_mnem, "pclmulhqhqdq",
+				    OPLEN);
+				break;
+			default:
+				changed = B_FALSE;
+				break;
+			}
+
+			if (changed == B_TRUE) {
+				x->d86_opnd[0].d86_value_size = 0;
+				x->d86_opnd[0] = x->d86_opnd[1];
+				x->d86_opnd[1] = x->d86_opnd[2];
+				x->d86_numopnds = 2;
+			}
+		}
 #endif
 		break;
 
diff --git a/usr/src/test/util-tests/tests/dis/Makefile b/usr/src/test/util-tests/tests/dis/Makefile
index 8756887e38..42dd1f73a5 100644
--- a/usr/src/test/util-tests/tests/dis/Makefile
+++ b/usr/src/test/util-tests/tests/dis/Makefile
@@ -26,15 +26,19 @@ SPARC_TESTS = \
 
 I386_TESTS =		\
 	32.adx 		\
+	32.avx		\
 	32.avx2		\
 	32.aes 		\
 	32.bmi1 	\
 	32.bmi2 	\
+	32.f16c 	\
 	32.fma-pd 	\
 	32.fma-ps 	\
 	32.fma-sd 	\
 	32.fma-ss 	\
 	32.lzcnt 	\
+	32.movbe	\
+	32.pclmulqdq	\
 	32.popcnt 	\
 	32.sha		\
 	32.sse-3	\
@@ -42,17 +46,21 @@ I386_TESTS =		\
 	32.sse-4.2 	\
 	32.ssse3 	\
 	32.xsave 	\
+	64.avx		\
 	64.avx2		\
 	64.adx 		\
 	64.aes 		\
 	64.bmi1 	\
 	64.bmi2 	\
 	64.ept 		\
+	64.f16c 	\
 	64.fma-pd 	\
 	64.fma-ps 	\
 	64.fma-sd 	\
 	64.fma-ss 	\
 	64.lzcnt 	\
+	64.movbe	\
+	64.pclmulqdq	\
 	64.popcnt 	\
 	64.random 	\
 	64.sha		\
@@ -62,9 +70,14 @@ I386_TESTS =		\
 	64.ssse3 	\
 	64.vmx 		\
 	64.xsave 	\
+	tst.cpuid	\
+	tst.fence	\
+	tst.msr		\
 	tst.mwait 	\
 	tst.random	\
 	tst.smap	\
+	tst.sep		\
+	tst.tsc		\
 	tst.vmx
 
 I386_FILES = $(I386_TESTS:%=%.s) $(I386_TESTS:%=%.out)
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.avx.out b/usr/src/test/util-tests/tests/dis/i386/32.avx.out
new file mode 100644
index 0000000000..4bba31418d
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.avx.out
@@ -0,0 +1,1984 @@
+    libdis_test:        c5 f1 58 d0        vaddpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x4:    c5 e1 58 20        vaddpd (%eax),%xmm3,%xmm4
+    libdis_test+0x8:    c5 d1 58 71 42     vaddpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd:    c5 f5 58 d0        vaddpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x11:   c5 e5 58 23        vaddpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x15:   c5 d5 58 72 42     vaddpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1a:   c5 f0 58 d0        vaddps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e:   c5 e0 58 20        vaddps (%eax),%xmm3,%xmm4
+    libdis_test+0x22:   c5 d0 58 71 42     vaddps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x27:   c5 f4 58 d0        vaddps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2b:   c5 e4 58 23        vaddps (%ebx),%ymm3,%ymm4
+    libdis_test+0x2f:   c5 d4 58 72 42     vaddps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x34:   c5 f3 58 d0        vaddsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x38:   c5 e3 58 20        vaddsd (%eax),%xmm3,%xmm4
+    libdis_test+0x3c:   c5 d3 58 71 42     vaddsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x41:   c5 f2 58 d0        vaddss %xmm0,%xmm1,%xmm2
+    libdis_test+0x45:   c5 e2 58 20        vaddss (%eax),%xmm3,%xmm4
+    libdis_test+0x49:   c5 d2 58 71 42     vaddss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x4e:   c5 f1 d0 d0        vaddsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x52:   c5 e1 d0 20        vaddsubpd (%eax),%xmm3,%xmm4
+    libdis_test+0x56:   c5 d1 d0 71 42     vaddsubpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x5b:   c5 f5 d0 d0        vaddsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x5f:   c5 e5 d0 23        vaddsubpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x63:   c5 d5 d0 72 42     vaddsubpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x68:   c5 f3 d0 d0        vaddsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x6c:   c5 e3 d0 20        vaddsubps (%eax),%xmm3,%xmm4
+    libdis_test+0x70:   c5 d3 d0 71 42     vaddsubps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x75:   c5 f7 d0 d0        vaddsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x79:   c5 e7 d0 23        vaddsubps (%ebx),%ymm3,%ymm4
+    libdis_test+0x7d:   c5 d7 d0 72 42     vaddsubps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x82:   c4 e2 71 de d0     vaesdec %xmm0,%xmm1,%xmm2
+    libdis_test+0x87:   c4 e2 61 de 20     vaesdec (%eax),%xmm3,%xmm4
+    libdis_test+0x8c:   c4 e2 51 de 71 42  vaesdec 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x92:   c4 e2 71 df d0     vaesdeclast %xmm0,%xmm1,%xmm2
+    libdis_test+0x97:   c4 e2 61 df 20     vaesdeclast (%eax),%xmm3,%xmm4
+    libdis_test+0x9c:   c4 e2 51 df 71 42  vaesdeclast 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa2:   c4 e2 71 dc d0     vaesenc %xmm0,%xmm1,%xmm2
+    libdis_test+0xa7:   c4 e2 61 dc 20     vaesenc (%eax),%xmm3,%xmm4
+    libdis_test+0xac:   c4 e2 51 dc 71 42  vaesenc 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb2:   c4 e2 71 dd d0     vaesenclast %xmm0,%xmm1,%xmm2
+    libdis_test+0xb7:   c4 e2 61 dd 20     vaesenclast (%eax),%xmm3,%xmm4
+    libdis_test+0xbc:   c4 e2 51 dd 71 42  vaesenclast 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc2:   c4 e2 79 db c8     vaesimc %xmm0,%xmm1
+    libdis_test+0xc7:   c4 e2 79 db 1e     vaesimc (%esi),%xmm3
+    libdis_test+0xcc:   c4 e2 79 db 5f 42  vaesimc 0x42(%edi),%xmm3
+    libdis_test+0xd2:   c4 e3 79 df c8 42  vaeskeygenassist $0x42,%xmm0,%xmm1
+    libdis_test+0xd8:   c4 e3 79 df 1e 23  vaeskeygenassist $0x23,(%esi),%xmm3
+    libdis_test+0xde:   c4 e3 79 df 5f 42  vaeskeygenassist $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0xe5:   c5 f1 55 d0        vandnpd %xmm0,%xmm1,%xmm2
+    libdis_test+0xe9:   c5 e1 55 20        vandnpd (%eax),%xmm3,%xmm4
+    libdis_test+0xed:   c5 d1 55 71 42     vandnpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xf2:   c5 f5 55 d0        vandnpd %ymm0,%ymm1,%ymm2
+    libdis_test+0xf6:   c5 e5 55 23        vandnpd (%ebx),%ymm3,%ymm4
+    libdis_test+0xfa:   c5 d5 55 72 42     vandnpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xff:   c5 f0 55 d0        vandnps %xmm0,%xmm1,%xmm2
+    libdis_test+0x103:  c5 e0 55 20        vandnps (%eax),%xmm3,%xmm4
+    libdis_test+0x107:  c5 d0 55 71 42     vandnps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x10c:  c5 f4 55 d0        vandnps %ymm0,%ymm1,%ymm2
+    libdis_test+0x110:  c5 e4 55 23        vandnps (%ebx),%ymm3,%ymm4
+    libdis_test+0x114:  c5 d4 55 72 42     vandnps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x119:  c5 f1 54 d0        vandpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x11d:  c5 e1 54 20        vandpd (%eax),%xmm3,%xmm4
+    libdis_test+0x121:  c5 d1 54 71 42     vandpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x126:  c5 f5 54 d0        vandpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x12a:  c5 e5 54 23        vandpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x12e:  c5 d5 54 72 42     vandpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x133:  c5 f0 54 d0        vandps %xmm0,%xmm1,%xmm2
+    libdis_test+0x137:  c5 e0 54 20        vandps (%eax),%xmm3,%xmm4
+    libdis_test+0x13b:  c5 d0 54 71 42     vandps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x140:  c5 f4 54 d0        vandps %ymm0,%ymm1,%ymm2
+    libdis_test+0x144:  c5 e4 54 23        vandps (%ebx),%ymm3,%ymm4
+    libdis_test+0x148:  c5 d4 54 72 42     vandps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x14d:  c4 e3 51 0d fb 48  vblendpd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x153:  c4 e3 69 0d 23 48  vblendpd $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x159:  c4 e3 71 0d 73 08  vblendpd $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x160:  c4 e3 55 0d fb 48  vblendpd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x166:  c4 e3 6d 0d 23 48  vblendpd $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x16c:  c4 e3 75 0d 73 08  vblendpd $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x173:  c4 e3 51 0c fb 48  vblendps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x179:  c4 e3 69 0c 23 48  vblendps $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x17f:  c4 e3 71 0c 73 08  vblendps $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x186:  c4 e3 55 0c fb 48  vblendps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x18c:  c4 e3 6d 0c 23 48  vblendps $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x192:  c4 e3 75 0c 73 08  vblendps $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x199:  c4 e3 69 4b d9 00  vblendvpd %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x19f:  c4 e3 69 4b 18 00  vblendvpd %xmm0,(%eax),%xmm2,%xmm3
+    libdis_test+0x1a5:  c4 e3 69 4b 5b 10  vblendvpd %xmm0,0x10(%ebx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x1ac:  c4 e3 6d 4b d9 00  vblendvpd %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1b2:  c4 e3 6d 4b 18 00  vblendvpd %ymm0,(%eax),%ymm2,%ymm3
+    libdis_test+0x1b8:  c4 e3 6d 4b 5b 10  vblendvpd %ymm0,0x10(%ebx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x1bf:  c4 e3 69 4a d9 00  vblendvps %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x1c5:  c4 e3 69 4a 18 00  vblendvps %xmm0,(%eax),%xmm2,%xmm3
+    libdis_test+0x1cb:  c4 e3 69 4a 5b 10  vblendvps %xmm0,0x10(%ebx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x1d2:  c4 e3 6d 4a d9 00  vblendvps %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1d8:  c4 e3 6d 4a 18 00  vblendvps %ymm0,(%eax),%ymm2,%ymm3
+    libdis_test+0x1de:  c4 e3 6d 4a 5b 10  vblendvps %ymm0,0x10(%ebx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x1e5:  c4 e2 7d 1a 00     vbroadcastf128 (%eax),%ymm0
+    libdis_test+0x1ea:  c4 e2 7d 1a 40 42  vbroadcastf128 0x42(%eax),%ymm0
+    libdis_test+0x1f0:  c4 e2 7d 19 00     vbroadcastsd (%eax),%ymm0
+    libdis_test+0x1f5:  c4 e2 7d 19 40 42  vbroadcastsd 0x42(%eax),%ymm0
+    libdis_test+0x1fb:  c4 e2 7d 18 00     vbroadcastss (%eax),%ymm0
+    libdis_test+0x200:  c4 e2 7d 18 40 42  vbroadcastss 0x42(%eax),%ymm0
+    libdis_test+0x206:  c5 f1 c2 d0 10     vcmppd $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x20b:  c5 e1 c2 20 10     vcmppd $0x10,(%eax),%xmm3,%xmm4
+    libdis_test+0x210:  c5 d1 c2 71 42 10  vcmppd $0x10,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x216:  c5 f5 c2 d0 10     vcmppd $0x10,%ymm0,%ymm1,%ymm2
+    libdis_test+0x21b:  c5 e5 c2 23 10     vcmppd $0x10,(%ebx),%ymm3,%ymm4
+    libdis_test+0x220:  c5 d5 c2 72 42 10  vcmppd $0x10,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x226:  c5 f0 c2 d0 10     vcmpps $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x22b:  c5 e0 c2 20 10     vcmpps $0x10,(%eax),%xmm3,%xmm4
+    libdis_test+0x230:  c5 d0 c2 71 42 10  vcmpps $0x10,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x236:  c5 f4 c2 d0 10     vcmpps $0x10,%ymm0,%ymm1,%ymm2
+    libdis_test+0x23b:  c5 e4 c2 23 10     vcmpps $0x10,(%ebx),%ymm3,%ymm4
+    libdis_test+0x240:  c5 d4 c2 72 42 10  vcmpps $0x10,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x246:  c5 f3 c2 d0 10     vcmpsd $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x24b:  c5 e3 c2 20 10     vcmpsd $0x10,(%eax),%xmm3,%xmm4
+    libdis_test+0x250:  c5 d3 c2 71 42 10  vcmpsd $0x10,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x256:  c5 f2 c2 d0 10     vcmpss $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x25b:  c5 e2 c2 20 10     vcmpss $0x10,(%eax),%xmm3,%xmm4
+    libdis_test+0x260:  c5 d2 c2 71 42 10  vcmpss $0x10,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x266:  c5 f1 c2 d0 08     vcmppd $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x26b:  c5 e1 c2 20 08     vcmppd $0x8,(%eax),%xmm3,%xmm4
+    libdis_test+0x270:  c5 d1 c2 71 42 08  vcmppd $0x8,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x276:  c5 f5 c2 d0 08     vcmppd $0x8,%ymm0,%ymm1,%ymm2
+    libdis_test+0x27b:  c5 e5 c2 23 08     vcmppd $0x8,(%ebx),%ymm3,%ymm4
+    libdis_test+0x280:  c5 d5 c2 72 42 08  vcmppd $0x8,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x286:  c5 f0 c2 d0 08     vcmpps $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x28b:  c5 e0 c2 20 08     vcmpps $0x8,(%eax),%xmm3,%xmm4
+    libdis_test+0x290:  c5 d0 c2 71 42 08  vcmpps $0x8,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x296:  c5 f4 c2 d0 08     vcmpps $0x8,%ymm0,%ymm1,%ymm2
+    libdis_test+0x29b:  c5 e4 c2 23 08     vcmpps $0x8,(%ebx),%ymm3,%ymm4
+    libdis_test+0x2a0:  c5 d4 c2 72 42 08  vcmpps $0x8,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2a6:  c5 f3 c2 d0 08     vcmpsd $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2ab:  c5 e3 c2 20 08     vcmpsd $0x8,(%eax),%xmm3,%xmm4
+    libdis_test+0x2b0:  c5 d3 c2 71 42 08  vcmpsd $0x8,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2b6:  c5 f2 c2 d0 08     vcmpss $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2bb:  c5 e2 c2 20 08     vcmpss $0x8,(%eax),%xmm3,%xmm4
+    libdis_test+0x2c0:  c5 d2 c2 71 42 08  vcmpss $0x8,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2c6:  c5 f1 c2 d0 18     vcmppd $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2cb:  c5 e1 c2 20 18     vcmppd $0x18,(%eax),%xmm3,%xmm4
+    libdis_test+0x2d0:  c5 d1 c2 71 42 18  vcmppd $0x18,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2d6:  c5 f5 c2 d0 18     vcmppd $0x18,%ymm0,%ymm1,%ymm2
+    libdis_test+0x2db:  c5 e5 c2 23 18     vcmppd $0x18,(%ebx),%ymm3,%ymm4
+    libdis_test+0x2e0:  c5 d5 c2 72 42 18  vcmppd $0x18,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2e6:  c5 f0 c2 d0 18     vcmpps $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2eb:  c5 e0 c2 20 18     vcmpps $0x18,(%eax),%xmm3,%xmm4
+    libdis_test+0x2f0:  c5 d0 c2 71 42 18  vcmpps $0x18,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2f6:  c5 f4 c2 d0 18     vcmpps $0x18,%ymm0,%ymm1,%ymm2
+    libdis_test+0x2fb:  c5 e4 c2 23 18     vcmpps $0x18,(%ebx),%ymm3,%ymm4
+    libdis_test+0x300:  c5 d4 c2 72 42 18  vcmpps $0x18,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x306:  c5 f3 c2 d0 18     vcmpsd $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x30b:  c5 e3 c2 20 18     vcmpsd $0x18,(%eax),%xmm3,%xmm4
+    libdis_test+0x310:  c5 d3 c2 71 42 18  vcmpsd $0x18,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x316:  c5 f2 c2 d0 18     vcmpss $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x31b:  c5 e2 c2 20 18     vcmpss $0x18,(%eax),%xmm3,%xmm4
+    libdis_test+0x320:  c5 d2 c2 71 42 18  vcmpss $0x18,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x326:  c5 f1 c2 d0 00     vcmppd $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x32b:  c5 e1 c2 20 00     vcmppd $0x0,(%eax),%xmm3,%xmm4
+    libdis_test+0x330:  c5 d1 c2 71 42 00  vcmppd $0x0,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x336:  c5 f5 c2 d0 00     vcmppd $0x0,%ymm0,%ymm1,%ymm2
+    libdis_test+0x33b:  c5 e5 c2 23 00     vcmppd $0x0,(%ebx),%ymm3,%ymm4
+    libdis_test+0x340:  c5 d5 c2 72 42 00  vcmppd $0x0,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x346:  c5 f0 c2 d0 00     vcmpps $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x34b:  c5 e0 c2 20 00     vcmpps $0x0,(%eax),%xmm3,%xmm4
+    libdis_test+0x350:  c5 d0 c2 71 42 00  vcmpps $0x0,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x356:  c5 f4 c2 d0 00     vcmpps $0x0,%ymm0,%ymm1,%ymm2
+    libdis_test+0x35b:  c5 e4 c2 23 00     vcmpps $0x0,(%ebx),%ymm3,%ymm4
+    libdis_test+0x360:  c5 d4 c2 72 42 00  vcmpps $0x0,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x366:  c5 f3 c2 d0 00     vcmpsd $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x36b:  c5 e3 c2 20 00     vcmpsd $0x0,(%eax),%xmm3,%xmm4
+    libdis_test+0x370:  c5 d3 c2 71 42 00  vcmpsd $0x0,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x376:  c5 f2 c2 d0 00     vcmpss $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x37b:  c5 e2 c2 20 00     vcmpss $0x0,(%eax),%xmm3,%xmm4
+    libdis_test+0x380:  c5 d2 c2 71 42 00  vcmpss $0x0,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x386:  c5 f1 c2 d0 1b     vcmppd $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x38b:  c5 e1 c2 20 1b     vcmppd $0x1b,(%eax),%xmm3,%xmm4
+    libdis_test+0x390:  c5 d1 c2 71 42 1b  vcmppd $0x1b,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x396:  c5 f5 c2 d0 1b     vcmppd $0x1b,%ymm0,%ymm1,%ymm2
+    libdis_test+0x39b:  c5 e5 c2 23 1b     vcmppd $0x1b,(%ebx),%ymm3,%ymm4
+    libdis_test+0x3a0:  c5 d5 c2 72 42 1b  vcmppd $0x1b,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x3a6:  c5 f0 c2 d0 1b     vcmpps $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3ab:  c5 e0 c2 20 1b     vcmpps $0x1b,(%eax),%xmm3,%xmm4
+    libdis_test+0x3b0:  c5 d0 c2 71 42 1b  vcmpps $0x1b,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x3b6:  c5 f4 c2 d0 1b     vcmpps $0x1b,%ymm0,%ymm1,%ymm2
+    libdis_test+0x3bb:  c5 e4 c2 23 1b     vcmpps $0x1b,(%ebx),%ymm3,%ymm4
+    libdis_test+0x3c0:  c5 d4 c2 72 42 1b  vcmpps $0x1b,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x3c6:  c5 f3 c2 d0 1b     vcmpsd $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3cb:  c5 e3 c2 20 1b     vcmpsd $0x1b,(%eax),%xmm3,%xmm4
+    libdis_test+0x3d0:  c5 d3 c2 71 42 1b  vcmpsd $0x1b,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x3d6:  c5 f2 c2 d0 1b     vcmpss $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3db:  c5 e2 c2 20 1b     vcmpss $0x1b,(%eax),%xmm3,%xmm4
+    libdis_test+0x3e0:  c5 d2 c2 71 42 1b  vcmpss $0x1b,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x3e6:  c5 f1 c2 d0 0b     vcmppd $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3eb:  c5 e1 c2 20 0b     vcmppd $0xb,(%eax),%xmm3,%xmm4
+    libdis_test+0x3f0:  c5 d1 c2 71 42 0b  vcmppd $0xb,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x3f6:  c5 f5 c2 d0 0b     vcmppd $0xb,%ymm0,%ymm1,%ymm2
+    libdis_test+0x3fb:  c5 e5 c2 23 0b     vcmppd $0xb,(%ebx),%ymm3,%ymm4
+    libdis_test+0x400:  c5 d5 c2 72 42 0b  vcmppd $0xb,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x406:  c5 f0 c2 d0 0b     vcmpps $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x40b:  c5 e0 c2 20 0b     vcmpps $0xb,(%eax),%xmm3,%xmm4
+    libdis_test+0x410:  c5 d0 c2 71 42 0b  vcmpps $0xb,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x416:  c5 f4 c2 d0 0b     vcmpps $0xb,%ymm0,%ymm1,%ymm2
+    libdis_test+0x41b:  c5 e4 c2 23 0b     vcmpps $0xb,(%ebx),%ymm3,%ymm4
+    libdis_test+0x420:  c5 d4 c2 72 42 0b  vcmpps $0xb,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x426:  c5 f3 c2 d0 0b     vcmpsd $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x42b:  c5 e3 c2 20 0b     vcmpsd $0xb,(%eax),%xmm3,%xmm4
+    libdis_test+0x430:  c5 d3 c2 71 42 0b  vcmpsd $0xb,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x436:  c5 f2 c2 d0 0b     vcmpss $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x43b:  c5 e2 c2 20 0b     vcmpss $0xb,(%eax),%xmm3,%xmm4
+    libdis_test+0x440:  c5 d2 c2 71 42 0b  vcmpss $0xb,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x446:  c5 f1 c2 d0 1d     vcmppd $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x44b:  c5 e1 c2 20 1d     vcmppd $0x1d,(%eax),%xmm3,%xmm4
+    libdis_test+0x450:  c5 d1 c2 71 42 1d  vcmppd $0x1d,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x456:  c5 f5 c2 d0 1d     vcmppd $0x1d,%ymm0,%ymm1,%ymm2
+    libdis_test+0x45b:  c5 e5 c2 23 1d     vcmppd $0x1d,(%ebx),%ymm3,%ymm4
+    libdis_test+0x460:  c5 d5 c2 72 42 1d  vcmppd $0x1d,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x466:  c5 f0 c2 d0 1d     vcmpps $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x46b:  c5 e0 c2 20 1d     vcmpps $0x1d,(%eax),%xmm3,%xmm4
+    libdis_test+0x470:  c5 d0 c2 71 42 1d  vcmpps $0x1d,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x476:  c5 f4 c2 d0 1d     vcmpps $0x1d,%ymm0,%ymm1,%ymm2
+    libdis_test+0x47b:  c5 e4 c2 23 1d     vcmpps $0x1d,(%ebx),%ymm3,%ymm4
+    libdis_test+0x480:  c5 d4 c2 72 42 1d  vcmpps $0x1d,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x486:  c5 f3 c2 d0 1d     vcmpsd $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x48b:  c5 e3 c2 20 1d     vcmpsd $0x1d,(%eax),%xmm3,%xmm4
+    libdis_test+0x490:  c5 d3 c2 71 42 1d  vcmpsd $0x1d,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x496:  c5 f2 c2 d0 1d     vcmpss $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x49b:  c5 e2 c2 20 1d     vcmpss $0x1d,(%eax),%xmm3,%xmm4
+    libdis_test+0x4a0:  c5 d2 c2 71 42 1d  vcmpss $0x1d,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x4a6:  c5 f1 c2 d0 0d     vcmppd $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4ab:  c5 e1 c2 20 0d     vcmppd $0xd,(%eax),%xmm3,%xmm4
+    libdis_test+0x4b0:  c5 d1 c2 71 42 0d  vcmppd $0xd,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x4b6:  c5 f5 c2 d0 0d     vcmppd $0xd,%ymm0,%ymm1,%ymm2
+    libdis_test+0x4bb:  c5 e5 c2 23 0d     vcmppd $0xd,(%ebx),%ymm3,%ymm4
+    libdis_test+0x4c0:  c5 d5 c2 72 42 0d  vcmppd $0xd,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x4c6:  c5 f0 c2 d0 0d     vcmpps $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4cb:  c5 e0 c2 20 0d     vcmpps $0xd,(%eax),%xmm3,%xmm4
+    libdis_test+0x4d0:  c5 d0 c2 71 42 0d  vcmpps $0xd,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x4d6:  c5 f4 c2 d0 0d     vcmpps $0xd,%ymm0,%ymm1,%ymm2
+    libdis_test+0x4db:  c5 e4 c2 23 0d     vcmpps $0xd,(%ebx),%ymm3,%ymm4
+    libdis_test+0x4e0:  c5 d4 c2 72 42 0d  vcmpps $0xd,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x4e6:  c5 f3 c2 d0 0d     vcmpsd $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4eb:  c5 e3 c2 20 0d     vcmpsd $0xd,(%eax),%xmm3,%xmm4
+    libdis_test+0x4f0:  c5 d3 c2 71 42 0d  vcmpsd $0xd,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x4f6:  c5 f2 c2 d0 0d     vcmpss $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4fb:  c5 e2 c2 20 0d     vcmpss $0xd,(%eax),%xmm3,%xmm4
+    libdis_test+0x500:  c5 d2 c2 71 42 0d  vcmpss $0xd,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x506:  c5 f1 c2 d0 1e     vcmppd $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x50b:  c5 e1 c2 20 1e     vcmppd $0x1e,(%eax),%xmm3,%xmm4
+    libdis_test+0x510:  c5 d1 c2 71 42 1e  vcmppd $0x1e,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x516:  c5 f5 c2 d0 1e     vcmppd $0x1e,%ymm0,%ymm1,%ymm2
+    libdis_test+0x51b:  c5 e5 c2 23 1e     vcmppd $0x1e,(%ebx),%ymm3,%ymm4
+    libdis_test+0x520:  c5 d5 c2 72 42 1e  vcmppd $0x1e,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x526:  c5 f0 c2 d0 1e     vcmpps $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x52b:  c5 e0 c2 20 1e     vcmpps $0x1e,(%eax),%xmm3,%xmm4
+    libdis_test+0x530:  c5 d0 c2 71 42 1e  vcmpps $0x1e,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x536:  c5 f4 c2 d0 1e     vcmpps $0x1e,%ymm0,%ymm1,%ymm2
+    libdis_test+0x53b:  c5 e4 c2 23 1e     vcmpps $0x1e,(%ebx),%ymm3,%ymm4
+    libdis_test+0x540:  c5 d4 c2 72 42 1e  vcmpps $0x1e,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x546:  c5 f3 c2 d0 1e     vcmpsd $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x54b:  c5 e3 c2 20 1e     vcmpsd $0x1e,(%eax),%xmm3,%xmm4
+    libdis_test+0x550:  c5 d3 c2 71 42 1e  vcmpsd $0x1e,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x556:  c5 f2 c2 d0 1e     vcmpss $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x55b:  c5 e2 c2 20 1e     vcmpss $0x1e,(%eax),%xmm3,%xmm4
+    libdis_test+0x560:  c5 d2 c2 71 42 1e  vcmpss $0x1e,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x566:  c5 f1 c2 d0 0e     vcmppd $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x56b:  c5 e1 c2 20 0e     vcmppd $0xe,(%eax),%xmm3,%xmm4
+    libdis_test+0x570:  c5 d1 c2 71 42 0e  vcmppd $0xe,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x576:  c5 f5 c2 d0 0e     vcmppd $0xe,%ymm0,%ymm1,%ymm2
+    libdis_test+0x57b:  c5 e5 c2 23 0e     vcmppd $0xe,(%ebx),%ymm3,%ymm4
+    libdis_test+0x580:  c5 d5 c2 72 42 0e  vcmppd $0xe,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x586:  c5 f0 c2 d0 0e     vcmpps $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x58b:  c5 e0 c2 20 0e     vcmpps $0xe,(%eax),%xmm3,%xmm4
+    libdis_test+0x590:  c5 d0 c2 71 42 0e  vcmpps $0xe,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x596:  c5 f4 c2 d0 0e     vcmpps $0xe,%ymm0,%ymm1,%ymm2
+    libdis_test+0x59b:  c5 e4 c2 23 0e     vcmpps $0xe,(%ebx),%ymm3,%ymm4
+    libdis_test+0x5a0:  c5 d4 c2 72 42 0e  vcmpps $0xe,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x5a6:  c5 f3 c2 d0 0e     vcmpsd $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5ab:  c5 e3 c2 20 0e     vcmpsd $0xe,(%eax),%xmm3,%xmm4
+    libdis_test+0x5b0:  c5 d3 c2 71 42 0e  vcmpsd $0xe,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x5b6:  c5 f2 c2 d0 0e     vcmpss $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5bb:  c5 e2 c2 20 0e     vcmpss $0xe,(%eax),%xmm3,%xmm4
+    libdis_test+0x5c0:  c5 d2 c2 71 42 0e  vcmpss $0xe,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x5c6:  c5 f1 c2 d0 12     vcmppd $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5cb:  c5 e1 c2 20 12     vcmppd $0x12,(%eax),%xmm3,%xmm4
+    libdis_test+0x5d0:  c5 d1 c2 71 42 12  vcmppd $0x12,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x5d6:  c5 f5 c2 d0 12     vcmppd $0x12,%ymm0,%ymm1,%ymm2
+    libdis_test+0x5db:  c5 e5 c2 23 12     vcmppd $0x12,(%ebx),%ymm3,%ymm4
+    libdis_test+0x5e0:  c5 d5 c2 72 42 12  vcmppd $0x12,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x5e6:  c5 f0 c2 d0 12     vcmpps $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5eb:  c5 e0 c2 20 12     vcmpps $0x12,(%eax),%xmm3,%xmm4
+    libdis_test+0x5f0:  c5 d0 c2 71 42 12  vcmpps $0x12,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x5f6:  c5 f4 c2 d0 12     vcmpps $0x12,%ymm0,%ymm1,%ymm2
+    libdis_test+0x5fb:  c5 e4 c2 23 12     vcmpps $0x12,(%ebx),%ymm3,%ymm4
+    libdis_test+0x600:  c5 d4 c2 72 42 12  vcmpps $0x12,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x606:  c5 f3 c2 d0 12     vcmpsd $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x60b:  c5 e3 c2 20 12     vcmpsd $0x12,(%eax),%xmm3,%xmm4
+    libdis_test+0x610:  c5 d3 c2 71 42 12  vcmpsd $0x12,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x616:  c5 f2 c2 d0 12     vcmpss $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x61b:  c5 e2 c2 20 12     vcmpss $0x12,(%eax),%xmm3,%xmm4
+    libdis_test+0x620:  c5 d2 c2 71 42 12  vcmpss $0x12,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x626:  c5 f1 c2 d0 02     vcmppd $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x62b:  c5 e1 c2 20 02     vcmppd $0x2,(%eax),%xmm3,%xmm4
+    libdis_test+0x630:  c5 d1 c2 71 42 02  vcmppd $0x2,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x636:  c5 f5 c2 d0 02     vcmppd $0x2,%ymm0,%ymm1,%ymm2
+    libdis_test+0x63b:  c5 e5 c2 23 02     vcmppd $0x2,(%ebx),%ymm3,%ymm4
+    libdis_test+0x640:  c5 d5 c2 72 42 02  vcmppd $0x2,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x646:  c5 f0 c2 d0 02     vcmpps $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x64b:  c5 e0 c2 20 02     vcmpps $0x2,(%eax),%xmm3,%xmm4
+    libdis_test+0x650:  c5 d0 c2 71 42 02  vcmpps $0x2,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x656:  c5 f4 c2 d0 02     vcmpps $0x2,%ymm0,%ymm1,%ymm2
+    libdis_test+0x65b:  c5 e4 c2 23 02     vcmpps $0x2,(%ebx),%ymm3,%ymm4
+    libdis_test+0x660:  c5 d4 c2 72 42 02  vcmpps $0x2,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x666:  c5 f3 c2 d0 02     vcmpsd $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x66b:  c5 e3 c2 20 02     vcmpsd $0x2,(%eax),%xmm3,%xmm4
+    libdis_test+0x670:  c5 d3 c2 71 42 02  vcmpsd $0x2,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x676:  c5 f2 c2 d0 02     vcmpss $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x67b:  c5 e2 c2 20 02     vcmpss $0x2,(%eax),%xmm3,%xmm4
+    libdis_test+0x680:  c5 d2 c2 71 42 02  vcmpss $0x2,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x686:  c5 f1 c2 d0 11     vcmppd $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x68b:  c5 e1 c2 20 11     vcmppd $0x11,(%eax),%xmm3,%xmm4
+    libdis_test+0x690:  c5 d1 c2 71 42 11  vcmppd $0x11,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x696:  c5 f5 c2 d0 11     vcmppd $0x11,%ymm0,%ymm1,%ymm2
+    libdis_test+0x69b:  c5 e5 c2 23 11     vcmppd $0x11,(%ebx),%ymm3,%ymm4
+    libdis_test+0x6a0:  c5 d5 c2 72 42 11  vcmppd $0x11,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x6a6:  c5 f0 c2 d0 11     vcmpps $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6ab:  c5 e0 c2 20 11     vcmpps $0x11,(%eax),%xmm3,%xmm4
+    libdis_test+0x6b0:  c5 d0 c2 71 42 11  vcmpps $0x11,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x6b6:  c5 f4 c2 d0 11     vcmpps $0x11,%ymm0,%ymm1,%ymm2
+    libdis_test+0x6bb:  c5 e4 c2 23 11     vcmpps $0x11,(%ebx),%ymm3,%ymm4
+    libdis_test+0x6c0:  c5 d4 c2 72 42 11  vcmpps $0x11,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x6c6:  c5 f3 c2 d0 11     vcmpsd $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6cb:  c5 e3 c2 20 11     vcmpsd $0x11,(%eax),%xmm3,%xmm4
+    libdis_test+0x6d0:  c5 d3 c2 71 42 11  vcmpsd $0x11,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x6d6:  c5 f2 c2 d0 11     vcmpss $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6db:  c5 e2 c2 20 11     vcmpss $0x11,(%eax),%xmm3,%xmm4
+    libdis_test+0x6e0:  c5 d2 c2 71 42 11  vcmpss $0x11,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x6e6:  c5 f1 c2 d0 01     vcmppd $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6eb:  c5 e1 c2 20 01     vcmppd $0x1,(%eax),%xmm3,%xmm4
+    libdis_test+0x6f0:  c5 d1 c2 71 42 01  vcmppd $0x1,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x6f6:  c5 f5 c2 d0 01     vcmppd $0x1,%ymm0,%ymm1,%ymm2
+    libdis_test+0x6fb:  c5 e5 c2 23 01     vcmppd $0x1,(%ebx),%ymm3,%ymm4
+    libdis_test+0x700:  c5 d5 c2 72 42 01  vcmppd $0x1,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x706:  c5 f0 c2 d0 01     vcmpps $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x70b:  c5 e0 c2 20 01     vcmpps $0x1,(%eax),%xmm3,%xmm4
+    libdis_test+0x710:  c5 d0 c2 71 42 01  vcmpps $0x1,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x716:  c5 f4 c2 d0 01     vcmpps $0x1,%ymm0,%ymm1,%ymm2
+    libdis_test+0x71b:  c5 e4 c2 23 01     vcmpps $0x1,(%ebx),%ymm3,%ymm4
+    libdis_test+0x720:  c5 d4 c2 72 42 01  vcmpps $0x1,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x726:  c5 f3 c2 d0 01     vcmpsd $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x72b:  c5 e3 c2 20 01     vcmpsd $0x1,(%eax),%xmm3,%xmm4
+    libdis_test+0x730:  c5 d3 c2 71 42 01  vcmpsd $0x1,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x736:  c5 f2 c2 d0 01     vcmpss $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x73b:  c5 e2 c2 20 01     vcmpss $0x1,(%eax),%xmm3,%xmm4
+    libdis_test+0x740:  c5 d2 c2 71 42 01  vcmpss $0x1,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x746:  c5 f1 c2 d0 0c     vcmppd $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x74b:  c5 e1 c2 20 0c     vcmppd $0xc,(%eax),%xmm3,%xmm4
+    libdis_test+0x750:  c5 d1 c2 71 42 0c  vcmppd $0xc,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x756:  c5 f5 c2 d0 0c     vcmppd $0xc,%ymm0,%ymm1,%ymm2
+    libdis_test+0x75b:  c5 e5 c2 23 0c     vcmppd $0xc,(%ebx),%ymm3,%ymm4
+    libdis_test+0x760:  c5 d5 c2 72 42 0c  vcmppd $0xc,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x766:  c5 f0 c2 d0 0c     vcmpps $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x76b:  c5 e0 c2 20 0c     vcmpps $0xc,(%eax),%xmm3,%xmm4
+    libdis_test+0x770:  c5 d0 c2 71 42 0c  vcmpps $0xc,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x776:  c5 f4 c2 d0 0c     vcmpps $0xc,%ymm0,%ymm1,%ymm2
+    libdis_test+0x77b:  c5 e4 c2 23 0c     vcmpps $0xc,(%ebx),%ymm3,%ymm4
+    libdis_test+0x780:  c5 d4 c2 72 42 0c  vcmpps $0xc,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x786:  c5 f3 c2 d0 0c     vcmpsd $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x78b:  c5 e3 c2 20 0c     vcmpsd $0xc,(%eax),%xmm3,%xmm4
+    libdis_test+0x790:  c5 d3 c2 71 42 0c  vcmpsd $0xc,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x796:  c5 f2 c2 d0 0c     vcmpss $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x79b:  c5 e2 c2 20 0c     vcmpss $0xc,(%eax),%xmm3,%xmm4
+    libdis_test+0x7a0:  c5 d2 c2 71 42 0c  vcmpss $0xc,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x7a6:  c5 f1 c2 d0 1c     vcmppd $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7ab:  c5 e1 c2 20 1c     vcmppd $0x1c,(%eax),%xmm3,%xmm4
+    libdis_test+0x7b0:  c5 d1 c2 71 42 1c  vcmppd $0x1c,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x7b6:  c5 f5 c2 d0 1c     vcmppd $0x1c,%ymm0,%ymm1,%ymm2
+    libdis_test+0x7bb:  c5 e5 c2 23 1c     vcmppd $0x1c,(%ebx),%ymm3,%ymm4
+    libdis_test+0x7c0:  c5 d5 c2 72 42 1c  vcmppd $0x1c,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x7c6:  c5 f0 c2 d0 1c     vcmpps $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7cb:  c5 e0 c2 20 1c     vcmpps $0x1c,(%eax),%xmm3,%xmm4
+    libdis_test+0x7d0:  c5 d0 c2 71 42 1c  vcmpps $0x1c,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x7d6:  c5 f4 c2 d0 1c     vcmpps $0x1c,%ymm0,%ymm1,%ymm2
+    libdis_test+0x7db:  c5 e4 c2 23 1c     vcmpps $0x1c,(%ebx),%ymm3,%ymm4
+    libdis_test+0x7e0:  c5 d4 c2 72 42 1c  vcmpps $0x1c,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x7e6:  c5 f3 c2 d0 1c     vcmpsd $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7eb:  c5 e3 c2 20 1c     vcmpsd $0x1c,(%eax),%xmm3,%xmm4
+    libdis_test+0x7f0:  c5 d3 c2 71 42 1c  vcmpsd $0x1c,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x7f6:  c5 f2 c2 d0 1c     vcmpss $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7fb:  c5 e2 c2 20 1c     vcmpss $0x1c,(%eax),%xmm3,%xmm4
+    libdis_test+0x800:  c5 d2 c2 71 42 1c  vcmpss $0x1c,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x806:  c5 f1 c2 d0 14     vcmppd $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x80b:  c5 e1 c2 20 14     vcmppd $0x14,(%eax),%xmm3,%xmm4
+    libdis_test+0x810:  c5 d1 c2 71 42 14  vcmppd $0x14,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x816:  c5 f5 c2 d0 14     vcmppd $0x14,%ymm0,%ymm1,%ymm2
+    libdis_test+0x81b:  c5 e5 c2 23 14     vcmppd $0x14,(%ebx),%ymm3,%ymm4
+    libdis_test+0x820:  c5 d5 c2 72 42 14  vcmppd $0x14,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x826:  c5 f0 c2 d0 14     vcmpps $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x82b:  c5 e0 c2 20 14     vcmpps $0x14,(%eax),%xmm3,%xmm4
+    libdis_test+0x830:  c5 d0 c2 71 42 14  vcmpps $0x14,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x836:  c5 f4 c2 d0 14     vcmpps $0x14,%ymm0,%ymm1,%ymm2
+    libdis_test+0x83b:  c5 e4 c2 23 14     vcmpps $0x14,(%ebx),%ymm3,%ymm4
+    libdis_test+0x840:  c5 d4 c2 72 42 14  vcmpps $0x14,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x846:  c5 f3 c2 d0 14     vcmpsd $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x84b:  c5 e3 c2 20 14     vcmpsd $0x14,(%eax),%xmm3,%xmm4
+    libdis_test+0x850:  c5 d3 c2 71 42 14  vcmpsd $0x14,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x856:  c5 f2 c2 d0 14     vcmpss $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x85b:  c5 e2 c2 20 14     vcmpss $0x14,(%eax),%xmm3,%xmm4
+    libdis_test+0x860:  c5 d2 c2 71 42 14  vcmpss $0x14,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x866:  c5 f1 c2 d0 04     vcmppd $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x86b:  c5 e1 c2 20 04     vcmppd $0x4,(%eax),%xmm3,%xmm4
+    libdis_test+0x870:  c5 d1 c2 71 42 04  vcmppd $0x4,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x876:  c5 f5 c2 d0 04     vcmppd $0x4,%ymm0,%ymm1,%ymm2
+    libdis_test+0x87b:  c5 e5 c2 23 04     vcmppd $0x4,(%ebx),%ymm3,%ymm4
+    libdis_test+0x880:  c5 d5 c2 72 42 04  vcmppd $0x4,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x886:  c5 f0 c2 d0 04     vcmpps $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x88b:  c5 e0 c2 20 04     vcmpps $0x4,(%eax),%xmm3,%xmm4
+    libdis_test+0x890:  c5 d0 c2 71 42 04  vcmpps $0x4,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x896:  c5 f4 c2 d0 04     vcmpps $0x4,%ymm0,%ymm1,%ymm2
+    libdis_test+0x89b:  c5 e4 c2 23 04     vcmpps $0x4,(%ebx),%ymm3,%ymm4
+    libdis_test+0x8a0:  c5 d4 c2 72 42 04  vcmpps $0x4,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x8a6:  c5 f3 c2 d0 04     vcmpsd $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8ab:  c5 e3 c2 20 04     vcmpsd $0x4,(%eax),%xmm3,%xmm4
+    libdis_test+0x8b0:  c5 d3 c2 71 42 04  vcmpsd $0x4,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x8b6:  c5 f2 c2 d0 04     vcmpss $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8bb:  c5 e2 c2 20 04     vcmpss $0x4,(%eax),%xmm3,%xmm4
+    libdis_test+0x8c0:  c5 d2 c2 71 42 04  vcmpss $0x4,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x8c6:  c5 f1 c2 d0 19     vcmppd $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8cb:  c5 e1 c2 20 19     vcmppd $0x19,(%eax),%xmm3,%xmm4
+    libdis_test+0x8d0:  c5 d1 c2 71 42 19  vcmppd $0x19,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x8d6:  c5 f5 c2 d0 19     vcmppd $0x19,%ymm0,%ymm1,%ymm2
+    libdis_test+0x8db:  c5 e5 c2 23 19     vcmppd $0x19,(%ebx),%ymm3,%ymm4
+    libdis_test+0x8e0:  c5 d5 c2 72 42 19  vcmppd $0x19,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x8e6:  c5 f0 c2 d0 19     vcmpps $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8eb:  c5 e0 c2 20 19     vcmpps $0x19,(%eax),%xmm3,%xmm4
+    libdis_test+0x8f0:  c5 d0 c2 71 42 19  vcmpps $0x19,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x8f6:  c5 f4 c2 d0 19     vcmpps $0x19,%ymm0,%ymm1,%ymm2
+    libdis_test+0x8fb:  c5 e4 c2 23 19     vcmpps $0x19,(%ebx),%ymm3,%ymm4
+    libdis_test+0x900:  c5 d4 c2 72 42 19  vcmpps $0x19,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x906:  c5 f3 c2 d0 19     vcmpsd $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x90b:  c5 e3 c2 20 19     vcmpsd $0x19,(%eax),%xmm3,%xmm4
+    libdis_test+0x910:  c5 d3 c2 71 42 19  vcmpsd $0x19,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x916:  c5 f2 c2 d0 19     vcmpss $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x91b:  c5 e2 c2 20 19     vcmpss $0x19,(%eax),%xmm3,%xmm4
+    libdis_test+0x920:  c5 d2 c2 71 42 19  vcmpss $0x19,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x926:  c5 f1 c2 d0 09     vcmppd $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x92b:  c5 e1 c2 20 09     vcmppd $0x9,(%eax),%xmm3,%xmm4
+    libdis_test+0x930:  c5 d1 c2 71 42 09  vcmppd $0x9,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x936:  c5 f5 c2 d0 09     vcmppd $0x9,%ymm0,%ymm1,%ymm2
+    libdis_test+0x93b:  c5 e5 c2 23 09     vcmppd $0x9,(%ebx),%ymm3,%ymm4
+    libdis_test+0x940:  c5 d5 c2 72 42 09  vcmppd $0x9,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x946:  c5 f0 c2 d0 09     vcmpps $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x94b:  c5 e0 c2 20 09     vcmpps $0x9,(%eax),%xmm3,%xmm4
+    libdis_test+0x950:  c5 d0 c2 71 42 09  vcmpps $0x9,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x956:  c5 f4 c2 d0 09     vcmpps $0x9,%ymm0,%ymm1,%ymm2
+    libdis_test+0x95b:  c5 e4 c2 23 09     vcmpps $0x9,(%ebx),%ymm3,%ymm4
+    libdis_test+0x960:  c5 d4 c2 72 42 09  vcmpps $0x9,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x966:  c5 f3 c2 d0 09     vcmpsd $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x96b:  c5 e3 c2 20 09     vcmpsd $0x9,(%eax),%xmm3,%xmm4
+    libdis_test+0x970:  c5 d3 c2 71 42 09  vcmpsd $0x9,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x976:  c5 f2 c2 d0 09     vcmpss $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x97b:  c5 e2 c2 20 09     vcmpss $0x9,(%eax),%xmm3,%xmm4
+    libdis_test+0x980:  c5 d2 c2 71 42 09  vcmpss $0x9,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x986:  c5 f1 c2 d0 1a     vcmppd $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x98b:  c5 e1 c2 20 1a     vcmppd $0x1a,(%eax),%xmm3,%xmm4
+    libdis_test+0x990:  c5 d1 c2 71 42 1a  vcmppd $0x1a,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x996:  c5 f5 c2 d0 1a     vcmppd $0x1a,%ymm0,%ymm1,%ymm2
+    libdis_test+0x99b:  c5 e5 c2 23 1a     vcmppd $0x1a,(%ebx),%ymm3,%ymm4
+    libdis_test+0x9a0:  c5 d5 c2 72 42 1a  vcmppd $0x1a,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x9a6:  c5 f0 c2 d0 1a     vcmpps $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9ab:  c5 e0 c2 20 1a     vcmpps $0x1a,(%eax),%xmm3,%xmm4
+    libdis_test+0x9b0:  c5 d0 c2 71 42 1a  vcmpps $0x1a,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x9b6:  c5 f4 c2 d0 1a     vcmpps $0x1a,%ymm0,%ymm1,%ymm2
+    libdis_test+0x9bb:  c5 e4 c2 23 1a     vcmpps $0x1a,(%ebx),%ymm3,%ymm4
+    libdis_test+0x9c0:  c5 d4 c2 72 42 1a  vcmpps $0x1a,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x9c6:  c5 f3 c2 d0 1a     vcmpsd $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9cb:  c5 e3 c2 20 1a     vcmpsd $0x1a,(%eax),%xmm3,%xmm4
+    libdis_test+0x9d0:  c5 d3 c2 71 42 1a  vcmpsd $0x1a,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x9d6:  c5 f2 c2 d0 1a     vcmpss $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9db:  c5 e2 c2 20 1a     vcmpss $0x1a,(%eax),%xmm3,%xmm4
+    libdis_test+0x9e0:  c5 d2 c2 71 42 1a  vcmpss $0x1a,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x9e6:  c5 f1 c2 d0 0a     vcmppd $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9eb:  c5 e1 c2 20 0a     vcmppd $0xa,(%eax),%xmm3,%xmm4
+    libdis_test+0x9f0:  c5 d1 c2 71 42 0a  vcmppd $0xa,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x9f6:  c5 f5 c2 d0 0a     vcmppd $0xa,%ymm0,%ymm1,%ymm2
+    libdis_test+0x9fb:  c5 e5 c2 23 0a     vcmppd $0xa,(%ebx),%ymm3,%ymm4
+    libdis_test+0xa00:  c5 d5 c2 72 42 0a  vcmppd $0xa,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xa06:  c5 f0 c2 d0 0a     vcmpps $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa0b:  c5 e0 c2 20 0a     vcmpps $0xa,(%eax),%xmm3,%xmm4
+    libdis_test+0xa10:  c5 d0 c2 71 42 0a  vcmpps $0xa,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa16:  c5 f4 c2 d0 0a     vcmpps $0xa,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa1b:  c5 e4 c2 23 0a     vcmpps $0xa,(%ebx),%ymm3,%ymm4
+    libdis_test+0xa20:  c5 d4 c2 72 42 0a  vcmpps $0xa,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xa26:  c5 f3 c2 d0 0a     vcmpsd $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa2b:  c5 e3 c2 20 0a     vcmpsd $0xa,(%eax),%xmm3,%xmm4
+    libdis_test+0xa30:  c5 d3 c2 71 42 0a  vcmpsd $0xa,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa36:  c5 f2 c2 d0 0a     vcmpss $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa3b:  c5 e2 c2 20 0a     vcmpss $0xa,(%eax),%xmm3,%xmm4
+    libdis_test+0xa40:  c5 d2 c2 71 42 0a  vcmpss $0xa,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa46:  c5 f1 c2 d0 16     vcmppd $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa4b:  c5 e1 c2 20 16     vcmppd $0x16,(%eax),%xmm3,%xmm4
+    libdis_test+0xa50:  c5 d1 c2 71 42 16  vcmppd $0x16,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa56:  c5 f5 c2 d0 16     vcmppd $0x16,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa5b:  c5 e5 c2 23 16     vcmppd $0x16,(%ebx),%ymm3,%ymm4
+    libdis_test+0xa60:  c5 d5 c2 72 42 16  vcmppd $0x16,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xa66:  c5 f0 c2 d0 16     vcmpps $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa6b:  c5 e0 c2 20 16     vcmpps $0x16,(%eax),%xmm3,%xmm4
+    libdis_test+0xa70:  c5 d0 c2 71 42 16  vcmpps $0x16,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa76:  c5 f4 c2 d0 16     vcmpps $0x16,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa7b:  c5 e4 c2 23 16     vcmpps $0x16,(%ebx),%ymm3,%ymm4
+    libdis_test+0xa80:  c5 d4 c2 72 42 16  vcmpps $0x16,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xa86:  c5 f3 c2 d0 16     vcmpsd $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa8b:  c5 e3 c2 20 16     vcmpsd $0x16,(%eax),%xmm3,%xmm4
+    libdis_test+0xa90:  c5 d3 c2 71 42 16  vcmpsd $0x16,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xa96:  c5 f2 c2 d0 16     vcmpss $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa9b:  c5 e2 c2 20 16     vcmpss $0x16,(%eax),%xmm3,%xmm4
+    libdis_test+0xaa0:  c5 d2 c2 71 42 16  vcmpss $0x16,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xaa6:  c5 f1 c2 d0 06     vcmppd $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xaab:  c5 e1 c2 20 06     vcmppd $0x6,(%eax),%xmm3,%xmm4
+    libdis_test+0xab0:  c5 d1 c2 71 42 06  vcmppd $0x6,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xab6:  c5 f5 c2 d0 06     vcmppd $0x6,%ymm0,%ymm1,%ymm2
+    libdis_test+0xabb:  c5 e5 c2 23 06     vcmppd $0x6,(%ebx),%ymm3,%ymm4
+    libdis_test+0xac0:  c5 d5 c2 72 42 06  vcmppd $0x6,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xac6:  c5 f0 c2 d0 06     vcmpps $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xacb:  c5 e0 c2 20 06     vcmpps $0x6,(%eax),%xmm3,%xmm4
+    libdis_test+0xad0:  c5 d0 c2 71 42 06  vcmpps $0x6,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xad6:  c5 f4 c2 d0 06     vcmpps $0x6,%ymm0,%ymm1,%ymm2
+    libdis_test+0xadb:  c5 e4 c2 23 06     vcmpps $0x6,(%ebx),%ymm3,%ymm4
+    libdis_test+0xae0:  c5 d4 c2 72 42 06  vcmpps $0x6,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xae6:  c5 f3 c2 d0 06     vcmpsd $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xaeb:  c5 e3 c2 20 06     vcmpsd $0x6,(%eax),%xmm3,%xmm4
+    libdis_test+0xaf0:  c5 d3 c2 71 42 06  vcmpsd $0x6,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xaf6:  c5 f2 c2 d0 06     vcmpss $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xafb:  c5 e2 c2 20 06     vcmpss $0x6,(%eax),%xmm3,%xmm4
+    libdis_test+0xb00:  c5 d2 c2 71 42 06  vcmpss $0x6,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb06:  c5 f1 c2 d0 15     vcmppd $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb0b:  c5 e1 c2 20 15     vcmppd $0x15,(%eax),%xmm3,%xmm4
+    libdis_test+0xb10:  c5 d1 c2 71 42 15  vcmppd $0x15,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb16:  c5 f5 c2 d0 15     vcmppd $0x15,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb1b:  c5 e5 c2 23 15     vcmppd $0x15,(%ebx),%ymm3,%ymm4
+    libdis_test+0xb20:  c5 d5 c2 72 42 15  vcmppd $0x15,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xb26:  c5 f0 c2 d0 15     vcmpps $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb2b:  c5 e0 c2 20 15     vcmpps $0x15,(%eax),%xmm3,%xmm4
+    libdis_test+0xb30:  c5 d0 c2 71 42 15  vcmpps $0x15,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb36:  c5 f4 c2 d0 15     vcmpps $0x15,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb3b:  c5 e4 c2 23 15     vcmpps $0x15,(%ebx),%ymm3,%ymm4
+    libdis_test+0xb40:  c5 d4 c2 72 42 15  vcmpps $0x15,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xb46:  c5 f3 c2 d0 15     vcmpsd $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb4b:  c5 e3 c2 20 15     vcmpsd $0x15,(%eax),%xmm3,%xmm4
+    libdis_test+0xb50:  c5 d3 c2 71 42 15  vcmpsd $0x15,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb56:  c5 f2 c2 d0 15     vcmpss $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb5b:  c5 e2 c2 20 15     vcmpss $0x15,(%eax),%xmm3,%xmm4
+    libdis_test+0xb60:  c5 d2 c2 71 42 15  vcmpss $0x15,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb66:  c5 f1 c2 d0 05     vcmppd $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb6b:  c5 e1 c2 20 05     vcmppd $0x5,(%eax),%xmm3,%xmm4
+    libdis_test+0xb70:  c5 d1 c2 71 42 05  vcmppd $0x5,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb76:  c5 f5 c2 d0 05     vcmppd $0x5,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb7b:  c5 e5 c2 23 05     vcmppd $0x5,(%ebx),%ymm3,%ymm4
+    libdis_test+0xb80:  c5 d5 c2 72 42 05  vcmppd $0x5,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xb86:  c5 f0 c2 d0 05     vcmpps $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb8b:  c5 e0 c2 20 05     vcmpps $0x5,(%eax),%xmm3,%xmm4
+    libdis_test+0xb90:  c5 d0 c2 71 42 05  vcmpps $0x5,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xb96:  c5 f4 c2 d0 05     vcmpps $0x5,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb9b:  c5 e4 c2 23 05     vcmpps $0x5,(%ebx),%ymm3,%ymm4
+    libdis_test+0xba0:  c5 d4 c2 72 42 05  vcmpps $0x5,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xba6:  c5 f3 c2 d0 05     vcmpsd $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbab:  c5 e3 c2 20 05     vcmpsd $0x5,(%eax),%xmm3,%xmm4
+    libdis_test+0xbb0:  c5 d3 c2 71 42 05  vcmpsd $0x5,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xbb6:  c5 f2 c2 d0 05     vcmpss $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbbb:  c5 e2 c2 20 05     vcmpss $0x5,(%eax),%xmm3,%xmm4
+    libdis_test+0xbc0:  c5 d2 c2 71 42 05  vcmpss $0x5,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xbc6:  c5 f1 c2 d0 17     vcmppd $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbcb:  c5 e1 c2 20 17     vcmppd $0x17,(%eax),%xmm3,%xmm4
+    libdis_test+0xbd0:  c5 d1 c2 71 42 17  vcmppd $0x17,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xbd6:  c5 f5 c2 d0 17     vcmppd $0x17,%ymm0,%ymm1,%ymm2
+    libdis_test+0xbdb:  c5 e5 c2 23 17     vcmppd $0x17,(%ebx),%ymm3,%ymm4
+    libdis_test+0xbe0:  c5 d5 c2 72 42 17  vcmppd $0x17,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xbe6:  c5 f0 c2 d0 17     vcmpps $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbeb:  c5 e0 c2 20 17     vcmpps $0x17,(%eax),%xmm3,%xmm4
+    libdis_test+0xbf0:  c5 d0 c2 71 42 17  vcmpps $0x17,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xbf6:  c5 f4 c2 d0 17     vcmpps $0x17,%ymm0,%ymm1,%ymm2
+    libdis_test+0xbfb:  c5 e4 c2 23 17     vcmpps $0x17,(%ebx),%ymm3,%ymm4
+    libdis_test+0xc00:  c5 d4 c2 72 42 17  vcmpps $0x17,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xc06:  c5 f3 c2 d0 17     vcmpsd $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc0b:  c5 e3 c2 20 17     vcmpsd $0x17,(%eax),%xmm3,%xmm4
+    libdis_test+0xc10:  c5 d3 c2 71 42 17  vcmpsd $0x17,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc16:  c5 f2 c2 d0 17     vcmpss $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc1b:  c5 e2 c2 20 17     vcmpss $0x17,(%eax),%xmm3,%xmm4
+    libdis_test+0xc20:  c5 d2 c2 71 42 17  vcmpss $0x17,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc26:  c5 f1 c2 d0 07     vcmppd $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc2b:  c5 e1 c2 20 07     vcmppd $0x7,(%eax),%xmm3,%xmm4
+    libdis_test+0xc30:  c5 d1 c2 71 42 07  vcmppd $0x7,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc36:  c5 f5 c2 d0 07     vcmppd $0x7,%ymm0,%ymm1,%ymm2
+    libdis_test+0xc3b:  c5 e5 c2 23 07     vcmppd $0x7,(%ebx),%ymm3,%ymm4
+    libdis_test+0xc40:  c5 d5 c2 72 42 07  vcmppd $0x7,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xc46:  c5 f0 c2 d0 07     vcmpps $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc4b:  c5 e0 c2 20 07     vcmpps $0x7,(%eax),%xmm3,%xmm4
+    libdis_test+0xc50:  c5 d0 c2 71 42 07  vcmpps $0x7,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc56:  c5 f4 c2 d0 07     vcmpps $0x7,%ymm0,%ymm1,%ymm2
+    libdis_test+0xc5b:  c5 e4 c2 23 07     vcmpps $0x7,(%ebx),%ymm3,%ymm4
+    libdis_test+0xc60:  c5 d4 c2 72 42 07  vcmpps $0x7,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xc66:  c5 f3 c2 d0 07     vcmpsd $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc6b:  c5 e3 c2 20 07     vcmpsd $0x7,(%eax),%xmm3,%xmm4
+    libdis_test+0xc70:  c5 d3 c2 71 42 07  vcmpsd $0x7,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc76:  c5 f2 c2 d0 07     vcmpss $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc7b:  c5 e2 c2 20 07     vcmpss $0x7,(%eax),%xmm3,%xmm4
+    libdis_test+0xc80:  c5 d2 c2 71 42 07  vcmpss $0x7,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xc86:  c5 d1 c2 fb 48     vcmppd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xc8b:  c5 e9 c2 23 48     vcmppd $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0xc90:  c5 f1 c2 73 08 48  vcmppd $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0xc96:  c5 d5 c2 fb 48     vcmppd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0xc9b:  c5 ed c2 23 48     vcmppd $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0xca0:  c5 f5 c2 73 08 48  vcmppd $0x48,0x8(%ebx),%ymm1,%ymm6
+    libdis_test+0xca6:  c5 d0 c2 fb 48     vcmpps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xcab:  c5 e8 c2 23 48     vcmpps $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0xcb0:  c5 f0 c2 73 08 48  vcmpps $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0xcb6:  c5 d4 c2 fb 48     vcmpps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0xcbb:  c5 ec c2 23 48     vcmpps $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0xcc0:  c5 f4 c2 73 08 48  vcmpps $0x48,0x8(%ebx),%ymm1,%ymm6
+    libdis_test+0xcc6:  c5 d3 c2 fb 48     vcmpsd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xccb:  c5 eb c2 23 48     vcmpsd $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0xcd0:  c5 f3 c2 73 08 48  vcmpsd $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0xcd6:  c5 d2 c2 fb 48     vcmpss $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xcdb:  c5 ea c2 23 48     vcmpss $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0xce0:  c5 f2 c2 73 08 48  vcmpss $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0xce6:  c5 f1 c2 d0 1f     vcmppd $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xceb:  c5 e1 c2 20 1f     vcmppd $0x1f,(%eax),%xmm3,%xmm4
+    libdis_test+0xcf0:  c5 d1 c2 71 42 1f  vcmppd $0x1f,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xcf6:  c5 f5 c2 d0 1f     vcmppd $0x1f,%ymm0,%ymm1,%ymm2
+    libdis_test+0xcfb:  c5 e5 c2 23 1f     vcmppd $0x1f,(%ebx),%ymm3,%ymm4
+    libdis_test+0xd00:  c5 d5 c2 72 42 1f  vcmppd $0x1f,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xd06:  c5 f0 c2 d0 1f     vcmpps $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd0b:  c5 e0 c2 20 1f     vcmpps $0x1f,(%eax),%xmm3,%xmm4
+    libdis_test+0xd10:  c5 d0 c2 71 42 1f  vcmpps $0x1f,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd16:  c5 f4 c2 d0 1f     vcmpps $0x1f,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd1b:  c5 e4 c2 23 1f     vcmpps $0x1f,(%ebx),%ymm3,%ymm4
+    libdis_test+0xd20:  c5 d4 c2 72 42 1f  vcmpps $0x1f,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xd26:  c5 f3 c2 d0 1f     vcmpsd $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd2b:  c5 e3 c2 20 1f     vcmpsd $0x1f,(%eax),%xmm3,%xmm4
+    libdis_test+0xd30:  c5 d3 c2 71 42 1f  vcmpsd $0x1f,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd36:  c5 f2 c2 d0 1f     vcmpss $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd3b:  c5 e2 c2 20 1f     vcmpss $0x1f,(%eax),%xmm3,%xmm4
+    libdis_test+0xd40:  c5 d2 c2 71 42 1f  vcmpss $0x1f,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd46:  c5 f1 c2 d0 0f     vcmppd $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd4b:  c5 e1 c2 20 0f     vcmppd $0xf,(%eax),%xmm3,%xmm4
+    libdis_test+0xd50:  c5 d1 c2 71 42 0f  vcmppd $0xf,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd56:  c5 f5 c2 d0 0f     vcmppd $0xf,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd5b:  c5 e5 c2 23 0f     vcmppd $0xf,(%ebx),%ymm3,%ymm4
+    libdis_test+0xd60:  c5 d5 c2 72 42 0f  vcmppd $0xf,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xd66:  c5 f0 c2 d0 0f     vcmpps $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd6b:  c5 e0 c2 20 0f     vcmpps $0xf,(%eax),%xmm3,%xmm4
+    libdis_test+0xd70:  c5 d0 c2 71 42 0f  vcmpps $0xf,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd76:  c5 f4 c2 d0 0f     vcmpps $0xf,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd7b:  c5 e4 c2 23 0f     vcmpps $0xf,(%ebx),%ymm3,%ymm4
+    libdis_test+0xd80:  c5 d4 c2 72 42 0f  vcmpps $0xf,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xd86:  c5 f3 c2 d0 0f     vcmpsd $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd8b:  c5 e3 c2 20 0f     vcmpsd $0xf,(%eax),%xmm3,%xmm4
+    libdis_test+0xd90:  c5 d3 c2 71 42 0f  vcmpsd $0xf,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xd96:  c5 f2 c2 d0 0f     vcmpss $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd9b:  c5 e2 c2 20 0f     vcmpss $0xf,(%eax),%xmm3,%xmm4
+    libdis_test+0xda0:  c5 d2 c2 71 42 0f  vcmpss $0xf,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xda6:  c5 f1 c2 d0 13     vcmppd $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdab:  c5 e1 c2 20 13     vcmppd $0x13,(%eax),%xmm3,%xmm4
+    libdis_test+0xdb0:  c5 d1 c2 71 42 13  vcmppd $0x13,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xdb6:  c5 f5 c2 d0 13     vcmppd $0x13,%ymm0,%ymm1,%ymm2
+    libdis_test+0xdbb:  c5 e5 c2 23 13     vcmppd $0x13,(%ebx),%ymm3,%ymm4
+    libdis_test+0xdc0:  c5 d5 c2 72 42 13  vcmppd $0x13,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xdc6:  c5 f0 c2 d0 13     vcmpps $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdcb:  c5 e0 c2 20 13     vcmpps $0x13,(%eax),%xmm3,%xmm4
+    libdis_test+0xdd0:  c5 d0 c2 71 42 13  vcmpps $0x13,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xdd6:  c5 f4 c2 d0 13     vcmpps $0x13,%ymm0,%ymm1,%ymm2
+    libdis_test+0xddb:  c5 e4 c2 23 13     vcmpps $0x13,(%ebx),%ymm3,%ymm4
+    libdis_test+0xde0:  c5 d4 c2 72 42 13  vcmpps $0x13,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xde6:  c5 f3 c2 d0 13     vcmpsd $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdeb:  c5 e3 c2 20 13     vcmpsd $0x13,(%eax),%xmm3,%xmm4
+    libdis_test+0xdf0:  c5 d3 c2 71 42 13  vcmpsd $0x13,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xdf6:  c5 f2 c2 d0 13     vcmpss $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdfb:  c5 e2 c2 20 13     vcmpss $0x13,(%eax),%xmm3,%xmm4
+    libdis_test+0xe00:  c5 d2 c2 71 42 13  vcmpss $0x13,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xe06:  c5 f1 c2 d0 03     vcmppd $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe0b:  c5 e1 c2 20 03     vcmppd $0x3,(%eax),%xmm3,%xmm4
+    libdis_test+0xe10:  c5 d1 c2 71 42 03  vcmppd $0x3,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xe16:  c5 f5 c2 d0 03     vcmppd $0x3,%ymm0,%ymm1,%ymm2
+    libdis_test+0xe1b:  c5 e5 c2 23 03     vcmppd $0x3,(%ebx),%ymm3,%ymm4
+    libdis_test+0xe20:  c5 d5 c2 72 42 03  vcmppd $0x3,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xe26:  c5 f0 c2 d0 03     vcmpps $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe2b:  c5 e0 c2 20 03     vcmpps $0x3,(%eax),%xmm3,%xmm4
+    libdis_test+0xe30:  c5 d0 c2 71 42 03  vcmpps $0x3,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xe36:  c5 f4 c2 d0 03     vcmpps $0x3,%ymm0,%ymm1,%ymm2
+    libdis_test+0xe3b:  c5 e4 c2 23 03     vcmpps $0x3,(%ebx),%ymm3,%ymm4
+    libdis_test+0xe40:  c5 d4 c2 72 42 03  vcmpps $0x3,0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xe46:  c5 f3 c2 d0 03     vcmpsd $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe4b:  c5 e3 c2 20 03     vcmpsd $0x3,(%eax),%xmm3,%xmm4
+    libdis_test+0xe50:  c5 d3 c2 71 42 03  vcmpsd $0x3,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xe56:  c5 f2 c2 d0 03     vcmpss $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe5b:  c5 e2 c2 20 03     vcmpss $0x3,(%eax),%xmm3,%xmm4
+    libdis_test+0xe60:  c5 d2 c2 71 42 03  vcmpss $0x3,0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xe66:  c5 f9 2f c8        vcomisd %xmm0,%xmm1
+    libdis_test+0xe6a:  c5 f9 2f 1e        vcomisd (%esi),%xmm3
+    libdis_test+0xe6e:  c5 f9 2f 5f 42     vcomisd 0x42(%edi),%xmm3
+    libdis_test+0xe73:  c5 f8 2f c8        vcomiss %xmm0,%xmm1
+    libdis_test+0xe77:  c5 f8 2f 1e        vcomiss (%esi),%xmm3
+    libdis_test+0xe7b:  c5 f8 2f 5f 42     vcomiss 0x42(%edi),%xmm3
+    libdis_test+0xe80:  c5 fa e6 c8        vcvtdq2pd %xmm0,%xmm1
+    libdis_test+0xe84:  c5 fa e6 1e        vcvtdq2pd (%esi),%xmm3
+    libdis_test+0xe88:  c5 fa e6 5f 42     vcvtdq2pd 0x42(%edi),%xmm3
+    libdis_test+0xe8d:  c5 fe e6 f7        vcvtdq2pd %xmm7,%ymm6
+    libdis_test+0xe91:  c5 fe e6 65 00     vcvtdq2pd 0x0(%ebp),%ymm4
+    libdis_test+0xe96:  c5 fe e6 64 24 42  vcvtdq2pd 0x42(%esp),%ymm4
+    libdis_test+0xe9c:  c5 f8 5b c8        vcvtdq2ps %xmm0,%xmm1
+    libdis_test+0xea0:  c5 f8 5b 1e        vcvtdq2ps (%esi),%xmm3
+    libdis_test+0xea4:  c5 f8 5b 5f 42     vcvtdq2ps 0x42(%edi),%xmm3
+    libdis_test+0xea9:  c5 fc 5b f7        vcvtdq2ps %ymm7,%ymm6
+    libdis_test+0xead:  c5 fc 5b 65 00     vcvtdq2ps 0x0(%ebp),%ymm4
+    libdis_test+0xeb2:  c5 fc 5b 64 24 42  vcvtdq2ps 0x42(%esp),%ymm4
+    libdis_test+0xeb8:  c5 ff e6 de        vcvtpd2dq %ymm6,%xmm3
+    libdis_test+0xebc:  c5 fb e6 c8        vcvtpd2dq %xmm0,%xmm1
+    libdis_test+0xec0:  c5 fb e6 1e        vcvtpd2dq (%esi),%xmm3
+    libdis_test+0xec4:  c5 fb e6 5f 42     vcvtpd2dq 0x42(%edi),%xmm3
+    libdis_test+0xec9:  c5 ff e6 f7        vcvtpd2dq %ymm7,%xmm6
+    libdis_test+0xecd:  c5 ff e6 65 00     vcvtpd2dq 0x0(%ebp),%xmm4
+    libdis_test+0xed2:  c5 ff e6 64 24 42  vcvtpd2dq 0x42(%esp),%xmm4
+    libdis_test+0xed8:  c5 fd 5a de        vcvtpd2ps %ymm6,%xmm3
+    libdis_test+0xedc:  c5 f9 5a c8        vcvtpd2ps %xmm0,%xmm1
+    libdis_test+0xee0:  c5 f9 5a 1e        vcvtpd2ps (%esi),%xmm3
+    libdis_test+0xee4:  c5 f9 5a 5f 42     vcvtpd2ps 0x42(%edi),%xmm3
+    libdis_test+0xee9:  c5 fd 5a f7        vcvtpd2ps %ymm7,%xmm6
+    libdis_test+0xeed:  c5 fd 5a 65 00     vcvtpd2ps 0x0(%ebp),%xmm4
+    libdis_test+0xef2:  c5 fd 5a 64 24 42  vcvtpd2ps 0x42(%esp),%xmm4
+    libdis_test+0xef8:  c5 f9 5b c8        vcvtps2dq %xmm0,%xmm1
+    libdis_test+0xefc:  c5 f9 5b 1e        vcvtps2dq (%esi),%xmm3
+    libdis_test+0xf00:  c5 f9 5b 5f 42     vcvtps2dq 0x42(%edi),%xmm3
+    libdis_test+0xf05:  c5 fd 5b f7        vcvtps2dq %ymm7,%ymm6
+    libdis_test+0xf09:  c5 fd 5b 65 00     vcvtps2dq 0x0(%ebp),%ymm4
+    libdis_test+0xf0e:  c5 fd 5b 64 24 42  vcvtps2dq 0x42(%esp),%ymm4
+    libdis_test+0xf14:  c5 f8 5a c8        vcvtps2pd %xmm0,%xmm1
+    libdis_test+0xf18:  c5 f8 5a 1e        vcvtps2pd (%esi),%xmm3
+    libdis_test+0xf1c:  c5 f8 5a 5f 42     vcvtps2pd 0x42(%edi),%xmm3
+    libdis_test+0xf21:  c5 fc 5a f7        vcvtps2pd %xmm7,%ymm6
+    libdis_test+0xf25:  c5 fc 5a 65 00     vcvtps2pd 0x0(%ebp),%ymm4
+    libdis_test+0xf2a:  c5 fc 5a 64 24 42  vcvtps2pd 0x42(%esp),%ymm4
+    libdis_test+0xf30:  c5 fb 2d c6        vcvtsd2si %xmm6,%eax
+    libdis_test+0xf34:  c5 fb 2d 03        vcvtsd2si (%ebx),%eax
+    libdis_test+0xf38:  c5 fb 2d 43 24     vcvtsd2si 0x24(%ebx),%eax
+    libdis_test+0xf3d:  c5 f3 5a d0        vcvtsd2ss %xmm0,%xmm1,%xmm2
+    libdis_test+0xf41:  c5 e3 5a 20        vcvtsd2ss (%eax),%xmm3,%xmm4
+    libdis_test+0xf45:  c5 d3 5a 71 42     vcvtsd2ss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xf4a:  c5 f2 5a d0        vcvtss2sd %xmm0,%xmm1,%xmm2
+    libdis_test+0xf4e:  c5 e2 5a 20        vcvtss2sd (%eax),%xmm3,%xmm4
+    libdis_test+0xf52:  c5 d2 5a 71 42     vcvtss2sd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xf57:  c5 fa 2d c6        vcvtss2si %xmm6,%eax
+    libdis_test+0xf5b:  c5 fa 2d 03        vcvtss2si (%ebx),%eax
+    libdis_test+0xf5f:  c5 fa 2d 43 24     vcvtss2si 0x24(%ebx),%eax
+    libdis_test+0xf64:  c5 f9 e6 e8        vcvttpd2dq %xmm0,%xmm5
+    libdis_test+0xf68:  c5 f9 e6 c8        vcvttpd2dq %xmm0,%xmm1
+    libdis_test+0xf6c:  c5 f9 e6 1e        vcvttpd2dq (%esi),%xmm3
+    libdis_test+0xf70:  c5 f9 e6 5f 42     vcvttpd2dq 0x42(%edi),%xmm3
+    libdis_test+0xf75:  c5 fd e6 f7        vcvttpd2dq %ymm7,%xmm6
+    libdis_test+0xf79:  c5 fd e6 65 00     vcvttpd2dq 0x0(%ebp),%xmm4
+    libdis_test+0xf7e:  c5 fd e6 64 24 42  vcvttpd2dq 0x42(%esp),%xmm4
+    libdis_test+0xf84:  c5 fa 5b c8        vcvttps2dq %xmm0,%xmm1
+    libdis_test+0xf88:  c5 fa 5b 1e        vcvttps2dq (%esi),%xmm3
+    libdis_test+0xf8c:  c5 fa 5b 5f 42     vcvttps2dq 0x42(%edi),%xmm3
+    libdis_test+0xf91:  c5 fe 5b f7        vcvttps2dq %ymm7,%ymm6
+    libdis_test+0xf95:  c5 fe 5b 65 00     vcvttps2dq 0x0(%ebp),%ymm4
+    libdis_test+0xf9a:  c5 fe 5b 64 24 42  vcvttps2dq 0x42(%esp),%ymm4
+    libdis_test+0xfa0:  c5 fb 2c c6        vcvttsd2si %xmm6,%eax
+    libdis_test+0xfa4:  c5 fb 2c 03        vcvttsd2si (%ebx),%eax
+    libdis_test+0xfa8:  c5 fb 2c 43 24     vcvttsd2si 0x24(%ebx),%eax
+    libdis_test+0xfad:  c5 fa 2c c6        vcvttss2si %xmm6,%eax
+    libdis_test+0xfb1:  c5 fa 2c 03        vcvttss2si (%ebx),%eax
+    libdis_test+0xfb5:  c5 fa 2c 43 24     vcvttss2si 0x24(%ebx),%eax
+    libdis_test+0xfba:  c5 f1 5e d0        vdivpd %xmm0,%xmm1,%xmm2
+    libdis_test+0xfbe:  c5 e1 5e 20        vdivpd (%eax),%xmm3,%xmm4
+    libdis_test+0xfc2:  c5 d1 5e 71 42     vdivpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xfc7:  c5 f5 5e d0        vdivpd %ymm0,%ymm1,%ymm2
+    libdis_test+0xfcb:  c5 e5 5e 23        vdivpd (%ebx),%ymm3,%ymm4
+    libdis_test+0xfcf:  c5 d5 5e 72 42     vdivpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xfd4:  c5 f0 5e d0        vdivps %xmm0,%xmm1,%xmm2
+    libdis_test+0xfd8:  c5 e0 5e 20        vdivps (%eax),%xmm3,%xmm4
+    libdis_test+0xfdc:  c5 d0 5e 71 42     vdivps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xfe1:  c5 f4 5e d0        vdivps %ymm0,%ymm1,%ymm2
+    libdis_test+0xfe5:  c5 e4 5e 23        vdivps (%ebx),%ymm3,%ymm4
+    libdis_test+0xfe9:  c5 d4 5e 72 42     vdivps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0xfee:  c5 f3 5e d0        vdivsd %xmm0,%xmm1,%xmm2
+    libdis_test+0xff2:  c5 e3 5e 20        vdivsd (%eax),%xmm3,%xmm4
+    libdis_test+0xff6:  c5 d3 5e 71 42     vdivsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0xffb:  c5 f2 5e d0        vdivss %xmm0,%xmm1,%xmm2
+    libdis_test+0xfff:  c5 e2 5e 20        vdivss (%eax),%xmm3,%xmm4
+    libdis_test+0x1003: c5 d2 5e 71 42     vdivss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1008: c4 e3 51 41 fb 48  vdppd  $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x100e: c4 e3 69 41 23 48  vdppd  $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x1014: c4 e3 71 41 73 08  vdppd  $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x101b: c4 e3 51 40 fb 48  vdpps  $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x1021: c4 e3 69 40 23 48  vdpps  $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x1027: c4 e3 71 40 73 08  vdpps  $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x102e: c4 e3 55 40 fb 48  vdpps  $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x1034: c4 e3 6d 40 23 48  vdpps  $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x103a: c4 e3 75 40 73 08  vdpps  $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x1041: c4 e3 7d 19 c1 30  vextractf128 $0x30,%ymm0,%xmm1
+    libdis_test+0x1047: c4 e3 7d 19 01 30  vextractf128 $0x30,%ymm0,(%ecx)
+    libdis_test+0x104d: c4 e3 7d 19 42 24  vextractf128 $0x30,%ymm0,0x24(%edx)
+                        30 
+    libdis_test+0x1054: c4 e3 79 17 c0 30  vextractps $0x30,%xmm0,%eax
+    libdis_test+0x105a: c4 e3 79 17 01 30  vextractps $0x30,%xmm0,(%ecx)
+    libdis_test+0x1060: c4 e3 79 17 42 24  vextractps $0x30,%xmm0,0x24(%edx)
+                        30 
+    libdis_test+0x1067: c5 f1 7c d0        vhaddpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x106b: c5 e1 7c 20        vhaddpd (%eax),%xmm3,%xmm4
+    libdis_test+0x106f: c5 d1 7c 71 42     vhaddpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1074: c5 f5 7c d0        vhaddpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1078: c5 e5 7c 23        vhaddpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x107c: c5 d5 7c 72 42     vhaddpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1081: c5 f3 7c d0        vhaddps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1085: c5 e3 7c 20        vhaddps (%eax),%xmm3,%xmm4
+    libdis_test+0x1089: c5 d3 7c 71 42     vhaddps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x108e: c5 f7 7c d0        vhaddps %ymm0,%ymm1,%ymm2
+    libdis_test+0x1092: c5 e7 7c 23        vhaddps (%ebx),%ymm3,%ymm4
+    libdis_test+0x1096: c5 d7 7c 72 42     vhaddps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x109b: c5 f1 7d d0        vhsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x109f: c5 e1 7d 20        vhsubpd (%eax),%xmm3,%xmm4
+    libdis_test+0x10a3: c5 d1 7d 71 42     vhsubpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x10a8: c5 f5 7d d0        vhsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x10ac: c5 e5 7d 23        vhsubpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x10b0: c5 d5 7d 72 42     vhsubpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x10b5: c5 f3 7d d0        vhsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x10b9: c5 e3 7d 20        vhsubps (%eax),%xmm3,%xmm4
+    libdis_test+0x10bd: c5 d3 7d 71 42     vhsubps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x10c2: c5 f7 7d d0        vhsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x10c6: c5 e7 7d 23        vhsubps (%ebx),%ymm3,%ymm4
+    libdis_test+0x10ca: c5 d7 7d 72 42     vhsubps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x10cf: c4 e3 55 18 fb 48  vinsertf128 $0x48,%xmm3,%ymm5,%ymm7
+    libdis_test+0x10d5: c4 e3 6d 18 23 48  vinsertf128 $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x10db: c4 e3 75 18 73 08  vinsertf128 $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x10e2: c4 e3 51 21 fb 48  vinsertps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x10e8: c4 e3 69 21 23 48  vinsertps $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x10ee: c4 e3 71 21 73 08  vinsertps $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x10f5: c5 fb f0 13        vlddqu (%ebx),%xmm2
+    libdis_test+0x10f9: c5 fb f0 4b 08     vlddqu 0x8(%ebx),%xmm1
+    libdis_test+0x10fe: c5 ff f0 13        vlddqu (%ebx),%ymm2
+    libdis_test+0x1102: c5 ff f0 4b 08     vlddqu 0x8(%ebx),%ymm1
+    libdis_test+0x1107: c5 f8 ae 12        vldmxcsr (%edx)
+    libdis_test+0x110b: c5 f8 ae 52 08     vldmxcsr 0x8(%edx)
+    libdis_test+0x1110: c5 f9 f7 e8        vmaskmovdqu %xmm0,%xmm5
+    libdis_test+0x1114: c4 e2 59 2d 13     vmaskmovpd (%ebx),%xmm4,%xmm2
+    libdis_test+0x1119: c4 e2 69 2d 4b 08  vmaskmovpd 0x8(%ebx),%xmm2,%xmm1
+    libdis_test+0x111f: c4 e2 5d 2c 13     vmaskmovps (%ebx),%ymm4,%ymm2
+    libdis_test+0x1124: c4 e2 65 2c 4b 08  vmaskmovps 0x8(%ebx),%ymm3,%ymm1
+    libdis_test+0x112a: c5 f1 5f d0        vmaxpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x112e: c5 e1 5f 20        vmaxpd (%eax),%xmm3,%xmm4
+    libdis_test+0x1132: c5 d1 5f 71 42     vmaxpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1137: c5 f5 5f d0        vmaxpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x113b: c5 e5 5f 23        vmaxpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x113f: c5 d5 5f 72 42     vmaxpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1144: c5 f0 5f d0        vmaxps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1148: c5 e0 5f 20        vmaxps (%eax),%xmm3,%xmm4
+    libdis_test+0x114c: c5 d0 5f 71 42     vmaxps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1151: c5 f4 5f d0        vmaxps %ymm0,%ymm1,%ymm2
+    libdis_test+0x1155: c5 e4 5f 23        vmaxps (%ebx),%ymm3,%ymm4
+    libdis_test+0x1159: c5 d4 5f 72 42     vmaxps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x115e: c5 f3 5f d0        vmaxsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1162: c5 e3 5f 20        vmaxsd (%eax),%xmm3,%xmm4
+    libdis_test+0x1166: c5 d3 5f 71 42     vmaxsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x116b: c5 f2 5f d0        vmaxss %xmm0,%xmm1,%xmm2
+    libdis_test+0x116f: c5 e2 5f 20        vmaxss (%eax),%xmm3,%xmm4
+    libdis_test+0x1173: c5 d2 5f 71 42     vmaxss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1178: c5 f1 5d d0        vminpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x117c: c5 e1 5d 20        vminpd (%eax),%xmm3,%xmm4
+    libdis_test+0x1180: c5 d1 5d 71 42     vminpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1185: c5 f5 5d d0        vminpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1189: c5 e5 5d 23        vminpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x118d: c5 d5 5d 72 42     vminpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1192: c5 f0 5d d0        vminps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1196: c5 e0 5d 20        vminps (%eax),%xmm3,%xmm4
+    libdis_test+0x119a: c5 d0 5d 71 42     vminps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x119f: c5 f4 5d d0        vminps %ymm0,%ymm1,%ymm2
+    libdis_test+0x11a3: c5 e4 5d 23        vminps (%ebx),%ymm3,%ymm4
+    libdis_test+0x11a7: c5 d4 5d 72 42     vminps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x11ac: c5 f3 5d d0        vminsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x11b0: c5 e3 5d 20        vminsd (%eax),%xmm3,%xmm4
+    libdis_test+0x11b4: c5 d3 5d 71 42     vminsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x11b9: c5 f2 5d d0        vminss %xmm0,%xmm1,%xmm2
+    libdis_test+0x11bd: c5 e2 5d 20        vminss (%eax),%xmm3,%xmm4
+    libdis_test+0x11c1: c5 d2 5d 71 42     vminss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x11c6: c5 f9 28 c8        vmovapd %xmm0,%xmm1
+    libdis_test+0x11ca: c5 f9 28 1e        vmovapd (%esi),%xmm3
+    libdis_test+0x11ce: c5 f9 28 5f 42     vmovapd 0x42(%edi),%xmm3
+    libdis_test+0x11d3: c5 fd 28 f7        vmovapd %ymm7,%ymm6
+    libdis_test+0x11d7: c5 fd 28 65 00     vmovapd 0x0(%ebp),%ymm4
+    libdis_test+0x11dc: c5 fd 28 64 24 42  vmovapd 0x42(%esp),%ymm4
+    libdis_test+0x11e2: c5 f9 28 c1        vmovapd %xmm1,%xmm0
+    libdis_test+0x11e6: c5 f9 29 1e        vmovapd %xmm3,(%esi)
+    libdis_test+0x11ea: c5 f9 29 5f 42     vmovapd %xmm3,0x42(%edi)
+    libdis_test+0x11ef: c5 fd 28 c1        vmovapd %ymm1,%ymm0
+    libdis_test+0x11f3: c5 fd 29 1e        vmovapd %ymm3,(%esi)
+    libdis_test+0x11f7: c5 fd 29 5f 42     vmovapd %ymm3,0x42(%edi)
+    libdis_test+0x11fc: c5 f8 28 c8        vmovaps %xmm0,%xmm1
+    libdis_test+0x1200: c5 f8 28 1e        vmovaps (%esi),%xmm3
+    libdis_test+0x1204: c5 f8 28 5f 42     vmovaps 0x42(%edi),%xmm3
+    libdis_test+0x1209: c5 fc 28 f7        vmovaps %ymm7,%ymm6
+    libdis_test+0x120d: c5 fc 28 65 00     vmovaps 0x0(%ebp),%ymm4
+    libdis_test+0x1212: c5 fc 28 64 24 42  vmovaps 0x42(%esp),%ymm4
+    libdis_test+0x1218: c5 f8 28 c1        vmovaps %xmm1,%xmm0
+    libdis_test+0x121c: c5 f8 29 1e        vmovaps %xmm3,(%esi)
+    libdis_test+0x1220: c5 f8 29 5f 42     vmovaps %xmm3,0x42(%edi)
+    libdis_test+0x1225: c5 fc 28 c1        vmovaps %ymm1,%ymm0
+    libdis_test+0x1229: c5 fc 29 1e        vmovaps %ymm3,(%esi)
+    libdis_test+0x122d: c5 fc 29 5f 42     vmovaps %ymm3,0x42(%edi)
+    libdis_test+0x1232: c5 f9 6e c0        vmovd  %eax,%xmm0
+    libdis_test+0x1236: c5 f9 6e 08        vmovd  (%eax),%xmm1
+    libdis_test+0x123a: c5 f9 6e 48 14     vmovd  0x14(%eax),%xmm1
+    libdis_test+0x123f: c5 fb 12 c8        vmovddup %xmm0,%xmm1
+    libdis_test+0x1243: c5 fb 12 1e        vmovddup (%esi),%xmm3
+    libdis_test+0x1247: c5 fb 12 5f 42     vmovddup 0x42(%edi),%xmm3
+    libdis_test+0x124c: c5 ff 12 f7        vmovddup %ymm7,%ymm6
+    libdis_test+0x1250: c5 ff 12 65 00     vmovddup 0x0(%ebp),%ymm4
+    libdis_test+0x1255: c5 ff 12 64 24 42  vmovddup 0x42(%esp),%ymm4
+    libdis_test+0x125b: c5 f9 6f c8        vmovdqa %xmm0,%xmm1
+    libdis_test+0x125f: c5 f9 6f 1e        vmovdqa (%esi),%xmm3
+    libdis_test+0x1263: c5 f9 6f 5f 42     vmovdqa 0x42(%edi),%xmm3
+    libdis_test+0x1268: c5 fd 6f f7        vmovdqa %ymm7,%ymm6
+    libdis_test+0x126c: c5 fd 6f 65 00     vmovdqa 0x0(%ebp),%ymm4
+    libdis_test+0x1271: c5 fd 6f 64 24 42  vmovdqa 0x42(%esp),%ymm4
+    libdis_test+0x1277: c5 f9 6f c1        vmovdqa %xmm1,%xmm0
+    libdis_test+0x127b: c5 f9 7f 1e        vmovdqa %xmm3,(%esi)
+    libdis_test+0x127f: c5 f9 7f 5f 42     vmovdqa %xmm3,0x42(%edi)
+    libdis_test+0x1284: c5 fd 6f c1        vmovdqa %ymm1,%ymm0
+    libdis_test+0x1288: c5 fd 7f 1e        vmovdqa %ymm3,(%esi)
+    libdis_test+0x128c: c5 fd 7f 5f 42     vmovdqa %ymm3,0x42(%edi)
+    libdis_test+0x1291: c5 fa 6f c8        vmovdqu %xmm0,%xmm1
+    libdis_test+0x1295: c5 fa 6f 1e        vmovdqu (%esi),%xmm3
+    libdis_test+0x1299: c5 fa 6f 5f 42     vmovdqu 0x42(%edi),%xmm3
+    libdis_test+0x129e: c5 fe 6f f7        vmovdqu %ymm7,%ymm6
+    libdis_test+0x12a2: c5 fe 6f 65 00     vmovdqu 0x0(%ebp),%ymm4
+    libdis_test+0x12a7: c5 fe 6f 64 24 42  vmovdqu 0x42(%esp),%ymm4
+    libdis_test+0x12ad: c5 fa 6f c1        vmovdqu %xmm1,%xmm0
+    libdis_test+0x12b1: c5 fa 7f 1e        vmovdqu %xmm3,(%esi)
+    libdis_test+0x12b5: c5 fa 7f 5f 42     vmovdqu %xmm3,0x42(%edi)
+    libdis_test+0x12ba: c5 fe 6f c1        vmovdqu %ymm1,%ymm0
+    libdis_test+0x12be: c5 fe 7f 1e        vmovdqu %ymm3,(%esi)
+    libdis_test+0x12c2: c5 fe 7f 5f 42     vmovdqu %ymm3,0x42(%edi)
+    libdis_test+0x12c7: c5 e8 12 e0        vmovhlps %xmm0,%xmm2,%xmm4
+    libdis_test+0x12cb: c5 d9 16 13        vmovhpd (%ebx),%xmm4,%xmm2
+    libdis_test+0x12cf: c5 e1 16 4b 08     vmovhpd 0x8(%ebx),%xmm3,%xmm1
+    libdis_test+0x12d4: c5 f9 17 1e        vmovhpd %xmm3,(%esi)
+    libdis_test+0x12d8: c5 f9 17 5f 42     vmovhpd %xmm3,0x42(%edi)
+    libdis_test+0x12dd: c5 d8 16 13        vmovhps (%ebx),%xmm4,%xmm2
+    libdis_test+0x12e1: c5 e0 16 4b 08     vmovhps 0x8(%ebx),%xmm3,%xmm1
+    libdis_test+0x12e6: c5 f8 17 1e        vmovhps %xmm3,(%esi)
+    libdis_test+0x12ea: c5 f8 17 5f 42     vmovhps %xmm3,0x42(%edi)
+    libdis_test+0x12ef: c5 e0 16 e9        vmovlhps %xmm1,%xmm3,%xmm5
+    libdis_test+0x12f3: c5 d9 12 13        vmovlpd (%ebx),%xmm4,%xmm2
+    libdis_test+0x12f7: c5 e1 12 4b 08     vmovlpd 0x8(%ebx),%xmm3,%xmm1
+    libdis_test+0x12fc: c5 f9 13 1e        vmovlpd %xmm3,(%esi)
+    libdis_test+0x1300: c5 f9 13 5f 42     vmovlpd %xmm3,0x42(%edi)
+    libdis_test+0x1305: c5 d8 12 13        vmovlps (%ebx),%xmm4,%xmm2
+    libdis_test+0x1309: c5 e0 12 4b 08     vmovlps 0x8(%ebx),%xmm3,%xmm1
+    libdis_test+0x130e: c5 f8 13 1e        vmovlps %xmm3,(%esi)
+    libdis_test+0x1312: c5 f8 13 5f 42     vmovlps %xmm3,0x42(%edi)
+    libdis_test+0x1317: c5 f9 50 c0        vmovmskpd %xmm0,%eax
+    libdis_test+0x131b: c5 fd 50 d9        vmovmskpd %ymm1,%ebx
+    libdis_test+0x131f: c5 f8 50 ca        vmovmskps %xmm2,%ecx
+    libdis_test+0x1323: c5 fc 50 d3        vmovmskps %ymm3,%edx
+    libdis_test+0x1327: c5 f9 e7 2f        vmovntdq %xmm5,(%edi)
+    libdis_test+0x132b: c5 f9 e7 6f 24     vmovntdq %xmm5,0x24(%edi)
+    libdis_test+0x1330: c5 fd e7 36        vmovntdq %ymm6,(%esi)
+    libdis_test+0x1334: c5 fd e7 76 24     vmovntdq %ymm6,0x24(%esi)
+    libdis_test+0x1339: c4 e2 79 2a 13     vmovntdqa (%ebx),%xmm2
+    libdis_test+0x133e: c4 e2 79 2a 4b 08  vmovntdqa 0x8(%ebx),%xmm1
+    libdis_test+0x1344: c4 e2 7d 2a 13     vmovntdqa (%ebx),%ymm2
+    libdis_test+0x1349: c4 e2 7d 2a 4b 08  vmovntdqa 0x8(%ebx),%ymm1
+    libdis_test+0x134f: c5 f9 2b 1e        vmovntpd %xmm3,(%esi)
+    libdis_test+0x1353: c5 f9 2b 5f 42     vmovntpd %xmm3,0x42(%edi)
+    libdis_test+0x1358: c5 fd 2b 1e        vmovntpd %ymm3,(%esi)
+    libdis_test+0x135c: c5 fd 2b 5f 42     vmovntpd %ymm3,0x42(%edi)
+    libdis_test+0x1361: c5 f8 2b 1e        vmovntps %xmm3,(%esi)
+    libdis_test+0x1365: c5 f8 2b 5f 42     vmovntps %xmm3,0x42(%edi)
+    libdis_test+0x136a: c5 fc 2b 1e        vmovntps %ymm3,(%esi)
+    libdis_test+0x136e: c5 fc 2b 5f 42     vmovntps %ymm3,0x42(%edi)
+    libdis_test+0x1373: c5 f9 d6 00        vmovq  %xmm0,(%eax)
+    libdis_test+0x1377: c5 f9 d6 40 10     vmovq  %xmm0,0x10(%eax)
+    libdis_test+0x137c: c5 fa 7e 4b 10     vmovq  0x10(%ebx),%xmm1
+    libdis_test+0x1381: c5 fa 7e 0b        vmovq  (%ebx),%xmm1
+    libdis_test+0x1385: c5 eb 10 e0        vmovsd %xmm0,%xmm2,%xmm4
+    libdis_test+0x1389: c5 fb 10 08        vmovsd (%eax),%xmm1
+    libdis_test+0x138d: c5 fb 10 50 32     vmovsd 0x32(%eax),%xmm2
+    libdis_test+0x1392: c5 fa 16 d0        vmovshdup %xmm0,%xmm2
+    libdis_test+0x1396: c5 fa 16 08        vmovshdup (%eax),%xmm1
+    libdis_test+0x139a: c5 fa 16 48 10     vmovshdup 0x10(%eax),%xmm1
+    libdis_test+0x139f: c5 fe 16 d0        vmovshdup %ymm0,%ymm2
+    libdis_test+0x13a3: c5 fe 16 0b        vmovshdup (%ebx),%ymm1
+    libdis_test+0x13a7: c5 fe 16 5b 10     vmovshdup 0x10(%ebx),%ymm3
+    libdis_test+0x13ac: c5 fa 12 d0        vmovsldup %xmm0,%xmm2
+    libdis_test+0x13b0: c5 fa 12 08        vmovsldup (%eax),%xmm1
+    libdis_test+0x13b4: c5 fa 12 48 10     vmovsldup 0x10(%eax),%xmm1
+    libdis_test+0x13b9: c5 fe 12 d0        vmovsldup %ymm0,%ymm2
+    libdis_test+0x13bd: c5 fe 12 0b        vmovsldup (%ebx),%ymm1
+    libdis_test+0x13c1: c5 fe 12 5b 10     vmovsldup 0x10(%ebx),%ymm3
+    libdis_test+0x13c6: c5 ea 10 e0        vmovss %xmm0,%xmm2,%xmm4
+    libdis_test+0x13ca: c5 fa 10 08        vmovss (%eax),%xmm1
+    libdis_test+0x13ce: c5 fa 10 50 32     vmovss 0x32(%eax),%xmm2
+    libdis_test+0x13d3: c5 f9 10 c8        vmovupd %xmm0,%xmm1
+    libdis_test+0x13d7: c5 f9 10 1e        vmovupd (%esi),%xmm3
+    libdis_test+0x13db: c5 f9 10 5f 42     vmovupd 0x42(%edi),%xmm3
+    libdis_test+0x13e0: c5 fd 10 f7        vmovupd %ymm7,%ymm6
+    libdis_test+0x13e4: c5 fd 10 65 00     vmovupd 0x0(%ebp),%ymm4
+    libdis_test+0x13e9: c5 fd 10 64 24 42  vmovupd 0x42(%esp),%ymm4
+    libdis_test+0x13ef: c5 f9 10 c1        vmovupd %xmm1,%xmm0
+    libdis_test+0x13f3: c5 f9 11 1e        vmovupd %xmm3,(%esi)
+    libdis_test+0x13f7: c5 f9 11 5f 42     vmovupd %xmm3,0x42(%edi)
+    libdis_test+0x13fc: c5 fd 10 c1        vmovupd %ymm1,%ymm0
+    libdis_test+0x1400: c5 fd 11 1e        vmovupd %ymm3,(%esi)
+    libdis_test+0x1404: c5 fd 11 5f 42     vmovupd %ymm3,0x42(%edi)
+    libdis_test+0x1409: c5 f8 10 c8        vmovups %xmm0,%xmm1
+    libdis_test+0x140d: c5 f8 10 1e        vmovups (%esi),%xmm3
+    libdis_test+0x1411: c5 f8 10 5f 42     vmovups 0x42(%edi),%xmm3
+    libdis_test+0x1416: c5 fc 10 f7        vmovups %ymm7,%ymm6
+    libdis_test+0x141a: c5 fc 10 65 00     vmovups 0x0(%ebp),%ymm4
+    libdis_test+0x141f: c5 fc 10 64 24 42  vmovups 0x42(%esp),%ymm4
+    libdis_test+0x1425: c5 f8 10 c1        vmovups %xmm1,%xmm0
+    libdis_test+0x1429: c5 f8 11 1e        vmovups %xmm3,(%esi)
+    libdis_test+0x142d: c5 f8 11 5f 42     vmovups %xmm3,0x42(%edi)
+    libdis_test+0x1432: c5 fc 10 c1        vmovups %ymm1,%ymm0
+    libdis_test+0x1436: c5 fc 11 1e        vmovups %ymm3,(%esi)
+    libdis_test+0x143a: c5 fc 11 5f 42     vmovups %ymm3,0x42(%edi)
+    libdis_test+0x143f: c4 e3 51 42 fb 48  vmpsadbw $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x1445: c4 e3 69 42 23 48  vmpsadbw $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x144b: c4 e3 71 42 73 08  vmpsadbw $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1452: c4 e3 55 42 fb 48  vmpsadbw $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x1458: c4 e3 6d 42 23 48  vmpsadbw $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x145e: c4 e3 75 42 73 08  vmpsadbw $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x1465: c5 f1 59 d0        vmulpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1469: c5 e1 59 20        vmulpd (%eax),%xmm3,%xmm4
+    libdis_test+0x146d: c5 d1 59 71 42     vmulpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1472: c5 f5 59 d0        vmulpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1476: c5 e5 59 23        vmulpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x147a: c5 d5 59 72 42     vmulpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x147f: c5 f0 59 d0        vmulps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1483: c5 e0 59 20        vmulps (%eax),%xmm3,%xmm4
+    libdis_test+0x1487: c5 d0 59 71 42     vmulps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x148c: c5 f4 59 d0        vmulps %ymm0,%ymm1,%ymm2
+    libdis_test+0x1490: c5 e4 59 23        vmulps (%ebx),%ymm3,%ymm4
+    libdis_test+0x1494: c5 d4 59 72 42     vmulps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1499: c5 f3 59 d0        vmulsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x149d: c5 e3 59 20        vmulsd (%eax),%xmm3,%xmm4
+    libdis_test+0x14a1: c5 d3 59 71 42     vmulsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x14a6: c5 f2 59 d0        vmulss %xmm0,%xmm1,%xmm2
+    libdis_test+0x14aa: c5 e2 59 20        vmulss (%eax),%xmm3,%xmm4
+    libdis_test+0x14ae: c5 d2 59 71 42     vmulss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x14b3: c5 f1 56 d0        vorpd  %xmm0,%xmm1,%xmm2
+    libdis_test+0x14b7: c5 e1 56 20        vorpd  (%eax),%xmm3,%xmm4
+    libdis_test+0x14bb: c5 d1 56 71 42     vorpd  0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x14c0: c5 f5 56 d0        vorpd  %ymm0,%ymm1,%ymm2
+    libdis_test+0x14c4: c5 e5 56 23        vorpd  (%ebx),%ymm3,%ymm4
+    libdis_test+0x14c8: c5 d5 56 72 42     vorpd  0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x14cd: c5 f0 56 d0        vorps  %xmm0,%xmm1,%xmm2
+    libdis_test+0x14d1: c5 e0 56 20        vorps  (%eax),%xmm3,%xmm4
+    libdis_test+0x14d5: c5 d0 56 71 42     vorps  0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x14da: c5 f4 56 d0        vorps  %ymm0,%ymm1,%ymm2
+    libdis_test+0x14de: c5 e4 56 23        vorps  (%ebx),%ymm3,%ymm4
+    libdis_test+0x14e2: c5 d4 56 72 42     vorps  0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x14e7: c4 e2 79 1c c8     vpabsb %xmm0,%xmm1
+    libdis_test+0x14ec: c4 e2 79 1c 1e     vpabsb (%esi),%xmm3
+    libdis_test+0x14f1: c4 e2 79 1c 5f 42  vpabsb 0x42(%edi),%xmm3
+    libdis_test+0x14f7: c4 e2 7d 1c f7     vpabsb %ymm7,%ymm6
+    libdis_test+0x14fc: c4 e2 7d 1c 65 00  vpabsb 0x0(%ebp),%ymm4
+    libdis_test+0x1502: c4 e2 7d 1c 64 24  vpabsb 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1509: c4 e2 79 1e c8     vpabsd %xmm0,%xmm1
+    libdis_test+0x150e: c4 e2 79 1e 1e     vpabsd (%esi),%xmm3
+    libdis_test+0x1513: c4 e2 79 1e 5f 42  vpabsd 0x42(%edi),%xmm3
+    libdis_test+0x1519: c4 e2 7d 1e f7     vpabsd %ymm7,%ymm6
+    libdis_test+0x151e: c4 e2 7d 1e 65 00  vpabsd 0x0(%ebp),%ymm4
+    libdis_test+0x1524: c4 e2 7d 1e 64 24  vpabsd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x152b: c4 e2 79 1d c8     vpabsw %xmm0,%xmm1
+    libdis_test+0x1530: c4 e2 79 1d 1e     vpabsw (%esi),%xmm3
+    libdis_test+0x1535: c4 e2 79 1d 5f 42  vpabsw 0x42(%edi),%xmm3
+    libdis_test+0x153b: c4 e2 7d 1d f7     vpabsw %ymm7,%ymm6
+    libdis_test+0x1540: c4 e2 7d 1d 65 00  vpabsw 0x0(%ebp),%ymm4
+    libdis_test+0x1546: c4 e2 7d 1d 64 24  vpabsw 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x154d: c5 f1 6b d0        vpackssdw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1551: c5 e1 6b 20        vpackssdw (%eax),%xmm3,%xmm4
+    libdis_test+0x1555: c5 d1 6b 71 42     vpackssdw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x155a: c5 f5 6b d0        vpackssdw %ymm0,%ymm1,%ymm2
+    libdis_test+0x155e: c5 e5 6b 23        vpackssdw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1562: c5 d5 6b 72 42     vpackssdw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1567: c5 f1 63 d0        vpacksswb %xmm0,%xmm1,%xmm2
+    libdis_test+0x156b: c5 e1 63 20        vpacksswb (%eax),%xmm3,%xmm4
+    libdis_test+0x156f: c5 d1 63 71 42     vpacksswb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1574: c5 f5 63 d0        vpacksswb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1578: c5 e5 63 23        vpacksswb (%ebx),%ymm3,%ymm4
+    libdis_test+0x157c: c5 d5 63 72 42     vpacksswb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1581: c4 e2 71 2b d0     vpackusdw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1586: c4 e2 61 2b 20     vpackusdw (%eax),%xmm3,%xmm4
+    libdis_test+0x158b: c4 e2 51 2b 71 42  vpackusdw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1591: c4 e2 75 2b d0     vpackusdw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1596: c4 e2 65 2b 23     vpackusdw (%ebx),%ymm3,%ymm4
+    libdis_test+0x159b: c4 e2 55 2b 72 42  vpackusdw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x15a1: c5 f1 67 d0        vpackuswb %xmm0,%xmm1,%xmm2
+    libdis_test+0x15a5: c5 e1 67 20        vpackuswb (%eax),%xmm3,%xmm4
+    libdis_test+0x15a9: c5 d1 67 71 42     vpackuswb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x15ae: c5 f5 67 d0        vpackuswb %ymm0,%ymm1,%ymm2
+    libdis_test+0x15b2: c5 e5 67 23        vpackuswb (%ebx),%ymm3,%ymm4
+    libdis_test+0x15b6: c5 d5 67 72 42     vpackuswb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x15bb: c5 f1 fc d0        vpaddb %xmm0,%xmm1,%xmm2
+    libdis_test+0x15bf: c5 e1 fc 20        vpaddb (%eax),%xmm3,%xmm4
+    libdis_test+0x15c3: c5 d1 fc 71 42     vpaddb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x15c8: c5 f5 fc d0        vpaddb %ymm0,%ymm1,%ymm2
+    libdis_test+0x15cc: c5 e5 fc 23        vpaddb (%ebx),%ymm3,%ymm4
+    libdis_test+0x15d0: c5 d5 fc 72 42     vpaddb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x15d5: c5 f1 fe d0        vpaddd %xmm0,%xmm1,%xmm2
+    libdis_test+0x15d9: c5 e1 fe 20        vpaddd (%eax),%xmm3,%xmm4
+    libdis_test+0x15dd: c5 d1 fe 71 42     vpaddd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x15e2: c5 f5 fe d0        vpaddd %ymm0,%ymm1,%ymm2
+    libdis_test+0x15e6: c5 e5 fe 23        vpaddd (%ebx),%ymm3,%ymm4
+    libdis_test+0x15ea: c5 d5 fe 72 42     vpaddd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x15ef: c5 f1 d4 d0        vpaddq %xmm0,%xmm1,%xmm2
+    libdis_test+0x15f3: c5 e1 d4 20        vpaddq (%eax),%xmm3,%xmm4
+    libdis_test+0x15f7: c5 d1 d4 71 42     vpaddq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x15fc: c5 f5 d4 d0        vpaddq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1600: c5 e5 d4 23        vpaddq (%ebx),%ymm3,%ymm4
+    libdis_test+0x1604: c5 d5 d4 72 42     vpaddq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1609: c5 f1 ec d0        vpaddsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x160d: c5 e1 ec 20        vpaddsb (%eax),%xmm3,%xmm4
+    libdis_test+0x1611: c5 d1 ec 71 42     vpaddsb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1616: c5 f5 ec d0        vpaddsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x161a: c5 e5 ec 23        vpaddsb (%ebx),%ymm3,%ymm4
+    libdis_test+0x161e: c5 d5 ec 72 42     vpaddsb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1623: c5 f1 ed d0        vpaddsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1627: c5 e1 ed 20        vpaddsw (%eax),%xmm3,%xmm4
+    libdis_test+0x162b: c5 d1 ed 71 42     vpaddsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1630: c5 f5 ed d0        vpaddsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1634: c5 e5 ed 23        vpaddsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1638: c5 d5 ed 72 42     vpaddsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x163d: c5 f1 dc d0        vpaddusb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1641: c5 e1 dc 20        vpaddusb (%eax),%xmm3,%xmm4
+    libdis_test+0x1645: c5 d1 dc 71 42     vpaddusb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x164a: c5 f5 dc d0        vpaddusb %ymm0,%ymm1,%ymm2
+    libdis_test+0x164e: c5 e5 dc 23        vpaddusb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1652: c5 d5 dc 72 42     vpaddusb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1657: c5 f1 dd d0        vpaddusw %xmm0,%xmm1,%xmm2
+    libdis_test+0x165b: c5 e1 dd 20        vpaddusw (%eax),%xmm3,%xmm4
+    libdis_test+0x165f: c5 d1 dd 71 42     vpaddusw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1664: c5 f5 dd d0        vpaddusw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1668: c5 e5 dd 23        vpaddusw (%ebx),%ymm3,%ymm4
+    libdis_test+0x166c: c5 d5 dd 72 42     vpaddusw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1671: c5 f1 fd d0        vpaddw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1675: c5 e1 fd 20        vpaddw (%eax),%xmm3,%xmm4
+    libdis_test+0x1679: c5 d1 fd 71 42     vpaddw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x167e: c5 f5 fd d0        vpaddw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1682: c5 e5 fd 23        vpaddw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1686: c5 d5 fd 72 42     vpaddw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x168b: c4 e3 51 0f fb 48  vpalignr $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x1691: c4 e3 69 0f 23 48  vpalignr $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x1697: c4 e3 71 0f 73 08  vpalignr $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x169e: c4 e3 55 0f fb 48  vpalignr $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x16a4: c4 e3 6d 0f 23 48  vpalignr $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x16aa: c4 e3 75 0f 73 08  vpalignr $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x16b1: c5 f1 db d0        vpand  %xmm0,%xmm1,%xmm2
+    libdis_test+0x16b5: c5 e1 db 20        vpand  (%eax),%xmm3,%xmm4
+    libdis_test+0x16b9: c5 d1 db 71 42     vpand  0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x16be: c5 f5 db d0        vpand  %ymm0,%ymm1,%ymm2
+    libdis_test+0x16c2: c5 e5 db 23        vpand  (%ebx),%ymm3,%ymm4
+    libdis_test+0x16c6: c5 d5 db 72 42     vpand  0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x16cb: c5 f1 df d0        vpandn %xmm0,%xmm1,%xmm2
+    libdis_test+0x16cf: c5 e1 df 20        vpandn (%eax),%xmm3,%xmm4
+    libdis_test+0x16d3: c5 d1 df 71 42     vpandn 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x16d8: c5 f5 df d0        vpandn %ymm0,%ymm1,%ymm2
+    libdis_test+0x16dc: c5 e5 df 23        vpandn (%ebx),%ymm3,%ymm4
+    libdis_test+0x16e0: c5 d5 df 72 42     vpandn 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x16e5: c5 f1 e0 d0        vpavgb %xmm0,%xmm1,%xmm2
+    libdis_test+0x16e9: c5 e1 e0 20        vpavgb (%eax),%xmm3,%xmm4
+    libdis_test+0x16ed: c5 d1 e0 71 42     vpavgb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x16f2: c5 f5 e0 d0        vpavgb %ymm0,%ymm1,%ymm2
+    libdis_test+0x16f6: c5 e5 e0 23        vpavgb (%ebx),%ymm3,%ymm4
+    libdis_test+0x16fa: c5 d5 e0 72 42     vpavgb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x16ff: c5 f1 e3 d0        vpavgw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1703: c5 e1 e3 20        vpavgw (%eax),%xmm3,%xmm4
+    libdis_test+0x1707: c5 d1 e3 71 42     vpavgw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x170c: c5 f5 e3 d0        vpavgw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1710: c5 e5 e3 23        vpavgw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1714: c5 d5 e3 72 42     vpavgw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1719: c4 e3 69 4c d9 00  vpblendvb %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x171f: c4 e3 69 4c 18 00  vpblendvb %xmm0,(%eax),%xmm2,%xmm3
+    libdis_test+0x1725: c4 e3 69 4c 5b 10  vpblendvb %xmm0,0x10(%ebx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x172c: c4 e3 6d 4c d9 00  vpblendvb %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1732: c4 e3 6d 4c 18 00  vpblendvb %ymm0,(%eax),%ymm2,%ymm3
+    libdis_test+0x1738: c4 e3 6d 4c 5b 10  vpblendvb %ymm0,0x10(%ebx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x173f: c4 e3 51 0e fb 48  vpblendw $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x1745: c4 e3 69 0e 23 48  vpblendw $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x174b: c4 e3 71 0e 73 08  vpblendw $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1752: c4 e3 55 0e fb 48  vpblendw $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x1758: c4 e3 6d 0e 23 48  vpblendw $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x175e: c4 e3 75 0e 73 08  vpblendw $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x1765: c4 e3 51 44 fb 48  vpclmulqdq $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x176b: c4 e3 69 44 23 48  vpclmulqdq $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x1771: c4 e3 71 44 73 08  vpclmulqdq $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1778: c5 f1 74 d0        vpcmpeqb %xmm0,%xmm1,%xmm2
+    libdis_test+0x177c: c5 e1 74 20        vpcmpeqb (%eax),%xmm3,%xmm4
+    libdis_test+0x1780: c5 d1 74 71 42     vpcmpeqb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1785: c5 f5 74 d0        vpcmpeqb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1789: c5 e5 74 23        vpcmpeqb (%ebx),%ymm3,%ymm4
+    libdis_test+0x178d: c5 d5 74 72 42     vpcmpeqb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1792: c5 f1 76 d0        vpcmpeqd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1796: c5 e1 76 20        vpcmpeqd (%eax),%xmm3,%xmm4
+    libdis_test+0x179a: c5 d1 76 71 42     vpcmpeqd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x179f: c5 f5 76 d0        vpcmpeqd %ymm0,%ymm1,%ymm2
+    libdis_test+0x17a3: c5 e5 76 23        vpcmpeqd (%ebx),%ymm3,%ymm4
+    libdis_test+0x17a7: c5 d5 76 72 42     vpcmpeqd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x17ac: c4 e2 71 29 d0     vpcmpeqq %xmm0,%xmm1,%xmm2
+    libdis_test+0x17b1: c4 e2 61 29 20     vpcmpeqq (%eax),%xmm3,%xmm4
+    libdis_test+0x17b6: c4 e2 51 29 71 42  vpcmpeqq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x17bc: c4 e2 75 29 d0     vpcmpeqq %ymm0,%ymm1,%ymm2
+    libdis_test+0x17c1: c4 e2 65 29 23     vpcmpeqq (%ebx),%ymm3,%ymm4
+    libdis_test+0x17c6: c4 e2 55 29 72 42  vpcmpeqq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x17cc: c5 f1 75 d0        vpcmpeqw %xmm0,%xmm1,%xmm2
+    libdis_test+0x17d0: c5 e1 75 20        vpcmpeqw (%eax),%xmm3,%xmm4
+    libdis_test+0x17d4: c5 d1 75 71 42     vpcmpeqw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x17d9: c5 f5 75 d0        vpcmpeqw %ymm0,%ymm1,%ymm2
+    libdis_test+0x17dd: c5 e5 75 23        vpcmpeqw (%ebx),%ymm3,%ymm4
+    libdis_test+0x17e1: c5 d5 75 72 42     vpcmpeqw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x17e6: c4 e3 79 61 c8 42  vpcmpestri $0x42,%xmm0,%xmm1
+    libdis_test+0x17ec: c4 e3 79 61 1e 23  vpcmpestri $0x23,(%esi),%xmm3
+    libdis_test+0x17f2: c4 e3 79 61 5f 42  vpcmpestri $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x17f9: c4 e3 79 60 c8 42  vpcmpestrm $0x42,%xmm0,%xmm1
+    libdis_test+0x17ff: c4 e3 79 60 1e 23  vpcmpestrm $0x23,(%esi),%xmm3
+    libdis_test+0x1805: c4 e3 79 60 5f 42  vpcmpestrm $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x180c: c5 f1 64 d0        vpcmpgtb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1810: c5 e1 64 20        vpcmpgtb (%eax),%xmm3,%xmm4
+    libdis_test+0x1814: c5 d1 64 71 42     vpcmpgtb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1819: c5 f5 64 d0        vpcmpgtb %ymm0,%ymm1,%ymm2
+    libdis_test+0x181d: c5 e5 64 23        vpcmpgtb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1821: c5 d5 64 72 42     vpcmpgtb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1826: c5 f1 66 d0        vpcmpgtd %xmm0,%xmm1,%xmm2
+    libdis_test+0x182a: c5 e1 66 20        vpcmpgtd (%eax),%xmm3,%xmm4
+    libdis_test+0x182e: c5 d1 66 71 42     vpcmpgtd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1833: c5 f5 66 d0        vpcmpgtd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1837: c5 e5 66 23        vpcmpgtd (%ebx),%ymm3,%ymm4
+    libdis_test+0x183b: c5 d5 66 72 42     vpcmpgtd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1840: c4 e2 71 37 d0     vpcmpgtq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1845: c4 e2 61 37 20     vpcmpgtq (%eax),%xmm3,%xmm4
+    libdis_test+0x184a: c4 e2 51 37 71 42  vpcmpgtq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1850: c4 e2 75 37 d0     vpcmpgtq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1855: c4 e2 65 37 23     vpcmpgtq (%ebx),%ymm3,%ymm4
+    libdis_test+0x185a: c4 e2 55 37 72 42  vpcmpgtq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1860: c5 f1 65 d0        vpcmpgtw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1864: c5 e1 65 20        vpcmpgtw (%eax),%xmm3,%xmm4
+    libdis_test+0x1868: c5 d1 65 71 42     vpcmpgtw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x186d: c5 f5 65 d0        vpcmpgtw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1871: c5 e5 65 23        vpcmpgtw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1875: c5 d5 65 72 42     vpcmpgtw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x187a: c4 e3 79 63 c8 42  vpcmpistri $0x42,%xmm0,%xmm1
+    libdis_test+0x1880: c4 e3 79 63 1e 23  vpcmpistri $0x23,(%esi),%xmm3
+    libdis_test+0x1886: c4 e3 79 63 5f 42  vpcmpistri $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x188d: c4 e3 79 62 c8 42  vpcmpistrm $0x42,%xmm0,%xmm1
+    libdis_test+0x1893: c4 e3 79 62 1e 23  vpcmpistrm $0x23,(%esi),%xmm3
+    libdis_test+0x1899: c4 e3 79 62 5f 42  vpcmpistrm $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x18a0: c4 e3 55 06 fb 48  vperm2f128 $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x18a6: c4 e3 6d 06 23 48  vperm2f128 $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x18ac: c4 e3 75 06 73 08  vperm2f128 $0x48,0x8(%ebx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x18b3: c4 e2 71 0d d0     vpermilpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x18b8: c4 e2 61 0d 20     vpermilpd (%eax),%xmm3,%xmm4
+    libdis_test+0x18bd: c4 e2 51 0d 71 42  vpermilpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x18c3: c4 e2 75 0d d0     vpermilpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x18c8: c4 e2 65 0d 23     vpermilpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x18cd: c4 e2 55 0d 72 42  vpermilpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x18d3: c4 e3 7d 05 c8 42  vpermilpd $0x42,%ymm0,%ymm1
+    libdis_test+0x18d9: c4 e3 7d 05 1e 23  vpermilpd $0x23,(%esi),%ymm3
+    libdis_test+0x18df: c4 e3 7d 05 5f 42  vpermilpd $0x42,0x42(%edi),%ymm3
+                        42 
+    libdis_test+0x18e6: c4 e2 71 0c d0     vpermilps %xmm0,%xmm1,%xmm2
+    libdis_test+0x18eb: c4 e2 61 0c 20     vpermilps (%eax),%xmm3,%xmm4
+    libdis_test+0x18f0: c4 e2 51 0c 71 42  vpermilps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x18f6: c4 e2 75 0c d0     vpermilps %ymm0,%ymm1,%ymm2
+    libdis_test+0x18fb: c4 e2 65 0c 23     vpermilps (%ebx),%ymm3,%ymm4
+    libdis_test+0x1900: c4 e2 55 0c 72 42  vpermilps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1906: c4 e3 7d 04 c8 42  vpermilps $0x42,%ymm0,%ymm1
+    libdis_test+0x190c: c4 e3 7d 04 1e 23  vpermilps $0x23,(%esi),%ymm3
+    libdis_test+0x1912: c4 e3 7d 04 5f 42  vpermilps $0x42,0x42(%edi),%ymm3
+                        42 
+    libdis_test+0x1919: c4 e3 79 14 c0 23  vpextrb $0x23,%xmm0,%eax
+    libdis_test+0x191f: c4 e3 79 14 0b 23  vpextrb $0x23,%xmm1,(%ebx)
+    libdis_test+0x1925: c4 e3 79 14 51 16  vpextrb $0x23,%xmm2,0x16(%ecx)
+                        23 
+    libdis_test+0x192c: c4 e3 79 16 c0 23  vpextrd $0x23,%xmm0,%eax
+    libdis_test+0x1932: c4 e3 79 16 0b 23  vpextrd $0x23,%xmm1,(%ebx)
+    libdis_test+0x1938: c4 e3 79 16 51 16  vpextrd $0x23,%xmm2,0x16(%ecx)
+                        23 
+    libdis_test+0x193f: 62 f3              boundl %ebx,%esi
+    libdis_test+0x1941: fd                 std    
+    libdis_test+0x1942: 08 16              orb    %dl,(%esi)
+    libdis_test+0x1944: 0b 23              orl    (%ebx),%esp
+    libdis_test+0x1946: 62 f3              boundl %ebx,%esi
+    libdis_test+0x1948: fd                 std    
+    libdis_test+0x1949: 08 16              orb    %dl,(%esi)
+    libdis_test+0x194b: 91                 xchgl  %ecx,%eax
+    libdis_test+0x194c: 16                 pushl  %ss
+    libdis_test+0x194d: 00 00              addb   %al,(%eax)
+    libdis_test+0x194f: 00 23              addb   %ah,(%ebx)
+    libdis_test+0x1951: c5 f9 c5 c0 23     vpextrw $0x23,%xmm0,%eax
+    libdis_test+0x1956: c4 e3 79 15 0b 23  vpextrw $0x23,%xmm1,(%ebx)
+    libdis_test+0x195c: c4 e3 79 15 51 16  vpextrw $0x23,%xmm2,0x16(%ecx)
+                        23 
+    libdis_test+0x1963: c4 e2 71 02 d0     vphaddd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1968: c4 e2 61 02 20     vphaddd (%eax),%xmm3,%xmm4
+    libdis_test+0x196d: c4 e2 51 02 71 42  vphaddd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1973: c4 e2 75 02 d0     vphaddd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1978: c4 e2 65 02 23     vphaddd (%ebx),%ymm3,%ymm4
+    libdis_test+0x197d: c4 e2 55 02 72 42  vphaddd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1983: c4 e2 71 03 d0     vphaddsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1988: c4 e2 61 03 20     vphaddsw (%eax),%xmm3,%xmm4
+    libdis_test+0x198d: c4 e2 51 03 71 42  vphaddsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1993: c4 e2 75 03 d0     vphaddsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1998: c4 e2 65 03 23     vphaddsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x199d: c4 e2 55 03 72 42  vphaddsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x19a3: c4 e2 71 01 d0     vphaddw %xmm0,%xmm1,%xmm2
+    libdis_test+0x19a8: c4 e2 61 01 20     vphaddw (%eax),%xmm3,%xmm4
+    libdis_test+0x19ad: c4 e2 51 01 71 42  vphaddw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x19b3: c4 e2 75 01 d0     vphaddw %ymm0,%ymm1,%ymm2
+    libdis_test+0x19b8: c4 e2 65 01 23     vphaddw (%ebx),%ymm3,%ymm4
+    libdis_test+0x19bd: c4 e2 55 01 72 42  vphaddw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x19c3: c4 e2 79 41 c8     vphminposuw %xmm0,%xmm1
+    libdis_test+0x19c8: c4 e2 79 41 1e     vphminposuw (%esi),%xmm3
+    libdis_test+0x19cd: c4 e2 79 41 5f 42  vphminposuw 0x42(%edi),%xmm3
+    libdis_test+0x19d3: c4 e2 71 06 d0     vphsubd %xmm0,%xmm1,%xmm2
+    libdis_test+0x19d8: c4 e2 61 06 20     vphsubd (%eax),%xmm3,%xmm4
+    libdis_test+0x19dd: c4 e2 51 06 71 42  vphsubd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x19e3: c4 e2 75 06 d0     vphsubd %ymm0,%ymm1,%ymm2
+    libdis_test+0x19e8: c4 e2 65 06 23     vphsubd (%ebx),%ymm3,%ymm4
+    libdis_test+0x19ed: c4 e2 55 06 72 42  vphsubd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x19f3: c4 e2 71 07 d0     vphsubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x19f8: c4 e2 61 07 20     vphsubsw (%eax),%xmm3,%xmm4
+    libdis_test+0x19fd: c4 e2 51 07 71 42  vphsubsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1a03: c4 e2 75 07 d0     vphsubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a08: c4 e2 65 07 23     vphsubsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1a0d: c4 e2 55 07 72 42  vphsubsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1a13: c4 e2 71 05 d0     vphsubw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a18: c4 e2 61 05 20     vphsubw (%eax),%xmm3,%xmm4
+    libdis_test+0x1a1d: c4 e2 51 05 71 42  vphsubw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1a23: c4 e2 75 05 d0     vphsubw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a28: c4 e2 65 05 23     vphsubw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1a2d: c4 e2 55 05 72 42  vphsubw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1a33: c4 e3 79 20 c8 20  vpinsrb $0x20,%eax,%xmm0,%xmm1
+    libdis_test+0x1a39: c4 e3 69 20 1b 20  vpinsrb $0x20,(%ebx),%xmm2,%xmm3
+    libdis_test+0x1a3f: c4 e3 69 20 5b 10  vpinsrb $0x20,0x10(%ebx),%xmm2,%xmm3
+                        20 
+    libdis_test+0x1a46: c4 e3 79 22 c8 20  vpinsrd $0x20,%eax,%xmm0,%xmm1
+    libdis_test+0x1a4c: c4 e3 69 22 1b 20  vpinsrd $0x20,(%ebx),%xmm2,%xmm3
+    libdis_test+0x1a52: c4 e3 69 22 5b 10  vpinsrd $0x20,0x10(%ebx),%xmm2,%xmm3
+                        20 
+    libdis_test+0x1a59: 62 f3              boundl %ebx,%esi
+    libdis_test+0x1a5b: ed                 inl    (%dx)
+    libdis_test+0x1a5c: 08 22              orb    %ah,(%edx)
+    libdis_test+0x1a5e: 1b 20              sbbl   (%eax),%esp
+    libdis_test+0x1a60: 62 f3              boundl %ebx,%esi
+    libdis_test+0x1a62: ed                 inl    (%dx)
+    libdis_test+0x1a63: 08 22              orb    %ah,(%edx)
+    libdis_test+0x1a65: 5b                 popl   %ebx
+    libdis_test+0x1a66: 02 20              addb   (%eax),%ah
+    libdis_test+0x1a68: c5 f9 c4 c8 20     vpinsrw $0x20,%eax,%xmm0,%xmm1
+    libdis_test+0x1a6d: c5 e9 c4 1b 20     vpinsrw $0x20,(%ebx),%xmm2,%xmm3
+    libdis_test+0x1a72: c5 e9 c4 5b 10 20  vpinsrw $0x20,0x10(%ebx),%xmm2,%xmm3
+    libdis_test+0x1a78: c4 e2 71 04 d0     vpmaddubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a7d: c4 e2 61 04 20     vpmaddubsw (%eax),%xmm3,%xmm4
+    libdis_test+0x1a82: c4 e2 51 04 71 42  vpmaddubsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1a88: c4 e2 75 04 d0     vpmaddubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a8d: c4 e2 65 04 23     vpmaddubsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1a92: c4 e2 55 04 72 42  vpmaddubsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1a98: c5 f1 f5 d0        vpmaddwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a9c: c5 e1 f5 20        vpmaddwd (%eax),%xmm3,%xmm4
+    libdis_test+0x1aa0: c5 d1 f5 71 42     vpmaddwd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1aa5: c5 f5 f5 d0        vpmaddwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1aa9: c5 e5 f5 23        vpmaddwd (%ebx),%ymm3,%ymm4
+    libdis_test+0x1aad: c5 d5 f5 72 42     vpmaddwd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1ab2: c4 e2 71 3c d0     vpmaxsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ab7: c4 e2 61 3c 20     vpmaxsb (%eax),%xmm3,%xmm4
+    libdis_test+0x1abc: c4 e2 51 3c 71 42  vpmaxsb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1ac2: c4 e2 75 3c d0     vpmaxsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ac7: c4 e2 65 3c 23     vpmaxsb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1acc: c4 e2 55 3c 72 42  vpmaxsb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1ad2: c4 e2 71 3d d0     vpmaxsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ad7: c4 e2 61 3d 20     vpmaxsd (%eax),%xmm3,%xmm4
+    libdis_test+0x1adc: c4 e2 51 3d 71 42  vpmaxsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1ae2: c4 e2 75 3d d0     vpmaxsd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ae7: c4 e2 65 3d 23     vpmaxsd (%ebx),%ymm3,%ymm4
+    libdis_test+0x1aec: c4 e2 55 3d 72 42  vpmaxsd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1af2: c5 f1 ee d0        vpmaxsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1af6: c5 e1 ee 20        vpmaxsw (%eax),%xmm3,%xmm4
+    libdis_test+0x1afa: c5 d1 ee 71 42     vpmaxsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1aff: c5 f5 ee d0        vpmaxsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b03: c5 e5 ee 23        vpmaxsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1b07: c5 d5 ee 72 42     vpmaxsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1b0c: c5 f1 de d0        vpmaxub %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b10: c5 e1 de 20        vpmaxub (%eax),%xmm3,%xmm4
+    libdis_test+0x1b14: c5 d1 de 71 42     vpmaxub 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1b19: c5 f5 de d0        vpmaxub %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b1d: c5 e5 de 23        vpmaxub (%ebx),%ymm3,%ymm4
+    libdis_test+0x1b21: c5 d5 de 72 42     vpmaxub 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1b26: c4 e2 71 3f d0     vpmaxud %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b2b: c4 e2 61 3f 20     vpmaxud (%eax),%xmm3,%xmm4
+    libdis_test+0x1b30: c4 e2 51 3f 71 42  vpmaxud 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1b36: c4 e2 75 3f d0     vpmaxud %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b3b: c4 e2 65 3f 23     vpmaxud (%ebx),%ymm3,%ymm4
+    libdis_test+0x1b40: c4 e2 55 3f 72 42  vpmaxud 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1b46: c4 e2 71 3e d0     vpmaxuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b4b: c4 e2 61 3e 20     vpmaxuw (%eax),%xmm3,%xmm4
+    libdis_test+0x1b50: c4 e2 51 3e 71 42  vpmaxuw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1b56: c4 e2 75 3e d0     vpmaxuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b5b: c4 e2 65 3e 23     vpmaxuw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1b60: c4 e2 55 3e 72 42  vpmaxuw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1b66: c4 e2 71 38 d0     vpminsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b6b: c4 e2 61 38 20     vpminsb (%eax),%xmm3,%xmm4
+    libdis_test+0x1b70: c4 e2 51 38 71 42  vpminsb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1b76: c4 e2 75 38 d0     vpminsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b7b: c4 e2 65 38 23     vpminsb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1b80: c4 e2 55 38 72 42  vpminsb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1b86: c4 e2 71 39 d0     vpminsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b8b: c4 e2 61 39 20     vpminsd (%eax),%xmm3,%xmm4
+    libdis_test+0x1b90: c4 e2 51 39 71 42  vpminsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1b96: c4 e2 75 39 d0     vpminsd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b9b: c4 e2 65 39 23     vpminsd (%ebx),%ymm3,%ymm4
+    libdis_test+0x1ba0: c4 e2 55 39 72 42  vpminsd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1ba6: c5 f1 ea d0        vpminsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1baa: c5 e1 ea 20        vpminsw (%eax),%xmm3,%xmm4
+    libdis_test+0x1bae: c5 d1 ea 71 42     vpminsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1bb3: c5 f5 ea d0        vpminsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bb7: c5 e5 ea 23        vpminsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1bbb: c5 d5 ea 72 42     vpminsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1bc0: c5 f1 da d0        vpminub %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bc4: c5 e1 da 20        vpminub (%eax),%xmm3,%xmm4
+    libdis_test+0x1bc8: c5 d1 da 71 42     vpminub 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1bcd: c5 f5 da d0        vpminub %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bd1: c5 e5 da 23        vpminub (%ebx),%ymm3,%ymm4
+    libdis_test+0x1bd5: c5 d5 da 72 42     vpminub 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1bda: c4 e2 71 3b d0     vpminud %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bdf: c4 e2 61 3b 20     vpminud (%eax),%xmm3,%xmm4
+    libdis_test+0x1be4: c4 e2 51 3b 71 42  vpminud 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1bea: c4 e2 75 3b d0     vpminud %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bef: c4 e2 65 3b 23     vpminud (%ebx),%ymm3,%ymm4
+    libdis_test+0x1bf4: c4 e2 55 3b 72 42  vpminud 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1bfa: c4 e2 71 3a d0     vpminuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bff: c4 e2 61 3a 20     vpminuw (%eax),%xmm3,%xmm4
+    libdis_test+0x1c04: c4 e2 51 3a 71 42  vpminuw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1c0a: c4 e2 75 3a d0     vpminuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1c0f: c4 e2 65 3a 23     vpminuw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1c14: c4 e2 55 3a 72 42  vpminuw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1c1a: c5 f9 d7 c0        vpmovmskb %xmm0,%eax
+    libdis_test+0x1c1e: c5 fd d7 d9        vpmovmskb %ymm1,%ebx
+    libdis_test+0x1c22: c4 e2 79 21 c8     vpmovsxbd %xmm0,%xmm1
+    libdis_test+0x1c27: c4 e2 79 21 1e     vpmovsxbd (%esi),%xmm3
+    libdis_test+0x1c2c: c4 e2 79 21 5f 42  vpmovsxbd 0x42(%edi),%xmm3
+    libdis_test+0x1c32: c4 e2 7d 21 f7     vpmovsxbd %ymm7,%ymm6
+    libdis_test+0x1c37: c4 e2 7d 21 65 00  vpmovsxbd 0x0(%ebp),%ymm4
+    libdis_test+0x1c3d: c4 e2 7d 21 64 24  vpmovsxbd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1c44: c4 e2 79 22 c8     vpmovsxbq %xmm0,%xmm1
+    libdis_test+0x1c49: c4 e2 79 22 1e     vpmovsxbq (%esi),%xmm3
+    libdis_test+0x1c4e: c4 e2 79 22 5f 42  vpmovsxbq 0x42(%edi),%xmm3
+    libdis_test+0x1c54: c4 e2 7d 22 f7     vpmovsxbq %ymm7,%ymm6
+    libdis_test+0x1c59: c4 e2 7d 22 65 00  vpmovsxbq 0x0(%ebp),%ymm4
+    libdis_test+0x1c5f: c4 e2 7d 22 64 24  vpmovsxbq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1c66: c4 e2 79 20 c8     vpmovsxbw %xmm0,%xmm1
+    libdis_test+0x1c6b: c4 e2 79 20 1e     vpmovsxbw (%esi),%xmm3
+    libdis_test+0x1c70: c4 e2 79 20 5f 42  vpmovsxbw 0x42(%edi),%xmm3
+    libdis_test+0x1c76: c4 e2 7d 20 f7     vpmovsxbw %ymm7,%ymm6
+    libdis_test+0x1c7b: c4 e2 7d 20 65 00  vpmovsxbw 0x0(%ebp),%ymm4
+    libdis_test+0x1c81: c4 e2 7d 20 64 24  vpmovsxbw 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1c88: c4 e2 79 25 c8     vpmovsxdq %xmm0,%xmm1
+    libdis_test+0x1c8d: c4 e2 79 25 1e     vpmovsxdq (%esi),%xmm3
+    libdis_test+0x1c92: c4 e2 79 25 5f 42  vpmovsxdq 0x42(%edi),%xmm3
+    libdis_test+0x1c98: c4 e2 7d 25 f7     vpmovsxdq %ymm7,%ymm6
+    libdis_test+0x1c9d: c4 e2 7d 25 65 00  vpmovsxdq 0x0(%ebp),%ymm4
+    libdis_test+0x1ca3: c4 e2 7d 25 64 24  vpmovsxdq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1caa: c4 e2 79 23 c8     vpmovsxwd %xmm0,%xmm1
+    libdis_test+0x1caf: c4 e2 79 23 1e     vpmovsxwd (%esi),%xmm3
+    libdis_test+0x1cb4: c4 e2 79 23 5f 42  vpmovsxwd 0x42(%edi),%xmm3
+    libdis_test+0x1cba: c4 e2 7d 23 f7     vpmovsxwd %ymm7,%ymm6
+    libdis_test+0x1cbf: c4 e2 7d 23 65 00  vpmovsxwd 0x0(%ebp),%ymm4
+    libdis_test+0x1cc5: c4 e2 7d 23 64 24  vpmovsxwd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1ccc: c4 e2 79 24 c8     vpmovsxwq %xmm0,%xmm1
+    libdis_test+0x1cd1: c4 e2 79 24 1e     vpmovsxwq (%esi),%xmm3
+    libdis_test+0x1cd6: c4 e2 79 24 5f 42  vpmovsxwq 0x42(%edi),%xmm3
+    libdis_test+0x1cdc: c4 e2 7d 24 f7     vpmovsxwq %ymm7,%ymm6
+    libdis_test+0x1ce1: c4 e2 7d 24 65 00  vpmovsxwq 0x0(%ebp),%ymm4
+    libdis_test+0x1ce7: c4 e2 7d 24 64 24  vpmovsxwq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1cee: c4 e2 79 31 c8     vpmovzxbd %xmm0,%xmm1
+    libdis_test+0x1cf3: c4 e2 79 31 1e     vpmovzxbd (%esi),%xmm3
+    libdis_test+0x1cf8: c4 e2 79 31 5f 42  vpmovzxbd 0x42(%edi),%xmm3
+    libdis_test+0x1cfe: c4 e2 7d 31 f7     vpmovzxbd %ymm7,%ymm6
+    libdis_test+0x1d03: c4 e2 7d 31 65 00  vpmovzxbd 0x0(%ebp),%ymm4
+    libdis_test+0x1d09: c4 e2 7d 31 64 24  vpmovzxbd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1d10: c4 e2 79 32 c8     vpmovzxbq %xmm0,%xmm1
+    libdis_test+0x1d15: c4 e2 79 32 1e     vpmovzxbq (%esi),%xmm3
+    libdis_test+0x1d1a: c4 e2 79 32 5f 42  vpmovzxbq 0x42(%edi),%xmm3
+    libdis_test+0x1d20: c4 e2 7d 32 f7     vpmovzxbq %ymm7,%ymm6
+    libdis_test+0x1d25: c4 e2 7d 32 65 00  vpmovzxbq 0x0(%ebp),%ymm4
+    libdis_test+0x1d2b: c4 e2 7d 32 64 24  vpmovzxbq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1d32: c4 e2 79 30 c8     vpmovzxbw %xmm0,%xmm1
+    libdis_test+0x1d37: c4 e2 79 30 1e     vpmovzxbw (%esi),%xmm3
+    libdis_test+0x1d3c: c4 e2 79 30 5f 42  vpmovzxbw 0x42(%edi),%xmm3
+    libdis_test+0x1d42: c4 e2 7d 30 f7     vpmovzxbw %ymm7,%ymm6
+    libdis_test+0x1d47: c4 e2 7d 30 65 00  vpmovzxbw 0x0(%ebp),%ymm4
+    libdis_test+0x1d4d: c4 e2 7d 30 64 24  vpmovzxbw 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1d54: c4 e2 79 35 c8     vpmovzxdq %xmm0,%xmm1
+    libdis_test+0x1d59: c4 e2 79 35 1e     vpmovzxdq (%esi),%xmm3
+    libdis_test+0x1d5e: c4 e2 79 35 5f 42  vpmovzxdq 0x42(%edi),%xmm3
+    libdis_test+0x1d64: c4 e2 7d 35 f7     vpmovzxdq %ymm7,%ymm6
+    libdis_test+0x1d69: c4 e2 7d 35 65 00  vpmovzxdq 0x0(%ebp),%ymm4
+    libdis_test+0x1d6f: c4 e2 7d 35 64 24  vpmovzxdq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1d76: c4 e2 79 33 c8     vpmovzxwd %xmm0,%xmm1
+    libdis_test+0x1d7b: c4 e2 79 33 1e     vpmovzxwd (%esi),%xmm3
+    libdis_test+0x1d80: c4 e2 79 33 5f 42  vpmovzxwd 0x42(%edi),%xmm3
+    libdis_test+0x1d86: c4 e2 7d 33 f7     vpmovzxwd %ymm7,%ymm6
+    libdis_test+0x1d8b: c4 e2 7d 33 65 00  vpmovzxwd 0x0(%ebp),%ymm4
+    libdis_test+0x1d91: c4 e2 7d 33 64 24  vpmovzxwd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1d98: c4 e2 79 34 c8     vpmovzxwq %xmm0,%xmm1
+    libdis_test+0x1d9d: c4 e2 79 34 1e     vpmovzxwq (%esi),%xmm3
+    libdis_test+0x1da2: c4 e2 79 34 5f 42  vpmovzxwq 0x42(%edi),%xmm3
+    libdis_test+0x1da8: c4 e2 7d 34 f7     vpmovzxwq %ymm7,%ymm6
+    libdis_test+0x1dad: c4 e2 7d 34 65 00  vpmovzxwq 0x0(%ebp),%ymm4
+    libdis_test+0x1db3: c4 e2 7d 34 64 24  vpmovzxwq 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x1dba: c4 e2 71 28 d0     vpmuldq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1dbf: c4 e2 61 28 20     vpmuldq (%eax),%xmm3,%xmm4
+    libdis_test+0x1dc4: c4 e2 51 28 71 42  vpmuldq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1dca: c4 e2 75 28 d0     vpmuldq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1dcf: c4 e2 65 28 23     vpmuldq (%ebx),%ymm3,%ymm4
+    libdis_test+0x1dd4: c4 e2 55 28 72 42  vpmuldq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1dda: c4 e2 71 0b d0     vpmulhrsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ddf: c4 e2 61 0b 20     vpmulhrsw (%eax),%xmm3,%xmm4
+    libdis_test+0x1de4: c4 e2 51 0b 71 42  vpmulhrsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1dea: c4 e2 75 0b d0     vpmulhrsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1def: c4 e2 65 0b 23     vpmulhrsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1df4: c4 e2 55 0b 72 42  vpmulhrsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1dfa: c5 f1 e4 d0        vpmulhuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1dfe: c5 e1 e4 20        vpmulhuw (%eax),%xmm3,%xmm4
+    libdis_test+0x1e02: c5 d1 e4 71 42     vpmulhuw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e07: c5 f5 e4 d0        vpmulhuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e0b: c5 e5 e4 23        vpmulhuw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e0f: c5 d5 e4 72 42     vpmulhuw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e14: c5 f1 e5 d0        vpmulhw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e18: c5 e1 e5 20        vpmulhw (%eax),%xmm3,%xmm4
+    libdis_test+0x1e1c: c5 d1 e5 71 42     vpmulhw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e21: c5 f5 e5 d0        vpmulhw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e25: c5 e5 e5 23        vpmulhw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e29: c5 d5 e5 72 42     vpmulhw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e2e: c4 e2 71 40 d0     vpmulld %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e33: c4 e2 61 40 20     vpmulld (%eax),%xmm3,%xmm4
+    libdis_test+0x1e38: c4 e2 51 40 71 42  vpmulld 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e3e: c4 e2 75 40 d0     vpmulld %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e43: c4 e2 65 40 23     vpmulld (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e48: c4 e2 55 40 72 42  vpmulld 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e4e: c5 f1 d5 d0        vpmullw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e52: c5 e1 d5 20        vpmullw (%eax),%xmm3,%xmm4
+    libdis_test+0x1e56: c5 d1 d5 71 42     vpmullw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e5b: c5 f5 d5 d0        vpmullw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e5f: c5 e5 d5 23        vpmullw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e63: c5 d5 d5 72 42     vpmullw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e68: c5 f1 f4 d0        vpmuludq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e6c: c5 e1 f4 20        vpmuludq (%eax),%xmm3,%xmm4
+    libdis_test+0x1e70: c5 d1 f4 71 42     vpmuludq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e75: c5 f5 f4 d0        vpmuludq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e79: c5 e5 f4 23        vpmuludq (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e7d: c5 d5 f4 72 42     vpmuludq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e82: c5 f1 eb d0        vpor   %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e86: c5 e1 eb 20        vpor   (%eax),%xmm3,%xmm4
+    libdis_test+0x1e8a: c5 d1 eb 71 42     vpor   0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1e8f: c5 f5 eb d0        vpor   %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e93: c5 e5 eb 23        vpor   (%ebx),%ymm3,%ymm4
+    libdis_test+0x1e97: c5 d5 eb 72 42     vpor   0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1e9c: c5 f1 f6 d0        vpsadbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ea0: c5 e1 f6 20        vpsadbw (%eax),%xmm3,%xmm4
+    libdis_test+0x1ea4: c5 d1 f6 71 42     vpsadbw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1ea9: c5 f5 f6 d0        vpsadbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ead: c5 e5 f6 23        vpsadbw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1eb1: c5 d5 f6 72 42     vpsadbw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1eb6: c4 e2 71 00 d0     vpshufb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ebb: c4 e2 61 00 20     vpshufb (%eax),%xmm3,%xmm4
+    libdis_test+0x1ec0: c4 e2 51 00 71 42  vpshufb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1ec6: c4 e2 75 00 d0     vpshufb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ecb: c4 e2 65 00 23     vpshufb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1ed0: c4 e2 55 00 72 42  vpshufb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1ed6: c5 f9 70 c8 42     vpshufd $0x42,%xmm0,%xmm1
+    libdis_test+0x1edb: c5 f9 70 1e 23     vpshufd $0x23,(%esi),%xmm3
+    libdis_test+0x1ee0: c5 f9 70 5f 42 42  vpshufd $0x42,0x42(%edi),%xmm3
+    libdis_test+0x1ee6: c5 fd 70 c8 42     vpshufd $0x42,%ymm0,%ymm1
+    libdis_test+0x1eeb: c5 fd 70 1e 23     vpshufd $0x23,(%esi),%ymm3
+    libdis_test+0x1ef0: c5 fd 70 5f 42 42  vpshufd $0x42,0x42(%edi),%ymm3
+    libdis_test+0x1ef6: c5 fa 70 c8 42     vpshufhw $0x42,%xmm0,%xmm1
+    libdis_test+0x1efb: c5 fa 70 1e 23     vpshufhw $0x23,(%esi),%xmm3
+    libdis_test+0x1f00: c5 fa 70 5f 42 42  vpshufhw $0x42,0x42(%edi),%xmm3
+    libdis_test+0x1f06: c5 fe 70 c8 42     vpshufhw $0x42,%ymm0,%ymm1
+    libdis_test+0x1f0b: c5 fe 70 1e 23     vpshufhw $0x23,(%esi),%ymm3
+    libdis_test+0x1f10: c5 fe 70 5f 42 42  vpshufhw $0x42,0x42(%edi),%ymm3
+    libdis_test+0x1f16: c5 fb 70 c8 42     vpshuflw $0x42,%xmm0,%xmm1
+    libdis_test+0x1f1b: c5 fb 70 1e 23     vpshuflw $0x23,(%esi),%xmm3
+    libdis_test+0x1f20: c5 fb 70 5f 42 42  vpshuflw $0x42,0x42(%edi),%xmm3
+    libdis_test+0x1f26: c5 ff 70 c8 42     vpshuflw $0x42,%ymm0,%ymm1
+    libdis_test+0x1f2b: c5 ff 70 1e 23     vpshuflw $0x23,(%esi),%ymm3
+    libdis_test+0x1f30: c5 ff 70 5f 42 42  vpshuflw $0x42,0x42(%edi),%ymm3
+    libdis_test+0x1f36: c4 e2 71 08 d0     vpsignb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f3b: c4 e2 61 08 20     vpsignb (%eax),%xmm3,%xmm4
+    libdis_test+0x1f40: c4 e2 51 08 71 42  vpsignb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1f46: c4 e2 75 08 d0     vpsignb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f4b: c4 e2 65 08 23     vpsignb (%ebx),%ymm3,%ymm4
+    libdis_test+0x1f50: c4 e2 55 08 72 42  vpsignb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1f56: c4 e2 71 0a d0     vpsignd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f5b: c4 e2 61 0a 20     vpsignd (%eax),%xmm3,%xmm4
+    libdis_test+0x1f60: c4 e2 51 0a 71 42  vpsignd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1f66: c4 e2 75 0a d0     vpsignd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f6b: c4 e2 65 0a 23     vpsignd (%ebx),%ymm3,%ymm4
+    libdis_test+0x1f70: c4 e2 55 0a 72 42  vpsignd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1f76: c4 e2 71 09 d0     vpsignw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f7b: c4 e2 61 09 20     vpsignw (%eax),%xmm3,%xmm4
+    libdis_test+0x1f80: c4 e2 51 09 71 42  vpsignw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x1f86: c4 e2 75 09 d0     vpsignw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f8b: c4 e2 65 09 23     vpsignw (%ebx),%ymm3,%ymm4
+    libdis_test+0x1f90: c4 e2 55 09 72 42  vpsignw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x1f96: c5 f1 f2 d0        vpslld %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f9a: c5 e1 f2 20        vpslld (%eax),%xmm3,%xmm4
+    libdis_test+0x1f9e: c5 d9 f2 6b 10     vpslld 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x1fa3: c5 c1 72 f6 04     vpslld $0x4,%xmm6,%xmm7
+    libdis_test+0x1fa8: c5 f5 f2 d0        vpslld %ymm0,%ymm1,%ymm2
+    libdis_test+0x1fac: c5 e5 f2 20        vpslld (%eax),%ymm3,%ymm4
+    libdis_test+0x1fb0: c5 dd f2 6b 10     vpslld 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x1fb5: c5 c5 72 f6 04     vpslld $0x4,%ymm6,%ymm7
+    libdis_test+0x1fba: c5 f1 73 f8 07     vpslldq $0x7,%xmm0,%xmm1
+    libdis_test+0x1fbf: c5 f5 73 f8 07     vpslldq $0x7,%ymm0,%ymm1
+    libdis_test+0x1fc4: c5 f1 f3 d0        vpsllq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1fc8: c5 e1 f3 20        vpsllq (%eax),%xmm3,%xmm4
+    libdis_test+0x1fcc: c5 d9 f3 6b 10     vpsllq 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x1fd1: c5 c1 73 f6 04     vpsllq $0x4,%xmm6,%xmm7
+    libdis_test+0x1fd6: c5 f5 f3 d0        vpsllq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1fda: c5 e5 f3 20        vpsllq (%eax),%ymm3,%ymm4
+    libdis_test+0x1fde: c5 dd f3 6b 10     vpsllq 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x1fe3: c5 c5 73 f6 04     vpsllq $0x4,%ymm6,%ymm7
+    libdis_test+0x1fe8: c5 f1 f1 d0        vpsllw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1fec: c5 e1 f1 20        vpsllw (%eax),%xmm3,%xmm4
+    libdis_test+0x1ff0: c5 d9 f1 6b 10     vpsllw 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x1ff5: c5 c1 71 f6 04     vpsllw $0x4,%xmm6,%xmm7
+    libdis_test+0x1ffa: c5 f5 f1 d0        vpsllw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ffe: c5 e5 f1 20        vpsllw (%eax),%ymm3,%ymm4
+    libdis_test+0x2002: c5 dd f1 6b 10     vpsllw 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x2007: c5 c5 71 f6 04     vpsllw $0x4,%ymm6,%ymm7
+    libdis_test+0x200c: c5 f1 e2 d0        vpsrad %xmm0,%xmm1,%xmm2
+    libdis_test+0x2010: c5 e1 e2 20        vpsrad (%eax),%xmm3,%xmm4
+    libdis_test+0x2014: c5 d9 e2 6b 10     vpsrad 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x2019: c5 c1 72 e6 04     vpsrad $0x4,%xmm6,%xmm7
+    libdis_test+0x201e: c5 f5 e2 d0        vpsrad %ymm0,%ymm1,%ymm2
+    libdis_test+0x2022: c5 e5 e2 20        vpsrad (%eax),%ymm3,%ymm4
+    libdis_test+0x2026: c5 dd e2 6b 10     vpsrad 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x202b: c5 c5 72 e6 04     vpsrad $0x4,%ymm6,%ymm7
+    libdis_test+0x2030: c5 f1 e1 d0        vpsraw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2034: c5 e1 e1 20        vpsraw (%eax),%xmm3,%xmm4
+    libdis_test+0x2038: c5 d9 e1 6b 10     vpsraw 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x203d: c5 c1 71 e6 04     vpsraw $0x4,%xmm6,%xmm7
+    libdis_test+0x2042: c5 f5 e1 d0        vpsraw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2046: c5 e5 e1 20        vpsraw (%eax),%ymm3,%ymm4
+    libdis_test+0x204a: c5 dd e1 6b 10     vpsraw 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x204f: c5 c5 71 e6 04     vpsraw $0x4,%ymm6,%ymm7
+    libdis_test+0x2054: c5 f1 d2 d0        vpsrld %xmm0,%xmm1,%xmm2
+    libdis_test+0x2058: c5 e1 d2 20        vpsrld (%eax),%xmm3,%xmm4
+    libdis_test+0x205c: c5 d9 d2 6b 10     vpsrld 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x2061: c5 c1 72 d6 04     vpsrld $0x4,%xmm6,%xmm7
+    libdis_test+0x2066: c5 f5 d2 d0        vpsrld %ymm0,%ymm1,%ymm2
+    libdis_test+0x206a: c5 e5 d2 20        vpsrld (%eax),%ymm3,%ymm4
+    libdis_test+0x206e: c5 dd d2 6b 10     vpsrld 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x2073: c5 c5 72 d6 04     vpsrld $0x4,%ymm6,%ymm7
+    libdis_test+0x2078: c5 f1 73 d8 07     vpsrldq $0x7,%xmm0,%xmm1
+    libdis_test+0x207d: c5 f5 73 d8 07     vpsrldq $0x7,%ymm0,%ymm1
+    libdis_test+0x2082: c5 f1 d3 d0        vpsrlq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2086: c5 e1 d3 20        vpsrlq (%eax),%xmm3,%xmm4
+    libdis_test+0x208a: c5 d9 d3 6b 10     vpsrlq 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x208f: c5 c1 73 d6 04     vpsrlq $0x4,%xmm6,%xmm7
+    libdis_test+0x2094: c5 f5 d3 d0        vpsrlq %ymm0,%ymm1,%ymm2
+    libdis_test+0x2098: c5 e5 d3 20        vpsrlq (%eax),%ymm3,%ymm4
+    libdis_test+0x209c: c5 dd d3 6b 10     vpsrlq 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x20a1: c5 c5 73 d6 04     vpsrlq $0x4,%ymm6,%ymm7
+    libdis_test+0x20a6: c5 f1 d1 d0        vpsrlw %xmm0,%xmm1,%xmm2
+    libdis_test+0x20aa: c5 e1 d1 20        vpsrlw (%eax),%xmm3,%xmm4
+    libdis_test+0x20ae: c5 d9 d1 6b 10     vpsrlw 0x10(%ebx),%xmm4,%xmm5
+    libdis_test+0x20b3: c5 c1 71 d6 04     vpsrlw $0x4,%xmm6,%xmm7
+    libdis_test+0x20b8: c5 f5 d1 d0        vpsrlw %ymm0,%ymm1,%ymm2
+    libdis_test+0x20bc: c5 e5 d1 20        vpsrlw (%eax),%ymm3,%ymm4
+    libdis_test+0x20c0: c5 dd d1 6b 10     vpsrlw 0x10(%ebx),%ymm4,%ymm5
+    libdis_test+0x20c5: c5 c5 71 d6 04     vpsrlw $0x4,%ymm6,%ymm7
+    libdis_test+0x20ca: c5 f1 f8 d0        vpsubb %xmm0,%xmm1,%xmm2
+    libdis_test+0x20ce: c5 e1 f8 20        vpsubb (%eax),%xmm3,%xmm4
+    libdis_test+0x20d2: c5 d1 f8 71 42     vpsubb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x20d7: c5 f5 f8 d0        vpsubb %ymm0,%ymm1,%ymm2
+    libdis_test+0x20db: c5 e5 f8 23        vpsubb (%ebx),%ymm3,%ymm4
+    libdis_test+0x20df: c5 d5 f8 72 42     vpsubb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x20e4: c5 f1 fa d0        vpsubd %xmm0,%xmm1,%xmm2
+    libdis_test+0x20e8: c5 e1 fa 20        vpsubd (%eax),%xmm3,%xmm4
+    libdis_test+0x20ec: c5 d1 fa 71 42     vpsubd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x20f1: c5 f5 fa d0        vpsubd %ymm0,%ymm1,%ymm2
+    libdis_test+0x20f5: c5 e5 fa 23        vpsubd (%ebx),%ymm3,%ymm4
+    libdis_test+0x20f9: c5 d5 fa 72 42     vpsubd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x20fe: c5 f1 fb d0        vpsubq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2102: c5 e1 fb 20        vpsubq (%eax),%xmm3,%xmm4
+    libdis_test+0x2106: c5 d1 fb 71 42     vpsubq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x210b: c5 f5 fb d0        vpsubq %ymm0,%ymm1,%ymm2
+    libdis_test+0x210f: c5 e5 fb 23        vpsubq (%ebx),%ymm3,%ymm4
+    libdis_test+0x2113: c5 d5 fb 72 42     vpsubq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2118: c5 f1 e8 d0        vpsubsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x211c: c5 e1 e8 20        vpsubsb (%eax),%xmm3,%xmm4
+    libdis_test+0x2120: c5 d1 e8 71 42     vpsubsb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2125: c5 f5 e8 d0        vpsubsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x2129: c5 e5 e8 23        vpsubsb (%ebx),%ymm3,%ymm4
+    libdis_test+0x212d: c5 d5 e8 72 42     vpsubsb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2132: c5 f1 e9 d0        vpsubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2136: c5 e1 e9 20        vpsubsw (%eax),%xmm3,%xmm4
+    libdis_test+0x213a: c5 d1 e9 71 42     vpsubsw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x213f: c5 f5 e9 d0        vpsubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2143: c5 e5 e9 23        vpsubsw (%ebx),%ymm3,%ymm4
+    libdis_test+0x2147: c5 d5 e9 72 42     vpsubsw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x214c: c5 f1 d8 d0        vpsubusb %xmm0,%xmm1,%xmm2
+    libdis_test+0x2150: c5 e1 d8 20        vpsubusb (%eax),%xmm3,%xmm4
+    libdis_test+0x2154: c5 d1 d8 71 42     vpsubusb 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2159: c5 f5 d8 d0        vpsubusb %ymm0,%ymm1,%ymm2
+    libdis_test+0x215d: c5 e5 d8 23        vpsubusb (%ebx),%ymm3,%ymm4
+    libdis_test+0x2161: c5 d5 d8 72 42     vpsubusb 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2166: c5 f1 d9 d0        vpsubusw %xmm0,%xmm1,%xmm2
+    libdis_test+0x216a: c5 e1 d9 20        vpsubusw (%eax),%xmm3,%xmm4
+    libdis_test+0x216e: c5 d1 d9 71 42     vpsubusw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2173: c5 f5 d9 d0        vpsubusw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2177: c5 e5 d9 23        vpsubusw (%ebx),%ymm3,%ymm4
+    libdis_test+0x217b: c5 d5 d9 72 42     vpsubusw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2180: c5 f1 f9 d0        vpsubw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2184: c5 e1 f9 20        vpsubw (%eax),%xmm3,%xmm4
+    libdis_test+0x2188: c5 d1 f9 71 42     vpsubw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x218d: c5 f5 f9 d0        vpsubw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2191: c5 e5 f9 23        vpsubw (%ebx),%ymm3,%ymm4
+    libdis_test+0x2195: c5 d5 f9 72 42     vpsubw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x219a: c4 e2 79 17 c8     vptest %xmm0,%xmm1
+    libdis_test+0x219f: c4 e2 79 17 1e     vptest (%esi),%xmm3
+    libdis_test+0x21a4: c4 e2 79 17 5f 42  vptest 0x42(%edi),%xmm3
+    libdis_test+0x21aa: c4 e2 7d 17 f7     vptest %ymm7,%ymm6
+    libdis_test+0x21af: c4 e2 7d 17 65 00  vptest 0x0(%ebp),%ymm4
+    libdis_test+0x21b5: c4 e2 7d 17 64 24  vptest 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x21bc: c5 f1 68 d0        vpunpckhbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x21c0: c5 e1 68 20        vpunpckhbw (%eax),%xmm3,%xmm4
+    libdis_test+0x21c4: c5 d1 68 71 42     vpunpckhbw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x21c9: c5 f5 68 d0        vpunpckhbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x21cd: c5 e5 68 23        vpunpckhbw (%ebx),%ymm3,%ymm4
+    libdis_test+0x21d1: c5 d5 68 72 42     vpunpckhbw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x21d6: c5 f1 6a d0        vpunpckhdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x21da: c5 e1 6a 20        vpunpckhdq (%eax),%xmm3,%xmm4
+    libdis_test+0x21de: c5 d1 6a 71 42     vpunpckhdq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x21e3: c5 f5 6a d0        vpunpckhdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x21e7: c5 e5 6a 23        vpunpckhdq (%ebx),%ymm3,%ymm4
+    libdis_test+0x21eb: c5 d5 6a 72 42     vpunpckhdq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x21f0: c5 f1 6d d0        vpunpckhqdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x21f4: c5 e1 6d 20        vpunpckhqdq (%eax),%xmm3,%xmm4
+    libdis_test+0x21f8: c5 d1 6d 71 42     vpunpckhqdq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x21fd: c5 f5 6d d0        vpunpckhqdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x2201: c5 e5 6d 23        vpunpckhqdq (%ebx),%ymm3,%ymm4
+    libdis_test+0x2205: c5 d5 6d 72 42     vpunpckhqdq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x220a: c5 f1 69 d0        vpunpckhwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x220e: c5 e1 69 20        vpunpckhwd (%eax),%xmm3,%xmm4
+    libdis_test+0x2212: c5 d1 69 71 42     vpunpckhwd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2217: c5 f5 69 d0        vpunpckhwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x221b: c5 e5 69 23        vpunpckhwd (%ebx),%ymm3,%ymm4
+    libdis_test+0x221f: c5 d5 69 72 42     vpunpckhwd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2224: c5 f1 60 d0        vpunpcklbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2228: c5 e1 60 20        vpunpcklbw (%eax),%xmm3,%xmm4
+    libdis_test+0x222c: c5 d1 60 71 42     vpunpcklbw 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2231: c5 f5 60 d0        vpunpcklbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2235: c5 e5 60 23        vpunpcklbw (%ebx),%ymm3,%ymm4
+    libdis_test+0x2239: c5 d5 60 72 42     vpunpcklbw 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x223e: c5 f1 62 d0        vpunpckldq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2242: c5 e1 62 20        vpunpckldq (%eax),%xmm3,%xmm4
+    libdis_test+0x2246: c5 d1 62 71 42     vpunpckldq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x224b: c5 f5 62 d0        vpunpckldq %ymm0,%ymm1,%ymm2
+    libdis_test+0x224f: c5 e5 62 23        vpunpckldq (%ebx),%ymm3,%ymm4
+    libdis_test+0x2253: c5 d5 62 72 42     vpunpckldq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2258: c5 f1 6c d0        vpunpcklqdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x225c: c5 e1 6c 20        vpunpcklqdq (%eax),%xmm3,%xmm4
+    libdis_test+0x2260: c5 d1 6c 71 42     vpunpcklqdq 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2265: c5 f5 6c d0        vpunpcklqdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x2269: c5 e5 6c 23        vpunpcklqdq (%ebx),%ymm3,%ymm4
+    libdis_test+0x226d: c5 d5 6c 72 42     vpunpcklqdq 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2272: c5 f1 61 d0        vpunpcklwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x2276: c5 e1 61 20        vpunpcklwd (%eax),%xmm3,%xmm4
+    libdis_test+0x227a: c5 d1 61 71 42     vpunpcklwd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x227f: c5 f5 61 d0        vpunpcklwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2283: c5 e5 61 23        vpunpcklwd (%ebx),%ymm3,%ymm4
+    libdis_test+0x2287: c5 d5 61 72 42     vpunpcklwd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x228c: c5 f1 ef d0        vpxor  %xmm0,%xmm1,%xmm2
+    libdis_test+0x2290: c5 e1 ef 20        vpxor  (%eax),%xmm3,%xmm4
+    libdis_test+0x2294: c5 d1 ef 71 42     vpxor  0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2299: c5 f5 ef d0        vpxor  %ymm0,%ymm1,%ymm2
+    libdis_test+0x229d: c5 e5 ef 23        vpxor  (%ebx),%ymm3,%ymm4
+    libdis_test+0x22a1: c5 d5 ef 72 42     vpxor  0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x22a6: c5 f8 53 c8        vrcpps %xmm0,%xmm1
+    libdis_test+0x22aa: c5 f8 53 1e        vrcpps (%esi),%xmm3
+    libdis_test+0x22ae: c5 f8 53 5f 42     vrcpps 0x42(%edi),%xmm3
+    libdis_test+0x22b3: c5 fc 53 f7        vrcpps %ymm7,%ymm6
+    libdis_test+0x22b7: c5 fc 53 65 00     vrcpps 0x0(%ebp),%ymm4
+    libdis_test+0x22bc: c5 fc 53 64 24 42  vrcpps 0x42(%esp),%ymm4
+    libdis_test+0x22c2: c5 f2 53 d0        vrcpss %xmm0,%xmm1,%xmm2
+    libdis_test+0x22c6: c5 e2 53 20        vrcpss (%eax),%xmm3,%xmm4
+    libdis_test+0x22ca: c5 d2 53 71 42     vrcpss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x22cf: c4 e3 79 09 c8 42  vroundpd $0x42,%xmm0,%xmm1
+    libdis_test+0x22d5: c4 e3 79 09 1e 23  vroundpd $0x23,(%esi),%xmm3
+    libdis_test+0x22db: c4 e3 79 09 5f 42  vroundpd $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x22e2: c4 e3 7d 09 c8 42  vroundpd $0x42,%ymm0,%ymm1
+    libdis_test+0x22e8: c4 e3 7d 09 1e 23  vroundpd $0x23,(%esi),%ymm3
+    libdis_test+0x22ee: c4 e3 7d 09 5f 42  vroundpd $0x42,0x42(%edi),%ymm3
+                        42 
+    libdis_test+0x22f5: c4 e3 79 08 c8 42  vroundps $0x42,%xmm0,%xmm1
+    libdis_test+0x22fb: c4 e3 79 08 1e 23  vroundps $0x23,(%esi),%xmm3
+    libdis_test+0x2301: c4 e3 79 08 5f 42  vroundps $0x42,0x42(%edi),%xmm3
+                        42 
+    libdis_test+0x2308: c4 e3 7d 08 c8 42  vroundps $0x42,%ymm0,%ymm1
+    libdis_test+0x230e: c4 e3 7d 08 1e 23  vroundps $0x23,(%esi),%ymm3
+    libdis_test+0x2314: c4 e3 7d 08 5f 42  vroundps $0x42,0x42(%edi),%ymm3
+                        42 
+    libdis_test+0x231b: c4 e3 51 0b fb 48  vroundsd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x2321: c4 e3 69 0b 23 48  vroundsd $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x2327: c4 e3 71 0b 73 08  vroundsd $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x232e: c4 e3 51 0a fb 48  vroundss $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x2334: c4 e3 69 0a 23 48  vroundss $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x233a: c4 e3 71 0a 73 08  vroundss $0x48,0x8(%ebx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x2341: c5 f8 52 c8        vrsqrtps %xmm0,%xmm1
+    libdis_test+0x2345: c5 f8 52 1e        vrsqrtps (%esi),%xmm3
+    libdis_test+0x2349: c5 f8 52 5f 42     vrsqrtps 0x42(%edi),%xmm3
+    libdis_test+0x234e: c5 fc 52 f7        vrsqrtps %ymm7,%ymm6
+    libdis_test+0x2352: c5 fc 52 65 00     vrsqrtps 0x0(%ebp),%ymm4
+    libdis_test+0x2357: c5 fc 52 64 24 42  vrsqrtps 0x42(%esp),%ymm4
+    libdis_test+0x235d: c5 f2 52 d0        vrsqrtss %xmm0,%xmm1,%xmm2
+    libdis_test+0x2361: c5 e2 52 20        vrsqrtss (%eax),%xmm3,%xmm4
+    libdis_test+0x2365: c5 d2 52 71 42     vrsqrtss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x236a: c5 d1 c6 fb 48     vshufpd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x236f: c5 e9 c6 23 48     vshufpd $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x2374: c5 f1 c6 73 08 48  vshufpd $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0x237a: c5 d5 c6 fb 48     vshufpd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x237f: c5 ed c6 23 48     vshufpd $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x2384: c5 f5 c6 73 08 48  vshufpd $0x48,0x8(%ebx),%ymm1,%ymm6
+    libdis_test+0x238a: c5 d0 c6 fb 48     vshufps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x238f: c5 e8 c6 23 48     vshufps $0x48,(%ebx),%xmm2,%xmm4
+    libdis_test+0x2394: c5 f0 c6 73 08 48  vshufps $0x48,0x8(%ebx),%xmm1,%xmm6
+    libdis_test+0x239a: c5 d4 c6 fb 48     vshufps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x239f: c5 ec c6 23 48     vshufps $0x48,(%ebx),%ymm2,%ymm4
+    libdis_test+0x23a4: c5 f4 c6 73 08 48  vshufps $0x48,0x8(%ebx),%ymm1,%ymm6
+    libdis_test+0x23aa: c5 f9 51 c8        vsqrtpd %xmm0,%xmm1
+    libdis_test+0x23ae: c5 f9 51 1e        vsqrtpd (%esi),%xmm3
+    libdis_test+0x23b2: c5 f9 51 5f 42     vsqrtpd 0x42(%edi),%xmm3
+    libdis_test+0x23b7: c5 fd 51 f7        vsqrtpd %ymm7,%ymm6
+    libdis_test+0x23bb: c5 fd 51 65 00     vsqrtpd 0x0(%ebp),%ymm4
+    libdis_test+0x23c0: c5 fd 51 64 24 42  vsqrtpd 0x42(%esp),%ymm4
+    libdis_test+0x23c6: c5 f8 51 c8        vsqrtps %xmm0,%xmm1
+    libdis_test+0x23ca: c5 f8 51 1e        vsqrtps (%esi),%xmm3
+    libdis_test+0x23ce: c5 f8 51 5f 42     vsqrtps 0x42(%edi),%xmm3
+    libdis_test+0x23d3: c5 fc 51 f7        vsqrtps %ymm7,%ymm6
+    libdis_test+0x23d7: c5 fc 51 65 00     vsqrtps 0x0(%ebp),%ymm4
+    libdis_test+0x23dc: c5 fc 51 64 24 42  vsqrtps 0x42(%esp),%ymm4
+    libdis_test+0x23e2: c5 f3 51 d0        vsqrtsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x23e6: c5 e3 51 20        vsqrtsd (%eax),%xmm3,%xmm4
+    libdis_test+0x23ea: c5 d3 51 71 42     vsqrtsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x23ef: c5 f2 51 d0        vsqrtss %xmm0,%xmm1,%xmm2
+    libdis_test+0x23f3: c5 e2 51 20        vsqrtss (%eax),%xmm3,%xmm4
+    libdis_test+0x23f7: c5 d2 51 71 42     vsqrtss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x23fc: c5 f8 ae 1a        vstmxcsr (%edx)
+    libdis_test+0x2400: c5 f8 ae 5a 08     vstmxcsr 0x8(%edx)
+    libdis_test+0x2405: c5 f1 5c d0        vsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x2409: c5 e1 5c 20        vsubpd (%eax),%xmm3,%xmm4
+    libdis_test+0x240d: c5 d1 5c 71 42     vsubpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2412: c5 f5 5c d0        vsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2416: c5 e5 5c 23        vsubpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x241a: c5 d5 5c 72 42     vsubpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x241f: c5 f0 5c d0        vsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2423: c5 e0 5c 20        vsubps (%eax),%xmm3,%xmm4
+    libdis_test+0x2427: c5 d0 5c 71 42     vsubps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x242c: c5 f4 5c d0        vsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2430: c5 e4 5c 23        vsubps (%ebx),%ymm3,%ymm4
+    libdis_test+0x2434: c5 d4 5c 72 42     vsubps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2439: c5 f3 5c d0        vsubsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x243d: c5 e3 5c 20        vsubsd (%eax),%xmm3,%xmm4
+    libdis_test+0x2441: c5 d3 5c 71 42     vsubsd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2446: c5 f2 5c d0        vsubss %xmm0,%xmm1,%xmm2
+    libdis_test+0x244a: c5 e2 5c 20        vsubss (%eax),%xmm3,%xmm4
+    libdis_test+0x244e: c5 d2 5c 71 42     vsubss 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2453: c4 e2 79 0f c8     vtestpd %xmm0,%xmm1
+    libdis_test+0x2458: c4 e2 79 0f 1e     vtestpd (%esi),%xmm3
+    libdis_test+0x245d: c4 e2 79 0f 5f 42  vtestpd 0x42(%edi),%xmm3
+    libdis_test+0x2463: c4 e2 7d 0f f7     vtestpd %ymm7,%ymm6
+    libdis_test+0x2468: c4 e2 7d 0f 65 00  vtestpd 0x0(%ebp),%ymm4
+    libdis_test+0x246e: c4 e2 7d 0f 64 24  vtestpd 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x2475: c4 e2 79 0e c8     vtestps %xmm0,%xmm1
+    libdis_test+0x247a: c4 e2 79 0e 1e     vtestps (%esi),%xmm3
+    libdis_test+0x247f: c4 e2 79 0e 5f 42  vtestps 0x42(%edi),%xmm3
+    libdis_test+0x2485: c4 e2 7d 0e f7     vtestps %ymm7,%ymm6
+    libdis_test+0x248a: c4 e2 7d 0e 65 00  vtestps 0x0(%ebp),%ymm4
+    libdis_test+0x2490: c4 e2 7d 0e 64 24  vtestps 0x42(%esp),%ymm4
+                        42 
+    libdis_test+0x2497: c5 f9 2e c8        vucomisd %xmm0,%xmm1
+    libdis_test+0x249b: c5 f9 2e 1e        vucomisd (%esi),%xmm3
+    libdis_test+0x249f: c5 f9 2e 5f 42     vucomisd 0x42(%edi),%xmm3
+    libdis_test+0x24a4: c5 f8 2e c8        vucomiss %xmm0,%xmm1
+    libdis_test+0x24a8: c5 f8 2e 1e        vucomiss (%esi),%xmm3
+    libdis_test+0x24ac: c5 f8 2e 5f 42     vucomiss 0x42(%edi),%xmm3
+    libdis_test+0x24b1: c5 f1 15 d0        vunpckhpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x24b5: c5 e1 15 20        vunpckhpd (%eax),%xmm3,%xmm4
+    libdis_test+0x24b9: c5 d1 15 71 42     vunpckhpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x24be: c5 f5 15 d0        vunpckhpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x24c2: c5 e5 15 23        vunpckhpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x24c6: c5 d5 15 72 42     vunpckhpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x24cb: c5 f0 15 d0        vunpckhps %xmm0,%xmm1,%xmm2
+    libdis_test+0x24cf: c5 e0 15 20        vunpckhps (%eax),%xmm3,%xmm4
+    libdis_test+0x24d3: c5 d0 15 71 42     vunpckhps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x24d8: c5 f4 15 d0        vunpckhps %ymm0,%ymm1,%ymm2
+    libdis_test+0x24dc: c5 e4 15 23        vunpckhps (%ebx),%ymm3,%ymm4
+    libdis_test+0x24e0: c5 d4 15 72 42     vunpckhps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x24e5: c5 f1 14 d0        vunpcklpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x24e9: c5 e1 14 20        vunpcklpd (%eax),%xmm3,%xmm4
+    libdis_test+0x24ed: c5 d1 14 71 42     vunpcklpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x24f2: c5 f5 14 d0        vunpcklpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x24f6: c5 e5 14 23        vunpcklpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x24fa: c5 d5 14 72 42     vunpcklpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x24ff: c5 f0 14 d0        vunpcklps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2503: c5 e0 14 20        vunpcklps (%eax),%xmm3,%xmm4
+    libdis_test+0x2507: c5 d0 14 71 42     vunpcklps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x250c: c5 f4 14 d0        vunpcklps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2510: c5 e4 14 23        vunpcklps (%ebx),%ymm3,%ymm4
+    libdis_test+0x2514: c5 d4 14 72 42     vunpcklps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2519: c5 f1 57 d0        vxorpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x251d: c5 e1 57 20        vxorpd (%eax),%xmm3,%xmm4
+    libdis_test+0x2521: c5 d1 57 71 42     vxorpd 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2526: c5 f5 57 d0        vxorpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x252a: c5 e5 57 23        vxorpd (%ebx),%ymm3,%ymm4
+    libdis_test+0x252e: c5 d5 57 72 42     vxorpd 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x2533: c5 f0 57 d0        vxorps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2537: c5 e0 57 20        vxorps (%eax),%xmm3,%xmm4
+    libdis_test+0x253b: c5 d0 57 71 42     vxorps 0x42(%ecx),%xmm5,%xmm6
+    libdis_test+0x2540: c5 f4 57 d0        vxorps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2544: c5 e4 57 23        vxorps (%ebx),%ymm3,%ymm4
+    libdis_test+0x2548: c5 d4 57 72 42     vxorps 0x42(%edx),%ymm5,%ymm6
+    libdis_test+0x254d: c5 fc 77           vzeroall 
+    libdis_test+0x2550: c5 f8 77           vzeroupper 
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.avx.s b/usr/src/test/util-tests/tests/dis/i386/32.avx.s
new file mode 100644
index 0000000000..5c1a523539
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.avx.s
@@ -0,0 +1,2322 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test AVX related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	vaddpd	%xmm0, %xmm1, %xmm2
+	vaddpd	(%eax), %xmm3, %xmm4
+	vaddpd	0x42(%ecx), %xmm5, %xmm6
+	vaddpd	%ymm0, %ymm1, %ymm2
+	vaddpd	(%ebx), %ymm3, %ymm4
+	vaddpd	0x42(%edx), %ymm5, %ymm6
+
+	vaddps	%xmm0, %xmm1, %xmm2
+	vaddps	(%eax), %xmm3, %xmm4
+	vaddps	0x42(%ecx), %xmm5, %xmm6
+	vaddps	%ymm0, %ymm1, %ymm2
+	vaddps	(%ebx), %ymm3, %ymm4
+	vaddps	0x42(%edx), %ymm5, %ymm6
+
+	vaddsd	%xmm0, %xmm1, %xmm2
+	vaddsd	(%eax), %xmm3, %xmm4
+	vaddsd	0x42(%ecx), %xmm5, %xmm6
+
+	vaddss	%xmm0, %xmm1, %xmm2
+	vaddss	(%eax), %xmm3, %xmm4
+	vaddss	0x42(%ecx), %xmm5, %xmm6
+
+	vaddsubpd	%xmm0, %xmm1, %xmm2
+	vaddsubpd	(%eax), %xmm3, %xmm4
+	vaddsubpd	0x42(%ecx), %xmm5, %xmm6
+	vaddsubpd	%ymm0, %ymm1, %ymm2
+	vaddsubpd	(%ebx), %ymm3, %ymm4
+	vaddsubpd	0x42(%edx), %ymm5, %ymm6
+
+	vaddsubps	%xmm0, %xmm1, %xmm2
+	vaddsubps	(%eax), %xmm3, %xmm4
+	vaddsubps	0x42(%ecx), %xmm5, %xmm6
+	vaddsubps	%ymm0, %ymm1, %ymm2
+	vaddsubps	(%ebx), %ymm3, %ymm4
+	vaddsubps	0x42(%edx), %ymm5, %ymm6
+
+	vaesdec	%xmm0, %xmm1, %xmm2
+	vaesdec	(%eax), %xmm3, %xmm4
+	vaesdec	0x42(%ecx), %xmm5, %xmm6
+
+	vaesdeclast	%xmm0, %xmm1, %xmm2
+	vaesdeclast	(%eax), %xmm3, %xmm4
+	vaesdeclast	0x42(%ecx), %xmm5, %xmm6
+
+	vaesenc	%xmm0, %xmm1, %xmm2
+	vaesenc	(%eax), %xmm3, %xmm4
+	vaesenc	0x42(%ecx), %xmm5, %xmm6
+
+	vaesenclast	%xmm0, %xmm1, %xmm2
+	vaesenclast	(%eax), %xmm3, %xmm4
+	vaesenclast	0x42(%ecx), %xmm5, %xmm6
+
+	vaesimc	%xmm0, %xmm1
+	vaesimc	(%esi), %xmm3
+	vaesimc	0x42(%edi), %xmm3
+
+	vaeskeygenassist	$0x42, %xmm0, %xmm1
+	vaeskeygenassist	$0x23, 	(%esi), %xmm3
+	vaeskeygenassist	$0x42, 0x42(%edi), %xmm3
+
+	vandnpd	%xmm0, %xmm1, %xmm2
+	vandnpd	(%eax), %xmm3, %xmm4
+	vandnpd	0x42(%ecx), %xmm5, %xmm6
+	vandnpd	%ymm0, %ymm1, %ymm2
+	vandnpd	(%ebx), %ymm3, %ymm4
+	vandnpd	0x42(%edx), %ymm5, %ymm6
+
+	vandnps	%xmm0, %xmm1, %xmm2
+	vandnps	(%eax), %xmm3, %xmm4
+	vandnps	0x42(%ecx), %xmm5, %xmm6
+	vandnps	%ymm0, %ymm1, %ymm2
+	vandnps	(%ebx), %ymm3, %ymm4
+	vandnps	0x42(%edx), %ymm5, %ymm6
+
+	vandpd	%xmm0, %xmm1, %xmm2
+	vandpd	(%eax), %xmm3, %xmm4
+	vandpd	0x42(%ecx), %xmm5, %xmm6
+	vandpd	%ymm0, %ymm1, %ymm2
+	vandpd	(%ebx), %ymm3, %ymm4
+	vandpd	0x42(%edx), %ymm5, %ymm6
+
+	vandps	%xmm0, %xmm1, %xmm2
+	vandps	(%eax), %xmm3, %xmm4
+	vandps	0x42(%ecx), %xmm5, %xmm6
+	vandps	%ymm0, %ymm1, %ymm2
+	vandps	(%ebx), %ymm3, %ymm4
+	vandps	0x42(%edx), %ymm5, %ymm6
+
+	vblendpd	$0x48, %xmm3, %xmm5, %xmm7
+	vblendpd	$0x48, (%ebx), %xmm2, %xmm4
+	vblendpd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vblendpd	$0x48, %ymm3, %ymm5, %ymm7
+	vblendpd	$0x48, (%ebx), %ymm2, %ymm4
+	vblendpd	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vblendps	$0x48, %xmm3, %xmm5, %xmm7
+	vblendps	$0x48, (%ebx), %xmm2, %xmm4
+	vblendps	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vblendps	$0x48, %ymm3, %ymm5, %ymm7
+	vblendps	$0x48, (%ebx), %ymm2, %ymm4
+	vblendps	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vblendvpd	%xmm0, %xmm1, %xmm2, %xmm3
+	vblendvpd	%xmm0, (%eax), %xmm2, %xmm3
+	vblendvpd	%xmm0, 0x10(%ebx), %xmm2, %xmm3
+	vblendvpd	%ymm0, %ymm1, %ymm2, %ymm3
+	vblendvpd	%ymm0, (%eax), %ymm2, %ymm3
+	vblendvpd	%ymm0, 0x10(%ebx), %ymm2, %ymm3
+
+	vblendvps	%xmm0, %xmm1, %xmm2, %xmm3
+	vblendvps	%xmm0, (%eax), %xmm2, %xmm3
+	vblendvps	%xmm0, 0x10(%ebx), %xmm2, %xmm3
+	vblendvps	%ymm0, %ymm1, %ymm2, %ymm3
+	vblendvps	%ymm0, (%eax), %ymm2, %ymm3
+	vblendvps	%ymm0, 0x10(%ebx), %ymm2, %ymm3
+
+	vbroadcastf128	(%eax), %ymm0
+	vbroadcastf128	0x42(%eax), %ymm0
+
+	vbroadcastsd	(%eax), %ymm0
+	vbroadcastsd	0x42(%eax), %ymm0
+
+	vbroadcastss	(%eax), %ymm0
+	vbroadcastss	0x42(%eax), %ymm0
+
+	vcmpeq_ospd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ospd	(%eax), %xmm3, %xmm4
+	vcmpeq_ospd	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_ospd	%ymm0, %ymm1, %ymm2
+	vcmpeq_ospd	(%ebx), %ymm3, %ymm4
+	vcmpeq_ospd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_osps	%xmm0, %xmm1, %xmm2
+	vcmpeq_osps	(%eax), %xmm3, %xmm4
+	vcmpeq_osps	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_osps	%ymm0, %ymm1, %ymm2
+	vcmpeq_osps	(%ebx), %ymm3, %ymm4
+	vcmpeq_osps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_ossd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ossd	(%eax), %xmm3, %xmm4
+	vcmpeq_ossd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeq_osss	%xmm0, %xmm1, %xmm2
+	vcmpeq_osss	(%eax), %xmm3, %xmm4
+	vcmpeq_osss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeq_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqpd	(%eax), %xmm3, %xmm4
+	vcmpeq_uqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpeq_uqpd	(%ebx), %ymm3, %ymm4
+	vcmpeq_uqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_uqps	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqps	(%eax), %xmm3, %xmm4
+	vcmpeq_uqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_uqps	%ymm0, %ymm1, %ymm2
+	vcmpeq_uqps	(%ebx), %ymm3, %ymm4
+	vcmpeq_uqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqsd	(%eax), %xmm3, %xmm4
+	vcmpeq_uqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeq_uqss	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqss	(%eax), %xmm3, %xmm4
+	vcmpeq_uqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeq_uspd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uspd	(%eax), %xmm3, %xmm4
+	vcmpeq_uspd	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_uspd	%ymm0, %ymm1, %ymm2
+	vcmpeq_uspd	(%ebx), %ymm3, %ymm4
+	vcmpeq_uspd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_usps	%xmm0, %xmm1, %xmm2
+	vcmpeq_usps	(%eax), %xmm3, %xmm4
+	vcmpeq_usps	0x42(%ecx), %xmm5, %xmm6
+	vcmpeq_usps	%ymm0, %ymm1, %ymm2
+	vcmpeq_usps	(%ebx), %ymm3, %ymm4
+	vcmpeq_usps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeq_ussd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ussd	(%eax), %xmm3, %xmm4
+	vcmpeq_ussd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeq_usss	%xmm0, %xmm1, %xmm2
+	vcmpeq_usss	(%eax), %xmm3, %xmm4
+	vcmpeq_usss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeqpd	%xmm0, %xmm1, %xmm2
+	vcmpeqpd	(%eax), %xmm3, %xmm4
+	vcmpeqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpeqpd	%ymm0, %ymm1, %ymm2
+	vcmpeqpd	(%ebx), %ymm3, %ymm4
+	vcmpeqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeqps	%xmm0, %xmm1, %xmm2
+	vcmpeqps	(%eax), %xmm3, %xmm4
+	vcmpeqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpeqps	%ymm0, %ymm1, %ymm2
+	vcmpeqps	(%ebx), %ymm3, %ymm4
+	vcmpeqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpeqsd	%xmm0, %xmm1, %xmm2
+	vcmpeqsd	(%eax), %xmm3, %xmm4
+	vcmpeqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpeqss	%xmm0, %xmm1, %xmm2
+	vcmpeqss	(%eax), %xmm3, %xmm4
+	vcmpeqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpfalse_ospd	%xmm0, %xmm1, %xmm2
+	vcmpfalse_ospd	(%eax), %xmm3, %xmm4
+	vcmpfalse_ospd	0x42(%ecx), %xmm5, %xmm6
+	vcmpfalse_ospd	%ymm0, %ymm1, %ymm2
+	vcmpfalse_ospd	(%ebx), %ymm3, %ymm4
+	vcmpfalse_ospd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpfalse_osps	%xmm0, %xmm1, %xmm2
+	vcmpfalse_osps	(%eax), %xmm3, %xmm4
+	vcmpfalse_osps	0x42(%ecx), %xmm5, %xmm6
+	vcmpfalse_osps	%ymm0, %ymm1, %ymm2
+	vcmpfalse_osps	(%ebx), %ymm3, %ymm4
+	vcmpfalse_osps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpfalse_ossd	%xmm0, %xmm1, %xmm2
+	vcmpfalse_ossd	(%eax), %xmm3, %xmm4
+	vcmpfalse_ossd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpfalse_osss	%xmm0, %xmm1, %xmm2
+	vcmpfalse_osss	(%eax), %xmm3, %xmm4
+	vcmpfalse_osss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpfalsepd	%xmm0, %xmm1, %xmm2
+	vcmpfalsepd	(%eax), %xmm3, %xmm4
+	vcmpfalsepd	0x42(%ecx), %xmm5, %xmm6
+	vcmpfalsepd	%ymm0, %ymm1, %ymm2
+	vcmpfalsepd	(%ebx), %ymm3, %ymm4
+	vcmpfalsepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpfalseps	%xmm0, %xmm1, %xmm2
+	vcmpfalseps	(%eax), %xmm3, %xmm4
+	vcmpfalseps	0x42(%ecx), %xmm5, %xmm6
+	vcmpfalseps	%ymm0, %ymm1, %ymm2
+	vcmpfalseps	(%ebx), %ymm3, %ymm4
+	vcmpfalseps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpfalsesd	%xmm0, %xmm1, %xmm2
+	vcmpfalsesd	(%eax), %xmm3, %xmm4
+	vcmpfalsesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpfalsess	%xmm0, %xmm1, %xmm2
+	vcmpfalsess	(%eax), %xmm3, %xmm4
+	vcmpfalsess	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpge_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpge_oqpd	(%eax), %xmm3, %xmm4
+	vcmpge_oqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpge_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpge_oqpd	(%ebx), %ymm3, %ymm4
+	vcmpge_oqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpge_oqps	%xmm0, %xmm1, %xmm2
+	vcmpge_oqps	(%eax), %xmm3, %xmm4
+	vcmpge_oqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpge_oqps	%ymm0, %ymm1, %ymm2
+	vcmpge_oqps	(%ebx), %ymm3, %ymm4
+	vcmpge_oqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpge_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpge_oqsd	(%eax), %xmm3, %xmm4
+	vcmpge_oqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpge_oqss	%xmm0, %xmm1, %xmm2
+	vcmpge_oqss	(%eax), %xmm3, %xmm4
+	vcmpge_oqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgepd	%xmm0, %xmm1, %xmm2
+	vcmpgepd	(%eax), %xmm3, %xmm4
+	vcmpgepd	0x42(%ecx), %xmm5, %xmm6
+	vcmpgepd	%ymm0, %ymm1, %ymm2
+	vcmpgepd	(%ebx), %ymm3, %ymm4
+	vcmpgepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgeps	%xmm0, %xmm1, %xmm2
+	vcmpgeps	(%eax), %xmm3, %xmm4
+	vcmpgeps	0x42(%ecx), %xmm5, %xmm6
+	vcmpgeps	%ymm0, %ymm1, %ymm2
+	vcmpgeps	(%ebx), %ymm3, %ymm4
+	vcmpgeps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgesd	%xmm0, %xmm1, %xmm2
+	vcmpgesd	(%eax), %xmm3, %xmm4
+	vcmpgesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgess	%xmm0, %xmm1, %xmm2
+	vcmpgess	(%eax), %xmm3, %xmm4
+	vcmpgess	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgt_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqpd	(%eax), %xmm3, %xmm4
+	vcmpgt_oqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpgt_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpgt_oqpd	(%ebx), %ymm3, %ymm4
+	vcmpgt_oqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgt_oqps	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqps	(%eax), %xmm3, %xmm4
+	vcmpgt_oqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpgt_oqps	%ymm0, %ymm1, %ymm2
+	vcmpgt_oqps	(%ebx), %ymm3, %ymm4
+	vcmpgt_oqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgt_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqsd	(%eax), %xmm3, %xmm4
+	vcmpgt_oqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgt_oqss	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqss	(%eax), %xmm3, %xmm4
+	vcmpgt_oqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgtpd	%xmm0, %xmm1, %xmm2
+	vcmpgtpd	(%eax), %xmm3, %xmm4
+	vcmpgtpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpgtpd	%ymm0, %ymm1, %ymm2
+	vcmpgtpd	(%ebx), %ymm3, %ymm4
+	vcmpgtpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgtps	%xmm0, %xmm1, %xmm2
+	vcmpgtps	(%eax), %xmm3, %xmm4
+	vcmpgtps	0x42(%ecx), %xmm5, %xmm6
+	vcmpgtps	%ymm0, %ymm1, %ymm2
+	vcmpgtps	(%ebx), %ymm3, %ymm4
+	vcmpgtps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpgtsd	%xmm0, %xmm1, %xmm2
+	vcmpgtsd	(%eax), %xmm3, %xmm4
+	vcmpgtsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpgtss	%xmm0, %xmm1, %xmm2
+	vcmpgtss	(%eax), %xmm3, %xmm4
+	vcmpgtss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmple_oqpd	%xmm0, %xmm1, %xmm2
+	vcmple_oqpd	(%eax), %xmm3, %xmm4
+	vcmple_oqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmple_oqpd	%ymm0, %ymm1, %ymm2
+	vcmple_oqpd	(%ebx), %ymm3, %ymm4
+	vcmple_oqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmple_oqps	%xmm0, %xmm1, %xmm2
+	vcmple_oqps	(%eax), %xmm3, %xmm4
+	vcmple_oqps	0x42(%ecx), %xmm5, %xmm6
+	vcmple_oqps	%ymm0, %ymm1, %ymm2
+	vcmple_oqps	(%ebx), %ymm3, %ymm4
+	vcmple_oqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmple_oqsd	%xmm0, %xmm1, %xmm2
+	vcmple_oqsd	(%eax), %xmm3, %xmm4
+	vcmple_oqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmple_oqss	%xmm0, %xmm1, %xmm2
+	vcmple_oqss	(%eax), %xmm3, %xmm4
+	vcmple_oqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmplepd	%xmm0, %xmm1, %xmm2
+	vcmplepd	(%eax), %xmm3, %xmm4
+	vcmplepd	0x42(%ecx), %xmm5, %xmm6
+	vcmplepd	%ymm0, %ymm1, %ymm2
+	vcmplepd	(%ebx), %ymm3, %ymm4
+	vcmplepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpleps	%xmm0, %xmm1, %xmm2
+	vcmpleps	(%eax), %xmm3, %xmm4
+	vcmpleps	0x42(%ecx), %xmm5, %xmm6
+	vcmpleps	%ymm0, %ymm1, %ymm2
+	vcmpleps	(%ebx), %ymm3, %ymm4
+	vcmpleps	0x42(%edx), %ymm5, %ymm6
+
+	vcmplesd	%xmm0, %xmm1, %xmm2
+	vcmplesd	(%eax), %xmm3, %xmm4
+	vcmplesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpless	%xmm0, %xmm1, %xmm2
+	vcmpless	(%eax), %xmm3, %xmm4
+	vcmpless	0x42(%ecx), %xmm5, %xmm6
+
+	vcmplt_oqpd	%xmm0, %xmm1, %xmm2
+	vcmplt_oqpd	(%eax), %xmm3, %xmm4
+	vcmplt_oqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmplt_oqpd	%ymm0, %ymm1, %ymm2
+	vcmplt_oqpd	(%ebx), %ymm3, %ymm4
+	vcmplt_oqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmplt_oqps	%xmm0, %xmm1, %xmm2
+	vcmplt_oqps	(%eax), %xmm3, %xmm4
+	vcmplt_oqps	0x42(%ecx), %xmm5, %xmm6
+	vcmplt_oqps	%ymm0, %ymm1, %ymm2
+	vcmplt_oqps	(%ebx), %ymm3, %ymm4
+	vcmplt_oqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmplt_oqsd	%xmm0, %xmm1, %xmm2
+	vcmplt_oqsd	(%eax), %xmm3, %xmm4
+	vcmplt_oqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmplt_oqss	%xmm0, %xmm1, %xmm2
+	vcmplt_oqss	(%eax), %xmm3, %xmm4
+	vcmplt_oqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpltpd	%xmm0, %xmm1, %xmm2
+	vcmpltpd	(%eax), %xmm3, %xmm4
+	vcmpltpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpltpd	%ymm0, %ymm1, %ymm2
+	vcmpltpd	(%ebx), %ymm3, %ymm4
+	vcmpltpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpltps	%xmm0, %xmm1, %xmm2
+	vcmpltps	(%eax), %xmm3, %xmm4
+	vcmpltps	0x42(%ecx), %xmm5, %xmm6
+	vcmpltps	%ymm0, %ymm1, %ymm2
+	vcmpltps	(%ebx), %ymm3, %ymm4
+	vcmpltps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpltsd	%xmm0, %xmm1, %xmm2
+	vcmpltsd	(%eax), %xmm3, %xmm4
+	vcmpltsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpltss	%xmm0, %xmm1, %xmm2
+	vcmpltss	(%eax), %xmm3, %xmm4
+	vcmpltss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqpd	(%eax), %xmm3, %xmm4
+	vcmpneq_oqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpneq_oqpd	(%ebx), %ymm3, %ymm4
+	vcmpneq_oqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_oqps	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqps	(%eax), %xmm3, %xmm4
+	vcmpneq_oqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_oqps	%ymm0, %ymm1, %ymm2
+	vcmpneq_oqps	(%ebx), %ymm3, %ymm4
+	vcmpneq_oqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqsd	(%eax), %xmm3, %xmm4
+	vcmpneq_oqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_oqss	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqss	(%eax), %xmm3, %xmm4
+	vcmpneq_oqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_ospd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ospd	(%eax), %xmm3, %xmm4
+	vcmpneq_ospd	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_ospd	%ymm0, %ymm1, %ymm2
+	vcmpneq_ospd	(%ebx), %ymm3, %ymm4
+	vcmpneq_ospd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_osps	%xmm0, %xmm1, %xmm2
+	vcmpneq_osps	(%eax), %xmm3, %xmm4
+	vcmpneq_osps	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_osps	%ymm0, %ymm1, %ymm2
+	vcmpneq_osps	(%ebx), %ymm3, %ymm4
+	vcmpneq_osps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_ossd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ossd	(%eax), %xmm3, %xmm4
+	vcmpneq_ossd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_osss	%xmm0, %xmm1, %xmm2
+	vcmpneq_osss	(%eax), %xmm3, %xmm4
+	vcmpneq_osss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_uspd	%xmm0, %xmm1, %xmm2
+	vcmpneq_uspd	(%eax), %xmm3, %xmm4
+	vcmpneq_uspd	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_uspd	%ymm0, %ymm1, %ymm2
+	vcmpneq_uspd	(%ebx), %ymm3, %ymm4
+	vcmpneq_uspd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_usps	%xmm0, %xmm1, %xmm2
+	vcmpneq_usps	(%eax), %xmm3, %xmm4
+	vcmpneq_usps	0x42(%ecx), %xmm5, %xmm6
+	vcmpneq_usps	%ymm0, %ymm1, %ymm2
+	vcmpneq_usps	(%ebx), %ymm3, %ymm4
+	vcmpneq_usps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneq_ussd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ussd	(%eax), %xmm3, %xmm4
+	vcmpneq_ussd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneq_usss	%xmm0, %xmm1, %xmm2
+	vcmpneq_usss	(%eax), %xmm3, %xmm4
+	vcmpneq_usss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneqpd	%xmm0, %xmm1, %xmm2
+	vcmpneqpd	(%eax), %xmm3, %xmm4
+	vcmpneqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpneqpd	%ymm0, %ymm1, %ymm2
+	vcmpneqpd	(%ebx), %ymm3, %ymm4
+	vcmpneqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneqps	%xmm0, %xmm1, %xmm2
+	vcmpneqps	(%eax), %xmm3, %xmm4
+	vcmpneqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpneqps	%ymm0, %ymm1, %ymm2
+	vcmpneqps	(%ebx), %ymm3, %ymm4
+	vcmpneqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpneqsd	%xmm0, %xmm1, %xmm2
+	vcmpneqsd	(%eax), %xmm3, %xmm4
+	vcmpneqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpneqss	%xmm0, %xmm1, %xmm2
+	vcmpneqss	(%eax), %xmm3, %xmm4
+	vcmpneqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnge_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqpd	(%eax), %xmm3, %xmm4
+	vcmpnge_uqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpnge_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnge_uqpd	(%ebx), %ymm3, %ymm4
+	vcmpnge_uqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnge_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqps	(%eax), %xmm3, %xmm4
+	vcmpnge_uqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpnge_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnge_uqps	(%ebx), %ymm3, %ymm4
+	vcmpnge_uqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnge_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqsd	(%eax), %xmm3, %xmm4
+	vcmpnge_uqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnge_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqss	(%eax), %xmm3, %xmm4
+	vcmpnge_uqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngepd	%xmm0, %xmm1, %xmm2
+	vcmpngepd	(%eax), %xmm3, %xmm4
+	vcmpngepd	0x42(%ecx), %xmm5, %xmm6
+	vcmpngepd	%ymm0, %ymm1, %ymm2
+	vcmpngepd	(%ebx), %ymm3, %ymm4
+	vcmpngepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngeps	%xmm0, %xmm1, %xmm2
+	vcmpngeps	(%eax), %xmm3, %xmm4
+	vcmpngeps	0x42(%ecx), %xmm5, %xmm6
+	vcmpngeps	%ymm0, %ymm1, %ymm2
+	vcmpngeps	(%ebx), %ymm3, %ymm4
+	vcmpngeps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngesd	%xmm0, %xmm1, %xmm2
+	vcmpngesd	(%eax), %xmm3, %xmm4
+	vcmpngesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngess	%xmm0, %xmm1, %xmm2
+	vcmpngess	(%eax), %xmm3, %xmm4
+	vcmpngess	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngt_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqpd	(%eax), %xmm3, %xmm4
+	vcmpngt_uqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpngt_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpngt_uqpd	(%ebx), %ymm3, %ymm4
+	vcmpngt_uqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngt_uqps	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqps	(%eax), %xmm3, %xmm4
+	vcmpngt_uqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpngt_uqps	%ymm0, %ymm1, %ymm2
+	vcmpngt_uqps	(%ebx), %ymm3, %ymm4
+	vcmpngt_uqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngt_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqsd	(%eax), %xmm3, %xmm4
+	vcmpngt_uqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngt_uqss	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqss	(%eax), %xmm3, %xmm4
+	vcmpngt_uqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngtpd	%xmm0, %xmm1, %xmm2
+	vcmpngtpd	(%eax), %xmm3, %xmm4
+	vcmpngtpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpngtpd	%ymm0, %ymm1, %ymm2
+	vcmpngtpd	(%ebx), %ymm3, %ymm4
+	vcmpngtpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngtps	%xmm0, %xmm1, %xmm2
+	vcmpngtps	(%eax), %xmm3, %xmm4
+	vcmpngtps	0x42(%ecx), %xmm5, %xmm6
+	vcmpngtps	%ymm0, %ymm1, %ymm2
+	vcmpngtps	(%ebx), %ymm3, %ymm4
+	vcmpngtps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpngtsd	%xmm0, %xmm1, %xmm2
+	vcmpngtsd	(%eax), %xmm3, %xmm4
+	vcmpngtsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpngtss	%xmm0, %xmm1, %xmm2
+	vcmpngtss	(%eax), %xmm3, %xmm4
+	vcmpngtss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnle_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqpd	(%eax), %xmm3, %xmm4
+	vcmpnle_uqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpnle_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnle_uqpd	(%ebx), %ymm3, %ymm4
+	vcmpnle_uqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnle_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqps	(%eax), %xmm3, %xmm4
+	vcmpnle_uqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpnle_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnle_uqps	(%ebx), %ymm3, %ymm4
+	vcmpnle_uqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnle_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqsd	(%eax), %xmm3, %xmm4
+	vcmpnle_uqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnle_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqss	(%eax), %xmm3, %xmm4
+	vcmpnle_uqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnlepd	%xmm0, %xmm1, %xmm2
+	vcmpnlepd	(%eax), %xmm3, %xmm4
+	vcmpnlepd	0x42(%ecx), %xmm5, %xmm6
+	vcmpnlepd	%ymm0, %ymm1, %ymm2
+	vcmpnlepd	(%ebx), %ymm3, %ymm4
+	vcmpnlepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnleps	%xmm0, %xmm1, %xmm2
+	vcmpnleps	(%eax), %xmm3, %xmm4
+	vcmpnleps	0x42(%ecx), %xmm5, %xmm6
+	vcmpnleps	%ymm0, %ymm1, %ymm2
+	vcmpnleps	(%ebx), %ymm3, %ymm4
+	vcmpnleps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnlesd	%xmm0, %xmm1, %xmm2
+	vcmpnlesd	(%eax), %xmm3, %xmm4
+	vcmpnlesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnless	%xmm0, %xmm1, %xmm2
+	vcmpnless	(%eax), %xmm3, %xmm4
+	vcmpnless	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnlt_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqpd	(%eax), %xmm3, %xmm4
+	vcmpnlt_uqpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpnlt_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnlt_uqpd	(%ebx), %ymm3, %ymm4
+	vcmpnlt_uqpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnlt_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqps	(%eax), %xmm3, %xmm4
+	vcmpnlt_uqps	0x42(%ecx), %xmm5, %xmm6
+	vcmpnlt_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnlt_uqps	(%ebx), %ymm3, %ymm4
+	vcmpnlt_uqps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnlt_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqsd	(%eax), %xmm3, %xmm4
+	vcmpnlt_uqsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnlt_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqss	(%eax), %xmm3, %xmm4
+	vcmpnlt_uqss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnltpd	%xmm0, %xmm1, %xmm2
+	vcmpnltpd	(%eax), %xmm3, %xmm4
+	vcmpnltpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpnltpd	%ymm0, %ymm1, %ymm2
+	vcmpnltpd	(%ebx), %ymm3, %ymm4
+	vcmpnltpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnltps	%xmm0, %xmm1, %xmm2
+	vcmpnltps	(%eax), %xmm3, %xmm4
+	vcmpnltps	0x42(%ecx), %xmm5, %xmm6
+	vcmpnltps	%ymm0, %ymm1, %ymm2
+	vcmpnltps	(%ebx), %ymm3, %ymm4
+	vcmpnltps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpnltsd	%xmm0, %xmm1, %xmm2
+	vcmpnltsd	(%eax), %xmm3, %xmm4
+	vcmpnltsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpnltss	%xmm0, %xmm1, %xmm2
+	vcmpnltss	(%eax), %xmm3, %xmm4
+	vcmpnltss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpord_spd	%xmm0, %xmm1, %xmm2
+	vcmpord_spd	(%eax), %xmm3, %xmm4
+	vcmpord_spd	0x42(%ecx), %xmm5, %xmm6
+	vcmpord_spd	%ymm0, %ymm1, %ymm2
+	vcmpord_spd	(%ebx), %ymm3, %ymm4
+	vcmpord_spd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpord_sps	%xmm0, %xmm1, %xmm2
+	vcmpord_sps	(%eax), %xmm3, %xmm4
+	vcmpord_sps	0x42(%ecx), %xmm5, %xmm6
+	vcmpord_sps	%ymm0, %ymm1, %ymm2
+	vcmpord_sps	(%ebx), %ymm3, %ymm4
+	vcmpord_sps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpord_ssd	%xmm0, %xmm1, %xmm2
+	vcmpord_ssd	(%eax), %xmm3, %xmm4
+	vcmpord_ssd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpord_sss	%xmm0, %xmm1, %xmm2
+	vcmpord_sss	(%eax), %xmm3, %xmm4
+	vcmpord_sss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpordpd	%xmm0, %xmm1, %xmm2
+	vcmpordpd	(%eax), %xmm3, %xmm4
+	vcmpordpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpordpd	%ymm0, %ymm1, %ymm2
+	vcmpordpd	(%ebx), %ymm3, %ymm4
+	vcmpordpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpordps	%xmm0, %xmm1, %xmm2
+	vcmpordps	(%eax), %xmm3, %xmm4
+	vcmpordps	0x42(%ecx), %xmm5, %xmm6
+	vcmpordps	%ymm0, %ymm1, %ymm2
+	vcmpordps	(%ebx), %ymm3, %ymm4
+	vcmpordps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpordsd	%xmm0, %xmm1, %xmm2
+	vcmpordsd	(%eax), %xmm3, %xmm4
+	vcmpordsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpordss	%xmm0, %xmm1, %xmm2
+	vcmpordss	(%eax), %xmm3, %xmm4
+	vcmpordss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmppd	$0x48, %xmm3, %xmm5, %xmm7
+	vcmppd	$0x48, (%ebx), %xmm2, %xmm4
+	vcmppd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vcmppd	$0x48, %ymm3, %ymm5, %ymm7
+	vcmppd	$0x48, (%ebx), %ymm2, %ymm4
+	vcmppd	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vcmpps	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpps	$0x48, (%ebx), %xmm2, %xmm4
+	vcmpps	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vcmpps	$0x48, %ymm3, %ymm5, %ymm7
+	vcmpps	$0x48, (%ebx), %ymm2, %ymm4
+	vcmpps	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vcmpsd	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpsd	$0x48, (%ebx), %xmm2, %xmm4
+	vcmpsd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vcmpss	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpss	$0x48, (%ebx), %xmm2, %xmm4
+	vcmpss	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vcmptrue_uspd	%xmm0, %xmm1, %xmm2
+	vcmptrue_uspd	(%eax), %xmm3, %xmm4
+	vcmptrue_uspd	0x42(%ecx), %xmm5, %xmm6
+	vcmptrue_uspd	%ymm0, %ymm1, %ymm2
+	vcmptrue_uspd	(%ebx), %ymm3, %ymm4
+	vcmptrue_uspd	0x42(%edx), %ymm5, %ymm6
+
+	vcmptrue_usps	%xmm0, %xmm1, %xmm2
+	vcmptrue_usps	(%eax), %xmm3, %xmm4
+	vcmptrue_usps	0x42(%ecx), %xmm5, %xmm6
+	vcmptrue_usps	%ymm0, %ymm1, %ymm2
+	vcmptrue_usps	(%ebx), %ymm3, %ymm4
+	vcmptrue_usps	0x42(%edx), %ymm5, %ymm6
+
+	vcmptrue_ussd	%xmm0, %xmm1, %xmm2
+	vcmptrue_ussd	(%eax), %xmm3, %xmm4
+	vcmptrue_ussd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmptrue_usss	%xmm0, %xmm1, %xmm2
+	vcmptrue_usss	(%eax), %xmm3, %xmm4
+	vcmptrue_usss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmptruepd	%xmm0, %xmm1, %xmm2
+	vcmptruepd	(%eax), %xmm3, %xmm4
+	vcmptruepd	0x42(%ecx), %xmm5, %xmm6
+	vcmptruepd	%ymm0, %ymm1, %ymm2
+	vcmptruepd	(%ebx), %ymm3, %ymm4
+	vcmptruepd	0x42(%edx), %ymm5, %ymm6
+
+	vcmptrueps	%xmm0, %xmm1, %xmm2
+	vcmptrueps	(%eax), %xmm3, %xmm4
+	vcmptrueps	0x42(%ecx), %xmm5, %xmm6
+	vcmptrueps	%ymm0, %ymm1, %ymm2
+	vcmptrueps	(%ebx), %ymm3, %ymm4
+	vcmptrueps	0x42(%edx), %ymm5, %ymm6
+
+	vcmptruesd	%xmm0, %xmm1, %xmm2
+	vcmptruesd	(%eax), %xmm3, %xmm4
+	vcmptruesd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmptruess	%xmm0, %xmm1, %xmm2
+	vcmptruess	(%eax), %xmm3, %xmm4
+	vcmptruess	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpunord_spd	%xmm0, %xmm1, %xmm2
+	vcmpunord_spd	(%eax), %xmm3, %xmm4
+	vcmpunord_spd	0x42(%ecx), %xmm5, %xmm6
+	vcmpunord_spd	%ymm0, %ymm1, %ymm2
+	vcmpunord_spd	(%ebx), %ymm3, %ymm4
+	vcmpunord_spd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpunord_sps	%xmm0, %xmm1, %xmm2
+	vcmpunord_sps	(%eax), %xmm3, %xmm4
+	vcmpunord_sps	0x42(%ecx), %xmm5, %xmm6
+	vcmpunord_sps	%ymm0, %ymm1, %ymm2
+	vcmpunord_sps	(%ebx), %ymm3, %ymm4
+	vcmpunord_sps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpunord_ssd	%xmm0, %xmm1, %xmm2
+	vcmpunord_ssd	(%eax), %xmm3, %xmm4
+	vcmpunord_ssd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpunord_sss	%xmm0, %xmm1, %xmm2
+	vcmpunord_sss	(%eax), %xmm3, %xmm4
+	vcmpunord_sss	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpunordpd	%xmm0, %xmm1, %xmm2
+	vcmpunordpd	(%eax), %xmm3, %xmm4
+	vcmpunordpd	0x42(%ecx), %xmm5, %xmm6
+	vcmpunordpd	%ymm0, %ymm1, %ymm2
+	vcmpunordpd	(%ebx), %ymm3, %ymm4
+	vcmpunordpd	0x42(%edx), %ymm5, %ymm6
+
+	vcmpunordps	%xmm0, %xmm1, %xmm2
+	vcmpunordps	(%eax), %xmm3, %xmm4
+	vcmpunordps	0x42(%ecx), %xmm5, %xmm6
+	vcmpunordps	%ymm0, %ymm1, %ymm2
+	vcmpunordps	(%ebx), %ymm3, %ymm4
+	vcmpunordps	0x42(%edx), %ymm5, %ymm6
+
+	vcmpunordsd	%xmm0, %xmm1, %xmm2
+	vcmpunordsd	(%eax), %xmm3, %xmm4
+	vcmpunordsd	0x42(%ecx), %xmm5, %xmm6
+
+	vcmpunordss	%xmm0, %xmm1, %xmm2
+	vcmpunordss	(%eax), %xmm3, %xmm4
+	vcmpunordss	0x42(%ecx), %xmm5, %xmm6
+
+	vcomisd	%xmm0, %xmm1
+	vcomisd	(%esi), %xmm3
+	vcomisd	0x42(%edi), %xmm3
+
+	vcomiss	%xmm0, %xmm1
+	vcomiss	(%esi), %xmm3
+	vcomiss	0x42(%edi), %xmm3
+
+	vcvtdq2pd	%xmm0, %xmm1
+	vcvtdq2pd	(%esi), %xmm3
+	vcvtdq2pd	0x42(%edi), %xmm3
+	vcvtdq2pd	%xmm7, %ymm6
+	vcvtdq2pd	(%ebp), %ymm4
+	vcvtdq2pd	0x42(%esp), %ymm4
+
+	vcvtdq2ps	%xmm0, %xmm1
+	vcvtdq2ps	(%esi), %xmm3
+	vcvtdq2ps	0x42(%edi), %xmm3
+	vcvtdq2ps	%ymm7, %ymm6
+	vcvtdq2ps	(%ebp), %ymm4
+	vcvtdq2ps	0x42(%esp), %ymm4
+
+	vcvtpd2dq	%ymm6, %xmm3
+
+	vcvtpd2dqx	%xmm0, %xmm1
+	vcvtpd2dqx	(%esi), %xmm3
+	vcvtpd2dqx	0x42(%edi), %xmm3
+
+	vcvtpd2dqy	%ymm7, %xmm6
+	vcvtpd2dqy	(%ebp), %xmm4
+	vcvtpd2dqy	0x42(%esp), %xmm4
+
+	vcvtpd2ps	%ymm6, %xmm3
+
+	vcvtpd2psx	%xmm0, %xmm1
+	vcvtpd2psx	(%esi), %xmm3
+	vcvtpd2psx	0x42(%edi), %xmm3
+
+	vcvtpd2psy	%ymm7, %xmm6
+	vcvtpd2psy	(%ebp), %xmm4
+	vcvtpd2psy	0x42(%esp), %xmm4
+
+	vcvtps2dq	%xmm0, %xmm1
+	vcvtps2dq	(%esi), %xmm3
+	vcvtps2dq	0x42(%edi), %xmm3
+	vcvtps2dq	%ymm7, %ymm6
+	vcvtps2dq	(%ebp), %ymm4
+	vcvtps2dq	0x42(%esp), %ymm4
+
+	vcvtps2pd	%xmm0, %xmm1
+	vcvtps2pd	(%esi), %xmm3
+	vcvtps2pd	0x42(%edi), %xmm3
+	vcvtps2pd	%xmm7, %ymm6
+	vcvtps2pd	(%ebp), %ymm4
+	vcvtps2pd	0x42(%esp), %ymm4
+
+	vcvtsd2si	%xmm6, %eax
+	vcvtsd2si	(%ebx), %eax
+	vcvtsd2si	0x24(%ebx), %eax
+
+	vcvtsd2ss	%xmm0, %xmm1, %xmm2
+	vcvtsd2ss	(%eax), %xmm3, %xmm4
+	vcvtsd2ss	0x42(%ecx), %xmm5, %xmm6
+
+	vcvtss2sd	%xmm0, %xmm1, %xmm2
+	vcvtss2sd	(%eax), %xmm3, %xmm4
+	vcvtss2sd	0x42(%ecx), %xmm5, %xmm6
+
+	vcvtss2si	%xmm6, %eax
+	vcvtss2si	(%ebx), %eax
+	vcvtss2si	0x24(%ebx), %eax
+
+	vcvttpd2dq	%xmm0, %xmm5
+
+	vcvttpd2dqx	%xmm0, %xmm1
+	vcvttpd2dqx	(%esi), %xmm3
+	vcvttpd2dqx	0x42(%edi), %xmm3
+
+	vcvttpd2dqy	%ymm7, %xmm6
+	vcvttpd2dqy	(%ebp), %xmm4
+	vcvttpd2dqy	0x42(%esp), %xmm4
+
+	vcvttps2dq	%xmm0, %xmm1
+	vcvttps2dq	(%esi), %xmm3
+	vcvttps2dq	0x42(%edi), %xmm3
+	vcvttps2dq	%ymm7, %ymm6
+	vcvttps2dq	(%ebp), %ymm4
+	vcvttps2dq	0x42(%esp), %ymm4
+
+	vcvttsd2si	%xmm6, %eax
+	vcvttsd2si	(%ebx), %eax
+	vcvttsd2si	0x24(%ebx), %eax
+
+	vcvttss2si	%xmm6, %eax
+	vcvttss2si	(%ebx), %eax
+	vcvttss2si	0x24(%ebx), %eax
+
+	vdivpd	%xmm0, %xmm1, %xmm2
+	vdivpd	(%eax), %xmm3, %xmm4
+	vdivpd	0x42(%ecx), %xmm5, %xmm6
+	vdivpd	%ymm0, %ymm1, %ymm2
+	vdivpd	(%ebx), %ymm3, %ymm4
+	vdivpd	0x42(%edx), %ymm5, %ymm6
+
+	vdivps	%xmm0, %xmm1, %xmm2
+	vdivps	(%eax), %xmm3, %xmm4
+	vdivps	0x42(%ecx), %xmm5, %xmm6
+	vdivps	%ymm0, %ymm1, %ymm2
+	vdivps	(%ebx), %ymm3, %ymm4
+	vdivps	0x42(%edx), %ymm5, %ymm6
+
+	vdivsd	%xmm0, %xmm1, %xmm2
+	vdivsd	(%eax), %xmm3, %xmm4
+	vdivsd	0x42(%ecx), %xmm5, %xmm6
+
+	vdivss	%xmm0, %xmm1, %xmm2
+	vdivss	(%eax), %xmm3, %xmm4
+	vdivss	0x42(%ecx), %xmm5, %xmm6
+
+	vdppd	$0x48, %xmm3, %xmm5, %xmm7
+	vdppd	$0x48, (%ebx), %xmm2, %xmm4
+	vdppd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vdpps	$0x48, %xmm3, %xmm5, %xmm7
+	vdpps	$0x48, (%ebx), %xmm2, %xmm4
+	vdpps	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vdpps	$0x48, %ymm3, %ymm5, %ymm7
+	vdpps	$0x48, (%ebx), %ymm2, %ymm4
+	vdpps	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vextractf128	$0x30, %ymm0, %xmm1
+	vextractf128	$0x30, %ymm0, (%ecx)
+	vextractf128	$0x30, %ymm0, 0x24(%edx)
+
+	vextractps	$0x30, %xmm0, %eax
+	vextractps	$0x30, %xmm0, (%ecx)
+	vextractps	$0x30, %xmm0, 0x24(%edx)
+
+	vhaddpd	%xmm0, %xmm1, %xmm2
+	vhaddpd	(%eax), %xmm3, %xmm4
+	vhaddpd	0x42(%ecx), %xmm5, %xmm6
+	vhaddpd	%ymm0, %ymm1, %ymm2
+	vhaddpd	(%ebx), %ymm3, %ymm4
+	vhaddpd	0x42(%edx), %ymm5, %ymm6
+
+	vhaddps	%xmm0, %xmm1, %xmm2
+	vhaddps	(%eax), %xmm3, %xmm4
+	vhaddps	0x42(%ecx), %xmm5, %xmm6
+	vhaddps	%ymm0, %ymm1, %ymm2
+	vhaddps	(%ebx), %ymm3, %ymm4
+	vhaddps	0x42(%edx), %ymm5, %ymm6
+
+	vhsubpd	%xmm0, %xmm1, %xmm2
+	vhsubpd	(%eax), %xmm3, %xmm4
+	vhsubpd	0x42(%ecx), %xmm5, %xmm6
+	vhsubpd	%ymm0, %ymm1, %ymm2
+	vhsubpd	(%ebx), %ymm3, %ymm4
+	vhsubpd	0x42(%edx), %ymm5, %ymm6
+
+	vhsubps	%xmm0, %xmm1, %xmm2
+	vhsubps	(%eax), %xmm3, %xmm4
+	vhsubps	0x42(%ecx), %xmm5, %xmm6
+	vhsubps	%ymm0, %ymm1, %ymm2
+	vhsubps	(%ebx), %ymm3, %ymm4
+	vhsubps	0x42(%edx), %ymm5, %ymm6
+
+	vinsertf128	$0x48, %xmm3, %ymm5, %ymm7
+	vinsertf128	$0x48, (%ebx), %ymm2, %ymm4
+	vinsertf128	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vinsertps	$0x48, %xmm3, %xmm5, %xmm7
+	vinsertps	$0x48, (%ebx), %xmm2, %xmm4
+	vinsertps	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vlddqu	(%ebx), %xmm2
+	vlddqu	0x8(%ebx), %xmm1
+	vlddqu	(%ebx), %ymm2
+	vlddqu	0x8(%ebx), %ymm1
+
+	vldmxcsr	(%edx)
+	vldmxcsr	0x8(%edx)
+
+	vmaskmovdqu	%xmm0, %xmm5
+
+	vmaskmovpd	(%ebx), %xmm4, %xmm2
+	vmaskmovpd	0x8(%ebx), %xmm2, %xmm1
+
+	vmaskmovps	(%ebx), %ymm4, %ymm2
+	vmaskmovps	0x8(%ebx), %ymm3, %ymm1
+
+	vmaxpd	%xmm0, %xmm1, %xmm2
+	vmaxpd	(%eax), %xmm3, %xmm4
+	vmaxpd	0x42(%ecx), %xmm5, %xmm6
+	vmaxpd	%ymm0, %ymm1, %ymm2
+	vmaxpd	(%ebx), %ymm3, %ymm4
+	vmaxpd	0x42(%edx), %ymm5, %ymm6
+
+	vmaxps	%xmm0, %xmm1, %xmm2
+	vmaxps	(%eax), %xmm3, %xmm4
+	vmaxps	0x42(%ecx), %xmm5, %xmm6
+	vmaxps	%ymm0, %ymm1, %ymm2
+	vmaxps	(%ebx), %ymm3, %ymm4
+	vmaxps	0x42(%edx), %ymm5, %ymm6
+
+	vmaxsd	%xmm0, %xmm1, %xmm2
+	vmaxsd	(%eax), %xmm3, %xmm4
+	vmaxsd	0x42(%ecx), %xmm5, %xmm6
+
+	vmaxss	%xmm0, %xmm1, %xmm2
+	vmaxss	(%eax), %xmm3, %xmm4
+	vmaxss	0x42(%ecx), %xmm5, %xmm6
+
+	vminpd	%xmm0, %xmm1, %xmm2
+	vminpd	(%eax), %xmm3, %xmm4
+	vminpd	0x42(%ecx), %xmm5, %xmm6
+	vminpd	%ymm0, %ymm1, %ymm2
+	vminpd	(%ebx), %ymm3, %ymm4
+	vminpd	0x42(%edx), %ymm5, %ymm6
+
+	vminps	%xmm0, %xmm1, %xmm2
+	vminps	(%eax), %xmm3, %xmm4
+	vminps	0x42(%ecx), %xmm5, %xmm6
+	vminps	%ymm0, %ymm1, %ymm2
+	vminps	(%ebx), %ymm3, %ymm4
+	vminps	0x42(%edx), %ymm5, %ymm6
+
+	vminsd	%xmm0, %xmm1, %xmm2
+	vminsd	(%eax), %xmm3, %xmm4
+	vminsd	0x42(%ecx), %xmm5, %xmm6
+
+	vminss	%xmm0, %xmm1, %xmm2
+	vminss	(%eax), %xmm3, %xmm4
+	vminss	0x42(%ecx), %xmm5, %xmm6
+
+	vmovapd	%xmm0, %xmm1
+	vmovapd	(%esi), %xmm3
+	vmovapd	0x42(%edi), %xmm3
+	vmovapd	%ymm7, %ymm6
+	vmovapd	(%ebp), %ymm4
+	vmovapd	0x42(%esp), %ymm4
+	vmovapd	%xmm1, %xmm0
+	vmovapd	%xmm3, (%esi)
+	vmovapd	%xmm3, 0x42(%edi)
+	vmovapd	%ymm1, %ymm0
+	vmovapd	%ymm3, (%esi)
+	vmovapd	%ymm3, 0x42(%edi)
+
+	vmovaps	%xmm0, %xmm1
+	vmovaps	(%esi), %xmm3
+	vmovaps	0x42(%edi), %xmm3
+	vmovaps	%ymm7, %ymm6
+	vmovaps	(%ebp), %ymm4
+	vmovaps	0x42(%esp), %ymm4
+	vmovaps	%xmm1, %xmm0
+	vmovaps	%xmm3, (%esi)
+	vmovaps	%xmm3, 0x42(%edi)
+	vmovaps	%ymm1, %ymm0
+	vmovaps	%ymm3, (%esi)
+	vmovaps	%ymm3, 0x42(%edi)
+
+	vmovd	%eax, %xmm0
+	vmovd	(%eax), %xmm1
+	vmovd	0x14(%eax), %xmm1
+
+	vmovddup	%xmm0, %xmm1
+	vmovddup	(%esi), %xmm3
+	vmovddup	0x42(%edi), %xmm3
+	vmovddup	%ymm7, %ymm6
+	vmovddup	(%ebp), %ymm4
+	vmovddup	0x42(%esp), %ymm4
+
+	vmovdqa	%xmm0, %xmm1
+	vmovdqa	(%esi), %xmm3
+	vmovdqa	0x42(%edi), %xmm3
+	vmovdqa	%ymm7, %ymm6
+	vmovdqa	(%ebp), %ymm4
+	vmovdqa	0x42(%esp), %ymm4
+	vmovdqa	%xmm1, %xmm0
+	vmovdqa	%xmm3, (%esi)
+	vmovdqa	%xmm3, 0x42(%edi)
+	vmovdqa	%ymm1, %ymm0
+	vmovdqa	%ymm3, (%esi)
+	vmovdqa	%ymm3, 0x42(%edi)
+
+	vmovdqu	%xmm0, %xmm1
+	vmovdqu	(%esi), %xmm3
+	vmovdqu	0x42(%edi), %xmm3
+	vmovdqu	%ymm7, %ymm6
+	vmovdqu	(%ebp), %ymm4
+	vmovdqu	0x42(%esp), %ymm4
+	vmovdqu	%xmm1, %xmm0
+	vmovdqu	%xmm3, (%esi)
+	vmovdqu	%xmm3, 0x42(%edi)
+	vmovdqu	%ymm1, %ymm0
+	vmovdqu	%ymm3, (%esi)
+	vmovdqu	%ymm3, 0x42(%edi)
+
+	vmovhlps	%xmm0, %xmm2, %xmm4
+
+	vmovhpd	(%ebx), %xmm4, %xmm2
+	vmovhpd	0x8(%ebx), %xmm3, %xmm1
+	vmovhpd	%xmm3, (%esi)
+	vmovhpd	%xmm3, 0x42(%edi)
+
+	vmovhps	(%ebx), %xmm4, %xmm2
+	vmovhps	0x8(%ebx), %xmm3, %xmm1
+	vmovhps	%xmm3, (%esi)
+	vmovhps	%xmm3, 0x42(%edi)
+
+	vmovlhps	%xmm1, %xmm3, %xmm5
+
+	vmovlpd	(%ebx), %xmm4, %xmm2
+	vmovlpd	0x8(%ebx), %xmm3, %xmm1
+	vmovlpd	%xmm3, (%esi)
+	vmovlpd	%xmm3, 0x42(%edi)
+
+	vmovlps	(%ebx), %xmm4, %xmm2
+	vmovlps	0x8(%ebx), %xmm3, %xmm1
+	vmovlps	%xmm3, (%esi)
+	vmovlps	%xmm3, 0x42(%edi)
+
+	vmovmskpd	%xmm0, %eax
+	vmovmskpd	%ymm1, %ebx
+
+	vmovmskps	%xmm2, %ecx
+	vmovmskps	%ymm3, %edx
+
+	vmovntdq	%xmm5, (%edi)
+	vmovntdq	%xmm5, 0x24(%edi)
+	vmovntdq	%ymm6, (%esi)
+	vmovntdq	%ymm6, 0x24(%esi)
+
+	vmovntdqa	(%ebx), %xmm2
+	vmovntdqa	0x8(%ebx), %xmm1
+	vmovntdqa	(%ebx), %ymm2
+	vmovntdqa	0x8(%ebx), %ymm1
+
+	vmovntpd	%xmm3, (%esi)
+	vmovntpd	%xmm3, 0x42(%edi)
+	vmovntpd	%ymm3, (%esi)
+	vmovntpd	%ymm3, 0x42(%edi)
+
+	vmovntps	%xmm3, (%esi)
+	vmovntps	%xmm3, 0x42(%edi)
+	vmovntps	%ymm3, (%esi)
+	vmovntps	%ymm3, 0x42(%edi)
+
+	vmovq	%xmm0, (%eax)
+	vmovq	%xmm0, 0x10(%eax)
+	vmovq	0x10(%ebx), %xmm1
+	vmovq	(%ebx), %xmm1
+
+	vmovsd	%xmm0, %xmm2, %xmm4
+	vmovsd	(%eax), %xmm1
+	vmovsd	0x32(%eax), %xmm2
+
+	vmovshdup	%xmm0, %xmm2
+	vmovshdup	(%eax), %xmm1
+	vmovshdup	0x10(%eax), %xmm1
+	vmovshdup	%ymm0, %ymm2
+	vmovshdup	(%ebx), %ymm1
+	vmovshdup	0x10(%ebx), %ymm3
+
+	vmovsldup	%xmm0, %xmm2
+	vmovsldup	(%eax), %xmm1
+	vmovsldup	0x10(%eax), %xmm1
+	vmovsldup	%ymm0, %ymm2
+	vmovsldup	(%ebx), %ymm1
+	vmovsldup	0x10(%ebx), %ymm3
+
+	vmovss	%xmm0, %xmm2, %xmm4
+	vmovss	(%eax), %xmm1
+	vmovss	0x32(%eax), %xmm2
+
+	vmovupd	%xmm0, %xmm1
+	vmovupd	(%esi), %xmm3
+	vmovupd	0x42(%edi), %xmm3
+	vmovupd	%ymm7, %ymm6
+	vmovupd	(%ebp), %ymm4
+	vmovupd	0x42(%esp), %ymm4
+	vmovupd	%xmm1, %xmm0
+	vmovupd	%xmm3, (%esi)
+	vmovupd	%xmm3, 0x42(%edi)
+	vmovupd	%ymm1, %ymm0
+	vmovupd	%ymm3, (%esi)
+	vmovupd	%ymm3, 0x42(%edi)
+
+	vmovups	%xmm0, %xmm1
+	vmovups	(%esi), %xmm3
+	vmovups	0x42(%edi), %xmm3
+	vmovups	%ymm7, %ymm6
+	vmovups	(%ebp), %ymm4
+	vmovups	0x42(%esp), %ymm4
+	vmovups	%xmm1, %xmm0
+	vmovups	%xmm3, (%esi)
+	vmovups	%xmm3, 0x42(%edi)
+	vmovups	%ymm1, %ymm0
+	vmovups	%ymm3, (%esi)
+	vmovups	%ymm3, 0x42(%edi)
+
+	vmpsadbw	$0x48, %xmm3, %xmm5, %xmm7
+	vmpsadbw	$0x48, (%ebx), %xmm2, %xmm4
+	vmpsadbw	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vmpsadbw	$0x48, %ymm3, %ymm5, %ymm7
+	vmpsadbw	$0x48, (%ebx), %ymm2, %ymm4
+	vmpsadbw	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vmulpd	%xmm0, %xmm1, %xmm2
+	vmulpd	(%eax), %xmm3, %xmm4
+	vmulpd	0x42(%ecx), %xmm5, %xmm6
+	vmulpd	%ymm0, %ymm1, %ymm2
+	vmulpd	(%ebx), %ymm3, %ymm4
+	vmulpd	0x42(%edx), %ymm5, %ymm6
+
+	vmulps	%xmm0, %xmm1, %xmm2
+	vmulps	(%eax), %xmm3, %xmm4
+	vmulps	0x42(%ecx), %xmm5, %xmm6
+	vmulps	%ymm0, %ymm1, %ymm2
+	vmulps	(%ebx), %ymm3, %ymm4
+	vmulps	0x42(%edx), %ymm5, %ymm6
+
+	vmulsd	%xmm0, %xmm1, %xmm2
+	vmulsd	(%eax), %xmm3, %xmm4
+	vmulsd	0x42(%ecx), %xmm5, %xmm6
+
+	vmulss	%xmm0, %xmm1, %xmm2
+	vmulss	(%eax), %xmm3, %xmm4
+	vmulss	0x42(%ecx), %xmm5, %xmm6
+
+	vorpd	%xmm0, %xmm1, %xmm2
+	vorpd	(%eax), %xmm3, %xmm4
+	vorpd	0x42(%ecx), %xmm5, %xmm6
+	vorpd	%ymm0, %ymm1, %ymm2
+	vorpd	(%ebx), %ymm3, %ymm4
+	vorpd	0x42(%edx), %ymm5, %ymm6
+
+	vorps	%xmm0, %xmm1, %xmm2
+	vorps	(%eax), %xmm3, %xmm4
+	vorps	0x42(%ecx), %xmm5, %xmm6
+	vorps	%ymm0, %ymm1, %ymm2
+	vorps	(%ebx), %ymm3, %ymm4
+	vorps	0x42(%edx), %ymm5, %ymm6
+
+	vpabsb	%xmm0, %xmm1
+	vpabsb	(%esi), %xmm3
+	vpabsb	0x42(%edi), %xmm3
+	vpabsb	%ymm7, %ymm6
+	vpabsb	(%ebp), %ymm4
+	vpabsb	0x42(%esp), %ymm4
+
+	vpabsd	%xmm0, %xmm1
+	vpabsd	(%esi), %xmm3
+	vpabsd	0x42(%edi), %xmm3
+	vpabsd	%ymm7, %ymm6
+	vpabsd	(%ebp), %ymm4
+	vpabsd	0x42(%esp), %ymm4
+
+	vpabsw	%xmm0, %xmm1
+	vpabsw	(%esi), %xmm3
+	vpabsw	0x42(%edi), %xmm3
+	vpabsw	%ymm7, %ymm6
+	vpabsw	(%ebp), %ymm4
+	vpabsw	0x42(%esp), %ymm4
+
+	vpackssdw	%xmm0, %xmm1, %xmm2
+	vpackssdw	(%eax), %xmm3, %xmm4
+	vpackssdw	0x42(%ecx), %xmm5, %xmm6
+	vpackssdw	%ymm0, %ymm1, %ymm2
+	vpackssdw	(%ebx), %ymm3, %ymm4
+	vpackssdw	0x42(%edx), %ymm5, %ymm6
+
+	vpacksswb	%xmm0, %xmm1, %xmm2
+	vpacksswb	(%eax), %xmm3, %xmm4
+	vpacksswb	0x42(%ecx), %xmm5, %xmm6
+	vpacksswb	%ymm0, %ymm1, %ymm2
+	vpacksswb	(%ebx), %ymm3, %ymm4
+	vpacksswb	0x42(%edx), %ymm5, %ymm6
+
+	vpackusdw	%xmm0, %xmm1, %xmm2
+	vpackusdw	(%eax), %xmm3, %xmm4
+	vpackusdw	0x42(%ecx), %xmm5, %xmm6
+	vpackusdw	%ymm0, %ymm1, %ymm2
+	vpackusdw	(%ebx), %ymm3, %ymm4
+	vpackusdw	0x42(%edx), %ymm5, %ymm6
+
+	vpackuswb	%xmm0, %xmm1, %xmm2
+	vpackuswb	(%eax), %xmm3, %xmm4
+	vpackuswb	0x42(%ecx), %xmm5, %xmm6
+	vpackuswb	%ymm0, %ymm1, %ymm2
+	vpackuswb	(%ebx), %ymm3, %ymm4
+	vpackuswb	0x42(%edx), %ymm5, %ymm6
+
+	vpaddb	%xmm0, %xmm1, %xmm2
+	vpaddb	(%eax), %xmm3, %xmm4
+	vpaddb	0x42(%ecx), %xmm5, %xmm6
+	vpaddb	%ymm0, %ymm1, %ymm2
+	vpaddb	(%ebx), %ymm3, %ymm4
+	vpaddb	0x42(%edx), %ymm5, %ymm6
+
+	vpaddd	%xmm0, %xmm1, %xmm2
+	vpaddd	(%eax), %xmm3, %xmm4
+	vpaddd	0x42(%ecx), %xmm5, %xmm6
+	vpaddd	%ymm0, %ymm1, %ymm2
+	vpaddd	(%ebx), %ymm3, %ymm4
+	vpaddd	0x42(%edx), %ymm5, %ymm6
+
+	vpaddq	%xmm0, %xmm1, %xmm2
+	vpaddq	(%eax), %xmm3, %xmm4
+	vpaddq	0x42(%ecx), %xmm5, %xmm6
+	vpaddq	%ymm0, %ymm1, %ymm2
+	vpaddq	(%ebx), %ymm3, %ymm4
+	vpaddq	0x42(%edx), %ymm5, %ymm6
+
+	vpaddsb	%xmm0, %xmm1, %xmm2
+	vpaddsb	(%eax), %xmm3, %xmm4
+	vpaddsb	0x42(%ecx), %xmm5, %xmm6
+	vpaddsb	%ymm0, %ymm1, %ymm2
+	vpaddsb	(%ebx), %ymm3, %ymm4
+	vpaddsb	0x42(%edx), %ymm5, %ymm6
+
+	vpaddsw	%xmm0, %xmm1, %xmm2
+	vpaddsw	(%eax), %xmm3, %xmm4
+	vpaddsw	0x42(%ecx), %xmm5, %xmm6
+	vpaddsw	%ymm0, %ymm1, %ymm2
+	vpaddsw	(%ebx), %ymm3, %ymm4
+	vpaddsw	0x42(%edx), %ymm5, %ymm6
+
+	vpaddusb	%xmm0, %xmm1, %xmm2
+	vpaddusb	(%eax), %xmm3, %xmm4
+	vpaddusb	0x42(%ecx), %xmm5, %xmm6
+	vpaddusb	%ymm0, %ymm1, %ymm2
+	vpaddusb	(%ebx), %ymm3, %ymm4
+	vpaddusb	0x42(%edx), %ymm5, %ymm6
+
+	vpaddusw	%xmm0, %xmm1, %xmm2
+	vpaddusw	(%eax), %xmm3, %xmm4
+	vpaddusw	0x42(%ecx), %xmm5, %xmm6
+	vpaddusw	%ymm0, %ymm1, %ymm2
+	vpaddusw	(%ebx), %ymm3, %ymm4
+	vpaddusw	0x42(%edx), %ymm5, %ymm6
+
+	vpaddw	%xmm0, %xmm1, %xmm2
+	vpaddw	(%eax), %xmm3, %xmm4
+	vpaddw	0x42(%ecx), %xmm5, %xmm6
+	vpaddw	%ymm0, %ymm1, %ymm2
+	vpaddw	(%ebx), %ymm3, %ymm4
+	vpaddw	0x42(%edx), %ymm5, %ymm6
+
+	vpalignr	$0x48, %xmm3, %xmm5, %xmm7
+	vpalignr	$0x48, (%ebx), %xmm2, %xmm4
+	vpalignr	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vpalignr	$0x48, %ymm3, %ymm5, %ymm7
+	vpalignr	$0x48, (%ebx), %ymm2, %ymm4
+	vpalignr	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vpand	%xmm0, %xmm1, %xmm2
+	vpand	(%eax), %xmm3, %xmm4
+	vpand	0x42(%ecx), %xmm5, %xmm6
+	vpand	%ymm0, %ymm1, %ymm2
+	vpand	(%ebx), %ymm3, %ymm4
+	vpand	0x42(%edx), %ymm5, %ymm6
+
+	vpandn	%xmm0, %xmm1, %xmm2
+	vpandn	(%eax), %xmm3, %xmm4
+	vpandn	0x42(%ecx), %xmm5, %xmm6
+	vpandn	%ymm0, %ymm1, %ymm2
+	vpandn	(%ebx), %ymm3, %ymm4
+	vpandn	0x42(%edx), %ymm5, %ymm6
+
+	vpavgb	%xmm0, %xmm1, %xmm2
+	vpavgb	(%eax), %xmm3, %xmm4
+	vpavgb	0x42(%ecx), %xmm5, %xmm6
+	vpavgb	%ymm0, %ymm1, %ymm2
+	vpavgb	(%ebx), %ymm3, %ymm4
+	vpavgb	0x42(%edx), %ymm5, %ymm6
+
+	vpavgw	%xmm0, %xmm1, %xmm2
+	vpavgw	(%eax), %xmm3, %xmm4
+	vpavgw	0x42(%ecx), %xmm5, %xmm6
+	vpavgw	%ymm0, %ymm1, %ymm2
+	vpavgw	(%ebx), %ymm3, %ymm4
+	vpavgw	0x42(%edx), %ymm5, %ymm6
+
+	vpblendvb	%xmm0, %xmm1, %xmm2, %xmm3
+	vpblendvb	%xmm0, (%eax), %xmm2, %xmm3
+	vpblendvb	%xmm0, 0x10(%ebx), %xmm2, %xmm3
+	vpblendvb	%ymm0, %ymm1, %ymm2, %ymm3
+	vpblendvb	%ymm0, (%eax), %ymm2, %ymm3
+	vpblendvb	%ymm0, 0x10(%ebx), %ymm2, %ymm3
+
+	vpblendw	$0x48, %xmm3, %xmm5, %xmm7
+	vpblendw	$0x48, (%ebx), %xmm2, %xmm4
+	vpblendw	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vpblendw	$0x48, %ymm3, %ymm5, %ymm7
+	vpblendw	$0x48, (%ebx), %ymm2, %ymm4
+	vpblendw	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vpclmulqdq	$0x48, %xmm3, %xmm5, %xmm7
+	vpclmulqdq	$0x48, (%ebx), %xmm2, %xmm4
+	vpclmulqdq	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vpcmpeqb	%xmm0, %xmm1, %xmm2
+	vpcmpeqb	(%eax), %xmm3, %xmm4
+	vpcmpeqb	0x42(%ecx), %xmm5, %xmm6
+	vpcmpeqb	%ymm0, %ymm1, %ymm2
+	vpcmpeqb	(%ebx), %ymm3, %ymm4
+	vpcmpeqb	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpeqd	%xmm0, %xmm1, %xmm2
+	vpcmpeqd	(%eax), %xmm3, %xmm4
+	vpcmpeqd	0x42(%ecx), %xmm5, %xmm6
+	vpcmpeqd	%ymm0, %ymm1, %ymm2
+	vpcmpeqd	(%ebx), %ymm3, %ymm4
+	vpcmpeqd	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpeqq	%xmm0, %xmm1, %xmm2
+	vpcmpeqq	(%eax), %xmm3, %xmm4
+	vpcmpeqq	0x42(%ecx), %xmm5, %xmm6
+	vpcmpeqq	%ymm0, %ymm1, %ymm2
+	vpcmpeqq	(%ebx), %ymm3, %ymm4
+	vpcmpeqq	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpeqw	%xmm0, %xmm1, %xmm2
+	vpcmpeqw	(%eax), %xmm3, %xmm4
+	vpcmpeqw	0x42(%ecx), %xmm5, %xmm6
+	vpcmpeqw	%ymm0, %ymm1, %ymm2
+	vpcmpeqw	(%ebx), %ymm3, %ymm4
+	vpcmpeqw	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpestri	$0x42, %xmm0, %xmm1
+	vpcmpestri	$0x23, 	(%esi), %xmm3
+	vpcmpestri	$0x42, 0x42(%edi), %xmm3
+
+	vpcmpestrm	$0x42, %xmm0, %xmm1
+	vpcmpestrm	$0x23, 	(%esi), %xmm3
+	vpcmpestrm	$0x42, 0x42(%edi), %xmm3
+
+	vpcmpgtb	%xmm0, %xmm1, %xmm2
+	vpcmpgtb	(%eax), %xmm3, %xmm4
+	vpcmpgtb	0x42(%ecx), %xmm5, %xmm6
+	vpcmpgtb	%ymm0, %ymm1, %ymm2
+	vpcmpgtb	(%ebx), %ymm3, %ymm4
+	vpcmpgtb	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpgtd	%xmm0, %xmm1, %xmm2
+	vpcmpgtd	(%eax), %xmm3, %xmm4
+	vpcmpgtd	0x42(%ecx), %xmm5, %xmm6
+	vpcmpgtd	%ymm0, %ymm1, %ymm2
+	vpcmpgtd	(%ebx), %ymm3, %ymm4
+	vpcmpgtd	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpgtq	%xmm0, %xmm1, %xmm2
+	vpcmpgtq	(%eax), %xmm3, %xmm4
+	vpcmpgtq	0x42(%ecx), %xmm5, %xmm6
+	vpcmpgtq	%ymm0, %ymm1, %ymm2
+	vpcmpgtq	(%ebx), %ymm3, %ymm4
+	vpcmpgtq	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpgtw	%xmm0, %xmm1, %xmm2
+	vpcmpgtw	(%eax), %xmm3, %xmm4
+	vpcmpgtw	0x42(%ecx), %xmm5, %xmm6
+	vpcmpgtw	%ymm0, %ymm1, %ymm2
+	vpcmpgtw	(%ebx), %ymm3, %ymm4
+	vpcmpgtw	0x42(%edx), %ymm5, %ymm6
+
+	vpcmpistri	$0x42, %xmm0, %xmm1
+	vpcmpistri	$0x23, 	(%esi), %xmm3
+	vpcmpistri	$0x42, 0x42(%edi), %xmm3
+
+	vpcmpistrm	$0x42, %xmm0, %xmm1
+	vpcmpistrm	$0x23, 	(%esi), %xmm3
+	vpcmpistrm	$0x42, 0x42(%edi), %xmm3
+
+	vperm2f128	$0x48, %ymm3, %ymm5, %ymm7
+	vperm2f128	$0x48, (%ebx), %ymm2, %ymm4
+	vperm2f128	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vpermilpd	%xmm0, %xmm1, %xmm2
+	vpermilpd	(%eax), %xmm3, %xmm4
+	vpermilpd	0x42(%ecx), %xmm5, %xmm6
+	vpermilpd	%ymm0, %ymm1, %ymm2
+	vpermilpd	(%ebx), %ymm3, %ymm4
+	vpermilpd	0x42(%edx), %ymm5, %ymm6
+	vpermilpd	$0x42, %ymm0, %ymm1
+	vpermilpd	$0x23, 	(%esi), %ymm3
+	vpermilpd	$0x42, 0x42(%edi), %ymm3
+
+	vpermilps	%xmm0, %xmm1, %xmm2
+	vpermilps	(%eax), %xmm3, %xmm4
+	vpermilps	0x42(%ecx), %xmm5, %xmm6
+	vpermilps	%ymm0, %ymm1, %ymm2
+	vpermilps	(%ebx), %ymm3, %ymm4
+	vpermilps	0x42(%edx), %ymm5, %ymm6
+	vpermilps	$0x42, %ymm0, %ymm1
+	vpermilps	$0x23, 	(%esi), %ymm3
+	vpermilps	$0x42, 0x42(%edi), %ymm3
+
+	vpextrb	$0x23, %xmm0, %eax
+	vpextrb	$0x23, %xmm1, (%ebx)
+	vpextrb	$0x23, %xmm2, 0x16(%ecx)
+
+	vpextrd	$0x23, %xmm0, %eax
+	vpextrd	$0x23, %xmm1, (%ebx)
+	vpextrd	$0x23, %xmm2, 0x16(%ecx)
+
+	vpextrq	$0x23, %xmm1, (%ebx)
+	vpextrq	$0x23, %xmm2, 0x16(%ecx)
+
+	vpextrw	$0x23, %xmm0, %eax
+	vpextrw	$0x23, %xmm1, (%ebx)
+	vpextrw	$0x23, %xmm2, 0x16(%ecx)
+
+	vphaddd	%xmm0, %xmm1, %xmm2
+	vphaddd	(%eax), %xmm3, %xmm4
+	vphaddd	0x42(%ecx), %xmm5, %xmm6
+	vphaddd	%ymm0, %ymm1, %ymm2
+	vphaddd	(%ebx), %ymm3, %ymm4
+	vphaddd	0x42(%edx), %ymm5, %ymm6
+
+	vphaddsw	%xmm0, %xmm1, %xmm2
+	vphaddsw	(%eax), %xmm3, %xmm4
+	vphaddsw	0x42(%ecx), %xmm5, %xmm6
+	vphaddsw	%ymm0, %ymm1, %ymm2
+	vphaddsw	(%ebx), %ymm3, %ymm4
+	vphaddsw	0x42(%edx), %ymm5, %ymm6
+
+	vphaddw	%xmm0, %xmm1, %xmm2
+	vphaddw	(%eax), %xmm3, %xmm4
+	vphaddw	0x42(%ecx), %xmm5, %xmm6
+	vphaddw	%ymm0, %ymm1, %ymm2
+	vphaddw	(%ebx), %ymm3, %ymm4
+	vphaddw	0x42(%edx), %ymm5, %ymm6
+
+	vphminposuw	%xmm0, %xmm1
+	vphminposuw	(%esi), %xmm3
+	vphminposuw	0x42(%edi), %xmm3
+
+	vphsubd	%xmm0, %xmm1, %xmm2
+	vphsubd	(%eax), %xmm3, %xmm4
+	vphsubd	0x42(%ecx), %xmm5, %xmm6
+	vphsubd	%ymm0, %ymm1, %ymm2
+	vphsubd	(%ebx), %ymm3, %ymm4
+	vphsubd	0x42(%edx), %ymm5, %ymm6
+
+	vphsubsw	%xmm0, %xmm1, %xmm2
+	vphsubsw	(%eax), %xmm3, %xmm4
+	vphsubsw	0x42(%ecx), %xmm5, %xmm6
+	vphsubsw	%ymm0, %ymm1, %ymm2
+	vphsubsw	(%ebx), %ymm3, %ymm4
+	vphsubsw	0x42(%edx), %ymm5, %ymm6
+
+	vphsubw	%xmm0, %xmm1, %xmm2
+	vphsubw	(%eax), %xmm3, %xmm4
+	vphsubw	0x42(%ecx), %xmm5, %xmm6
+	vphsubw	%ymm0, %ymm1, %ymm2
+	vphsubw	(%ebx), %ymm3, %ymm4
+	vphsubw	0x42(%edx), %ymm5, %ymm6
+
+	vpinsrb	$0x20, %eax, %xmm0, %xmm1
+	vpinsrb	$0x20, (%ebx), %xmm2, %xmm3
+	vpinsrb	$0x20, 0x10(%ebx), %xmm2, %xmm3
+
+	vpinsrd	$0x20, %eax, %xmm0, %xmm1
+	vpinsrd	$0x20, (%ebx), %xmm2, %xmm3
+	vpinsrd	$0x20, 0x10(%ebx), %xmm2, %xmm3
+
+	vpinsrq	$0x20, (%ebx), %xmm2, %xmm3
+	vpinsrq	$0x20, 0x10(%ebx), %xmm2, %xmm3
+
+	vpinsrw	$0x20, %eax, %xmm0, %xmm1
+	vpinsrw	$0x20, (%ebx), %xmm2, %xmm3
+	vpinsrw	$0x20, 0x10(%ebx), %xmm2, %xmm3
+
+	vpmaddubsw	%xmm0, %xmm1, %xmm2
+	vpmaddubsw	(%eax), %xmm3, %xmm4
+	vpmaddubsw	0x42(%ecx), %xmm5, %xmm6
+	vpmaddubsw	%ymm0, %ymm1, %ymm2
+	vpmaddubsw	(%ebx), %ymm3, %ymm4
+	vpmaddubsw	0x42(%edx), %ymm5, %ymm6
+
+	vpmaddwd	%xmm0, %xmm1, %xmm2
+	vpmaddwd	(%eax), %xmm3, %xmm4
+	vpmaddwd	0x42(%ecx), %xmm5, %xmm6
+	vpmaddwd	%ymm0, %ymm1, %ymm2
+	vpmaddwd	(%ebx), %ymm3, %ymm4
+	vpmaddwd	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxsb	%xmm0, %xmm1, %xmm2
+	vpmaxsb	(%eax), %xmm3, %xmm4
+	vpmaxsb	0x42(%ecx), %xmm5, %xmm6
+	vpmaxsb	%ymm0, %ymm1, %ymm2
+	vpmaxsb	(%ebx), %ymm3, %ymm4
+	vpmaxsb	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxsd	%xmm0, %xmm1, %xmm2
+	vpmaxsd	(%eax), %xmm3, %xmm4
+	vpmaxsd	0x42(%ecx), %xmm5, %xmm6
+	vpmaxsd	%ymm0, %ymm1, %ymm2
+	vpmaxsd	(%ebx), %ymm3, %ymm4
+	vpmaxsd	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxsw	%xmm0, %xmm1, %xmm2
+	vpmaxsw	(%eax), %xmm3, %xmm4
+	vpmaxsw	0x42(%ecx), %xmm5, %xmm6
+	vpmaxsw	%ymm0, %ymm1, %ymm2
+	vpmaxsw	(%ebx), %ymm3, %ymm4
+	vpmaxsw	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxub	%xmm0, %xmm1, %xmm2
+	vpmaxub	(%eax), %xmm3, %xmm4
+	vpmaxub	0x42(%ecx), %xmm5, %xmm6
+	vpmaxub	%ymm0, %ymm1, %ymm2
+	vpmaxub	(%ebx), %ymm3, %ymm4
+	vpmaxub	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxud	%xmm0, %xmm1, %xmm2
+	vpmaxud	(%eax), %xmm3, %xmm4
+	vpmaxud	0x42(%ecx), %xmm5, %xmm6
+	vpmaxud	%ymm0, %ymm1, %ymm2
+	vpmaxud	(%ebx), %ymm3, %ymm4
+	vpmaxud	0x42(%edx), %ymm5, %ymm6
+
+	vpmaxuw	%xmm0, %xmm1, %xmm2
+	vpmaxuw	(%eax), %xmm3, %xmm4
+	vpmaxuw	0x42(%ecx), %xmm5, %xmm6
+	vpmaxuw	%ymm0, %ymm1, %ymm2
+	vpmaxuw	(%ebx), %ymm3, %ymm4
+	vpmaxuw	0x42(%edx), %ymm5, %ymm6
+
+	vpminsb	%xmm0, %xmm1, %xmm2
+	vpminsb	(%eax), %xmm3, %xmm4
+	vpminsb	0x42(%ecx), %xmm5, %xmm6
+	vpminsb	%ymm0, %ymm1, %ymm2
+	vpminsb	(%ebx), %ymm3, %ymm4
+	vpminsb	0x42(%edx), %ymm5, %ymm6
+
+	vpminsd	%xmm0, %xmm1, %xmm2
+	vpminsd	(%eax), %xmm3, %xmm4
+	vpminsd	0x42(%ecx), %xmm5, %xmm6
+	vpminsd	%ymm0, %ymm1, %ymm2
+	vpminsd	(%ebx), %ymm3, %ymm4
+	vpminsd	0x42(%edx), %ymm5, %ymm6
+
+	vpminsw	%xmm0, %xmm1, %xmm2
+	vpminsw	(%eax), %xmm3, %xmm4
+	vpminsw	0x42(%ecx), %xmm5, %xmm6
+	vpminsw	%ymm0, %ymm1, %ymm2
+	vpminsw	(%ebx), %ymm3, %ymm4
+	vpminsw	0x42(%edx), %ymm5, %ymm6
+
+	vpminub	%xmm0, %xmm1, %xmm2
+	vpminub	(%eax), %xmm3, %xmm4
+	vpminub	0x42(%ecx), %xmm5, %xmm6
+	vpminub	%ymm0, %ymm1, %ymm2
+	vpminub	(%ebx), %ymm3, %ymm4
+	vpminub	0x42(%edx), %ymm5, %ymm6
+
+	vpminud	%xmm0, %xmm1, %xmm2
+	vpminud	(%eax), %xmm3, %xmm4
+	vpminud	0x42(%ecx), %xmm5, %xmm6
+	vpminud	%ymm0, %ymm1, %ymm2
+	vpminud	(%ebx), %ymm3, %ymm4
+	vpminud	0x42(%edx), %ymm5, %ymm6
+
+	vpminuw	%xmm0, %xmm1, %xmm2
+	vpminuw	(%eax), %xmm3, %xmm4
+	vpminuw	0x42(%ecx), %xmm5, %xmm6
+	vpminuw	%ymm0, %ymm1, %ymm2
+	vpminuw	(%ebx), %ymm3, %ymm4
+	vpminuw	0x42(%edx), %ymm5, %ymm6
+
+	vpmovmskb	%xmm0, %eax
+	vpmovmskb	%ymm1, %ebx
+
+	vpmovsxbd	%xmm0, %xmm1
+	vpmovsxbd	(%esi), %xmm3
+	vpmovsxbd	0x42(%edi), %xmm3
+	vpmovsxbd	%xmm7, %ymm6
+	vpmovsxbd	(%ebp), %ymm4
+	vpmovsxbd	0x42(%esp), %ymm4
+
+	vpmovsxbq	%xmm0, %xmm1
+	vpmovsxbq	(%esi), %xmm3
+	vpmovsxbq	0x42(%edi), %xmm3
+	vpmovsxbq	%xmm7, %ymm6
+	vpmovsxbq	(%ebp), %ymm4
+	vpmovsxbq	0x42(%esp), %ymm4
+
+	vpmovsxbw	%xmm0, %xmm1
+	vpmovsxbw	(%esi), %xmm3
+	vpmovsxbw	0x42(%edi), %xmm3
+	vpmovsxbw	%xmm7, %ymm6
+	vpmovsxbw	(%ebp), %ymm4
+	vpmovsxbw	0x42(%esp), %ymm4
+
+	vpmovsxdq	%xmm0, %xmm1
+	vpmovsxdq	(%esi), %xmm3
+	vpmovsxdq	0x42(%edi), %xmm3
+	vpmovsxdq	%xmm7, %ymm6
+	vpmovsxdq	(%ebp), %ymm4
+	vpmovsxdq	0x42(%esp), %ymm4
+
+	vpmovsxwd	%xmm0, %xmm1
+	vpmovsxwd	(%esi), %xmm3
+	vpmovsxwd	0x42(%edi), %xmm3
+	vpmovsxwd	%xmm7, %ymm6
+	vpmovsxwd	(%ebp), %ymm4
+	vpmovsxwd	0x42(%esp), %ymm4
+
+	vpmovsxwq	%xmm0, %xmm1
+	vpmovsxwq	(%esi), %xmm3
+	vpmovsxwq	0x42(%edi), %xmm3
+	vpmovsxwq	%xmm7, %ymm6
+	vpmovsxwq	(%ebp), %ymm4
+	vpmovsxwq	0x42(%esp), %ymm4
+
+	vpmovzxbd	%xmm0, %xmm1
+	vpmovzxbd	(%esi), %xmm3
+	vpmovzxbd	0x42(%edi), %xmm3
+	vpmovzxbd	%xmm7, %ymm6
+	vpmovzxbd	(%ebp), %ymm4
+	vpmovzxbd	0x42(%esp), %ymm4
+
+	vpmovzxbq	%xmm0, %xmm1
+	vpmovzxbq	(%esi), %xmm3
+	vpmovzxbq	0x42(%edi), %xmm3
+	vpmovzxbq	%xmm7, %ymm6
+	vpmovzxbq	(%ebp), %ymm4
+	vpmovzxbq	0x42(%esp), %ymm4
+
+	vpmovzxbw	%xmm0, %xmm1
+	vpmovzxbw	(%esi), %xmm3
+	vpmovzxbw	0x42(%edi), %xmm3
+	vpmovzxbw	%xmm7, %ymm6
+	vpmovzxbw	(%ebp), %ymm4
+	vpmovzxbw	0x42(%esp), %ymm4
+
+	vpmovzxdq	%xmm0, %xmm1
+	vpmovzxdq	(%esi), %xmm3
+	vpmovzxdq	0x42(%edi), %xmm3
+	vpmovzxdq	%xmm7, %ymm6
+	vpmovzxdq	(%ebp), %ymm4
+	vpmovzxdq	0x42(%esp), %ymm4
+
+	vpmovzxwd	%xmm0, %xmm1
+	vpmovzxwd	(%esi), %xmm3
+	vpmovzxwd	0x42(%edi), %xmm3
+	vpmovzxwd	%xmm7, %ymm6
+	vpmovzxwd	(%ebp), %ymm4
+	vpmovzxwd	0x42(%esp), %ymm4
+
+	vpmovzxwq	%xmm0, %xmm1
+	vpmovzxwq	(%esi), %xmm3
+	vpmovzxwq	0x42(%edi), %xmm3
+	vpmovzxwq	%xmm7, %ymm6
+	vpmovzxwq	(%ebp), %ymm4
+	vpmovzxwq	0x42(%esp), %ymm4
+
+	vpmuldq	%xmm0, %xmm1, %xmm2
+	vpmuldq	(%eax), %xmm3, %xmm4
+	vpmuldq	0x42(%ecx), %xmm5, %xmm6
+	vpmuldq	%ymm0, %ymm1, %ymm2
+	vpmuldq	(%ebx), %ymm3, %ymm4
+	vpmuldq	0x42(%edx), %ymm5, %ymm6
+
+	vpmulhrsw	%xmm0, %xmm1, %xmm2
+	vpmulhrsw	(%eax), %xmm3, %xmm4
+	vpmulhrsw	0x42(%ecx), %xmm5, %xmm6
+	vpmulhrsw	%ymm0, %ymm1, %ymm2
+	vpmulhrsw	(%ebx), %ymm3, %ymm4
+	vpmulhrsw	0x42(%edx), %ymm5, %ymm6
+
+	vpmulhuw	%xmm0, %xmm1, %xmm2
+	vpmulhuw	(%eax), %xmm3, %xmm4
+	vpmulhuw	0x42(%ecx), %xmm5, %xmm6
+	vpmulhuw	%ymm0, %ymm1, %ymm2
+	vpmulhuw	(%ebx), %ymm3, %ymm4
+	vpmulhuw	0x42(%edx), %ymm5, %ymm6
+
+	vpmulhw	%xmm0, %xmm1, %xmm2
+	vpmulhw	(%eax), %xmm3, %xmm4
+	vpmulhw	0x42(%ecx), %xmm5, %xmm6
+	vpmulhw	%ymm0, %ymm1, %ymm2
+	vpmulhw	(%ebx), %ymm3, %ymm4
+	vpmulhw	0x42(%edx), %ymm5, %ymm6
+
+	vpmulld	%xmm0, %xmm1, %xmm2
+	vpmulld	(%eax), %xmm3, %xmm4
+	vpmulld	0x42(%ecx), %xmm5, %xmm6
+	vpmulld	%ymm0, %ymm1, %ymm2
+	vpmulld	(%ebx), %ymm3, %ymm4
+	vpmulld	0x42(%edx), %ymm5, %ymm6
+
+	vpmullw	%xmm0, %xmm1, %xmm2
+	vpmullw	(%eax), %xmm3, %xmm4
+	vpmullw	0x42(%ecx), %xmm5, %xmm6
+	vpmullw	%ymm0, %ymm1, %ymm2
+	vpmullw	(%ebx), %ymm3, %ymm4
+	vpmullw	0x42(%edx), %ymm5, %ymm6
+
+	vpmuludq	%xmm0, %xmm1, %xmm2
+	vpmuludq	(%eax), %xmm3, %xmm4
+	vpmuludq	0x42(%ecx), %xmm5, %xmm6
+	vpmuludq	%ymm0, %ymm1, %ymm2
+	vpmuludq	(%ebx), %ymm3, %ymm4
+	vpmuludq	0x42(%edx), %ymm5, %ymm6
+
+	vpor	%xmm0, %xmm1, %xmm2
+	vpor	(%eax), %xmm3, %xmm4
+	vpor	0x42(%ecx), %xmm5, %xmm6
+	vpor	%ymm0, %ymm1, %ymm2
+	vpor	(%ebx), %ymm3, %ymm4
+	vpor	0x42(%edx), %ymm5, %ymm6
+
+	vpsadbw	%xmm0, %xmm1, %xmm2
+	vpsadbw	(%eax), %xmm3, %xmm4
+	vpsadbw	0x42(%ecx), %xmm5, %xmm6
+	vpsadbw	%ymm0, %ymm1, %ymm2
+	vpsadbw	(%ebx), %ymm3, %ymm4
+	vpsadbw	0x42(%edx), %ymm5, %ymm6
+
+	vpshufb	%xmm0, %xmm1, %xmm2
+	vpshufb	(%eax), %xmm3, %xmm4
+	vpshufb	0x42(%ecx), %xmm5, %xmm6
+	vpshufb	%ymm0, %ymm1, %ymm2
+	vpshufb	(%ebx), %ymm3, %ymm4
+	vpshufb	0x42(%edx), %ymm5, %ymm6
+
+	vpshufd	$0x42, %xmm0, %xmm1
+	vpshufd	$0x23, 	(%esi), %xmm3
+	vpshufd	$0x42, 0x42(%edi), %xmm3
+	vpshufd	$0x42, %ymm0, %ymm1
+	vpshufd	$0x23, 	(%esi), %ymm3
+	vpshufd	$0x42, 0x42(%edi), %ymm3
+
+	vpshufhw	$0x42, %xmm0, %xmm1
+	vpshufhw	$0x23, 	(%esi), %xmm3
+	vpshufhw	$0x42, 0x42(%edi), %xmm3
+	vpshufhw	$0x42, %ymm0, %ymm1
+	vpshufhw	$0x23, 	(%esi), %ymm3
+	vpshufhw	$0x42, 0x42(%edi), %ymm3
+
+	vpshuflw	$0x42, %xmm0, %xmm1
+	vpshuflw	$0x23, 	(%esi), %xmm3
+	vpshuflw	$0x42, 0x42(%edi), %xmm3
+	vpshuflw	$0x42, %ymm0, %ymm1
+	vpshuflw	$0x23, 	(%esi), %ymm3
+	vpshuflw	$0x42, 0x42(%edi), %ymm3
+
+	vpsignb	%xmm0, %xmm1, %xmm2
+	vpsignb	(%eax), %xmm3, %xmm4
+	vpsignb	0x42(%ecx), %xmm5, %xmm6
+	vpsignb	%ymm0, %ymm1, %ymm2
+	vpsignb	(%ebx), %ymm3, %ymm4
+	vpsignb	0x42(%edx), %ymm5, %ymm6
+
+	vpsignd	%xmm0, %xmm1, %xmm2
+	vpsignd	(%eax), %xmm3, %xmm4
+	vpsignd	0x42(%ecx), %xmm5, %xmm6
+	vpsignd	%ymm0, %ymm1, %ymm2
+	vpsignd	(%ebx), %ymm3, %ymm4
+	vpsignd	0x42(%edx), %ymm5, %ymm6
+
+	vpsignw	%xmm0, %xmm1, %xmm2
+	vpsignw	(%eax), %xmm3, %xmm4
+	vpsignw	0x42(%ecx), %xmm5, %xmm6
+	vpsignw	%ymm0, %ymm1, %ymm2
+	vpsignw	(%ebx), %ymm3, %ymm4
+	vpsignw	0x42(%edx), %ymm5, %ymm6
+
+	vpslld	%xmm0, %xmm1, %xmm2
+	vpslld	(%eax), %xmm3, %xmm4
+	vpslld	0x10(%ebx), %xmm4, %xmm5
+	vpslld	$0x4, %xmm6, %xmm7
+	vpslld	%xmm0, %ymm1, %ymm2
+	vpslld	(%eax), %ymm3, %ymm4
+	vpslld	0x10(%ebx), %ymm4, %ymm5
+	vpslld	$0x4, %ymm6, %ymm7
+
+	vpslldq	$0x7, %xmm0, %xmm1
+	vpslldq	$0x7, %ymm0, %ymm1
+
+	vpsllq	%xmm0, %xmm1, %xmm2
+	vpsllq	(%eax), %xmm3, %xmm4
+	vpsllq	0x10(%ebx), %xmm4, %xmm5
+	vpsllq	$0x4, %xmm6, %xmm7
+	vpsllq	%xmm0, %ymm1, %ymm2
+	vpsllq	(%eax), %ymm3, %ymm4
+	vpsllq	0x10(%ebx), %ymm4, %ymm5
+	vpsllq	$0x4, %ymm6, %ymm7
+
+	vpsllw	%xmm0, %xmm1, %xmm2
+	vpsllw	(%eax), %xmm3, %xmm4
+	vpsllw	0x10(%ebx), %xmm4, %xmm5
+	vpsllw	$0x4, %xmm6, %xmm7
+	vpsllw	%xmm0, %ymm1, %ymm2
+	vpsllw	(%eax), %ymm3, %ymm4
+	vpsllw	0x10(%ebx), %ymm4, %ymm5
+	vpsllw	$0x4, %ymm6, %ymm7
+
+	vpsrad	%xmm0, %xmm1, %xmm2
+	vpsrad	(%eax), %xmm3, %xmm4
+	vpsrad	0x10(%ebx), %xmm4, %xmm5
+	vpsrad	$0x4, %xmm6, %xmm7
+	vpsrad	%xmm0, %ymm1, %ymm2
+	vpsrad	(%eax), %ymm3, %ymm4
+	vpsrad	0x10(%ebx), %ymm4, %ymm5
+	vpsrad	$0x4, %ymm6, %ymm7
+
+	vpsraw	%xmm0, %xmm1, %xmm2
+	vpsraw	(%eax), %xmm3, %xmm4
+	vpsraw	0x10(%ebx), %xmm4, %xmm5
+	vpsraw	$0x4, %xmm6, %xmm7
+	vpsraw	%xmm0, %ymm1, %ymm2
+	vpsraw	(%eax), %ymm3, %ymm4
+	vpsraw	0x10(%ebx), %ymm4, %ymm5
+	vpsraw	$0x4, %ymm6, %ymm7
+
+	vpsrld	%xmm0, %xmm1, %xmm2
+	vpsrld	(%eax), %xmm3, %xmm4
+	vpsrld	0x10(%ebx), %xmm4, %xmm5
+	vpsrld	$0x4, %xmm6, %xmm7
+	vpsrld	%xmm0, %ymm1, %ymm2
+	vpsrld	(%eax), %ymm3, %ymm4
+	vpsrld	0x10(%ebx), %ymm4, %ymm5
+	vpsrld	$0x4, %ymm6, %ymm7
+
+	vpsrldq	$0x7, %xmm0, %xmm1
+	vpsrldq	$0x7, %ymm0, %ymm1
+
+	vpsrlq	%xmm0, %xmm1, %xmm2
+	vpsrlq	(%eax), %xmm3, %xmm4
+	vpsrlq	0x10(%ebx), %xmm4, %xmm5
+	vpsrlq	$0x4, %xmm6, %xmm7
+	vpsrlq	%xmm0, %ymm1, %ymm2
+	vpsrlq	(%eax), %ymm3, %ymm4
+	vpsrlq	0x10(%ebx), %ymm4, %ymm5
+	vpsrlq	$0x4, %ymm6, %ymm7
+
+	vpsrlw	%xmm0, %xmm1, %xmm2
+	vpsrlw	(%eax), %xmm3, %xmm4
+	vpsrlw	0x10(%ebx), %xmm4, %xmm5
+	vpsrlw	$0x4, %xmm6, %xmm7
+	vpsrlw	%xmm0, %ymm1, %ymm2
+	vpsrlw	(%eax), %ymm3, %ymm4
+	vpsrlw	0x10(%ebx), %ymm4, %ymm5
+	vpsrlw	$0x4, %ymm6, %ymm7
+
+	vpsubb	%xmm0, %xmm1, %xmm2
+	vpsubb	(%eax), %xmm3, %xmm4
+	vpsubb	0x42(%ecx), %xmm5, %xmm6
+	vpsubb	%ymm0, %ymm1, %ymm2
+	vpsubb	(%ebx), %ymm3, %ymm4
+	vpsubb	0x42(%edx), %ymm5, %ymm6
+
+	vpsubd	%xmm0, %xmm1, %xmm2
+	vpsubd	(%eax), %xmm3, %xmm4
+	vpsubd	0x42(%ecx), %xmm5, %xmm6
+	vpsubd	%ymm0, %ymm1, %ymm2
+	vpsubd	(%ebx), %ymm3, %ymm4
+	vpsubd	0x42(%edx), %ymm5, %ymm6
+
+	vpsubq	%xmm0, %xmm1, %xmm2
+	vpsubq	(%eax), %xmm3, %xmm4
+	vpsubq	0x42(%ecx), %xmm5, %xmm6
+	vpsubq	%ymm0, %ymm1, %ymm2
+	vpsubq	(%ebx), %ymm3, %ymm4
+	vpsubq	0x42(%edx), %ymm5, %ymm6
+
+	vpsubsb	%xmm0, %xmm1, %xmm2
+	vpsubsb	(%eax), %xmm3, %xmm4
+	vpsubsb	0x42(%ecx), %xmm5, %xmm6
+	vpsubsb	%ymm0, %ymm1, %ymm2
+	vpsubsb	(%ebx), %ymm3, %ymm4
+	vpsubsb	0x42(%edx), %ymm5, %ymm6
+
+	vpsubsw	%xmm0, %xmm1, %xmm2
+	vpsubsw	(%eax), %xmm3, %xmm4
+	vpsubsw	0x42(%ecx), %xmm5, %xmm6
+	vpsubsw	%ymm0, %ymm1, %ymm2
+	vpsubsw	(%ebx), %ymm3, %ymm4
+	vpsubsw	0x42(%edx), %ymm5, %ymm6
+
+	vpsubusb	%xmm0, %xmm1, %xmm2
+	vpsubusb	(%eax), %xmm3, %xmm4
+	vpsubusb	0x42(%ecx), %xmm5, %xmm6
+	vpsubusb	%ymm0, %ymm1, %ymm2
+	vpsubusb	(%ebx), %ymm3, %ymm4
+	vpsubusb	0x42(%edx), %ymm5, %ymm6
+
+	vpsubusw	%xmm0, %xmm1, %xmm2
+	vpsubusw	(%eax), %xmm3, %xmm4
+	vpsubusw	0x42(%ecx), %xmm5, %xmm6
+	vpsubusw	%ymm0, %ymm1, %ymm2
+	vpsubusw	(%ebx), %ymm3, %ymm4
+	vpsubusw	0x42(%edx), %ymm5, %ymm6
+
+	vpsubw	%xmm0, %xmm1, %xmm2
+	vpsubw	(%eax), %xmm3, %xmm4
+	vpsubw	0x42(%ecx), %xmm5, %xmm6
+	vpsubw	%ymm0, %ymm1, %ymm2
+	vpsubw	(%ebx), %ymm3, %ymm4
+	vpsubw	0x42(%edx), %ymm5, %ymm6
+
+	vptest	%xmm0, %xmm1
+	vptest	(%esi), %xmm3
+	vptest	0x42(%edi), %xmm3
+	vptest	%ymm7, %ymm6
+	vptest	(%ebp), %ymm4
+	vptest	0x42(%esp), %ymm4
+
+	vpunpckhbw	%xmm0, %xmm1, %xmm2
+	vpunpckhbw	(%eax), %xmm3, %xmm4
+	vpunpckhbw	0x42(%ecx), %xmm5, %xmm6
+	vpunpckhbw	%ymm0, %ymm1, %ymm2
+	vpunpckhbw	(%ebx), %ymm3, %ymm4
+	vpunpckhbw	0x42(%edx), %ymm5, %ymm6
+
+	vpunpckhdq	%xmm0, %xmm1, %xmm2
+	vpunpckhdq	(%eax), %xmm3, %xmm4
+	vpunpckhdq	0x42(%ecx), %xmm5, %xmm6
+	vpunpckhdq	%ymm0, %ymm1, %ymm2
+	vpunpckhdq	(%ebx), %ymm3, %ymm4
+	vpunpckhdq	0x42(%edx), %ymm5, %ymm6
+
+	vpunpckhqdq	%xmm0, %xmm1, %xmm2
+	vpunpckhqdq	(%eax), %xmm3, %xmm4
+	vpunpckhqdq	0x42(%ecx), %xmm5, %xmm6
+	vpunpckhqdq	%ymm0, %ymm1, %ymm2
+	vpunpckhqdq	(%ebx), %ymm3, %ymm4
+	vpunpckhqdq	0x42(%edx), %ymm5, %ymm6
+
+	vpunpckhwd	%xmm0, %xmm1, %xmm2
+	vpunpckhwd	(%eax), %xmm3, %xmm4
+	vpunpckhwd	0x42(%ecx), %xmm5, %xmm6
+	vpunpckhwd	%ymm0, %ymm1, %ymm2
+	vpunpckhwd	(%ebx), %ymm3, %ymm4
+	vpunpckhwd	0x42(%edx), %ymm5, %ymm6
+
+	vpunpcklbw	%xmm0, %xmm1, %xmm2
+	vpunpcklbw	(%eax), %xmm3, %xmm4
+	vpunpcklbw	0x42(%ecx), %xmm5, %xmm6
+	vpunpcklbw	%ymm0, %ymm1, %ymm2
+	vpunpcklbw	(%ebx), %ymm3, %ymm4
+	vpunpcklbw	0x42(%edx), %ymm5, %ymm6
+
+	vpunpckldq	%xmm0, %xmm1, %xmm2
+	vpunpckldq	(%eax), %xmm3, %xmm4
+	vpunpckldq	0x42(%ecx), %xmm5, %xmm6
+	vpunpckldq	%ymm0, %ymm1, %ymm2
+	vpunpckldq	(%ebx), %ymm3, %ymm4
+	vpunpckldq	0x42(%edx), %ymm5, %ymm6
+
+	vpunpcklqdq	%xmm0, %xmm1, %xmm2
+	vpunpcklqdq	(%eax), %xmm3, %xmm4
+	vpunpcklqdq	0x42(%ecx), %xmm5, %xmm6
+	vpunpcklqdq	%ymm0, %ymm1, %ymm2
+	vpunpcklqdq	(%ebx), %ymm3, %ymm4
+	vpunpcklqdq	0x42(%edx), %ymm5, %ymm6
+
+	vpunpcklwd	%xmm0, %xmm1, %xmm2
+	vpunpcklwd	(%eax), %xmm3, %xmm4
+	vpunpcklwd	0x42(%ecx), %xmm5, %xmm6
+	vpunpcklwd	%ymm0, %ymm1, %ymm2
+	vpunpcklwd	(%ebx), %ymm3, %ymm4
+	vpunpcklwd	0x42(%edx), %ymm5, %ymm6
+
+	vpxor	%xmm0, %xmm1, %xmm2
+	vpxor	(%eax), %xmm3, %xmm4
+	vpxor	0x42(%ecx), %xmm5, %xmm6
+	vpxor	%ymm0, %ymm1, %ymm2
+	vpxor	(%ebx), %ymm3, %ymm4
+	vpxor	0x42(%edx), %ymm5, %ymm6
+
+	vrcpps	%xmm0, %xmm1
+	vrcpps	(%esi), %xmm3
+	vrcpps	0x42(%edi), %xmm3
+	vrcpps	%ymm7, %ymm6
+	vrcpps	(%ebp), %ymm4
+	vrcpps	0x42(%esp), %ymm4
+
+	vrcpss	%xmm0, %xmm1, %xmm2
+	vrcpss	(%eax), %xmm3, %xmm4
+	vrcpss	0x42(%ecx), %xmm5, %xmm6
+
+	vroundpd	$0x42, %xmm0, %xmm1
+	vroundpd	$0x23, 	(%esi), %xmm3
+	vroundpd	$0x42, 0x42(%edi), %xmm3
+	vroundpd	$0x42, %ymm0, %ymm1
+	vroundpd	$0x23, 	(%esi), %ymm3
+	vroundpd	$0x42, 0x42(%edi), %ymm3
+
+	vroundps	$0x42, %xmm0, %xmm1
+	vroundps	$0x23, 	(%esi), %xmm3
+	vroundps	$0x42, 0x42(%edi), %xmm3
+	vroundps	$0x42, %ymm0, %ymm1
+	vroundps	$0x23, 	(%esi), %ymm3
+	vroundps	$0x42, 0x42(%edi), %ymm3
+
+	vroundsd	$0x48, %xmm3, %xmm5, %xmm7
+	vroundsd	$0x48, (%ebx), %xmm2, %xmm4
+	vroundsd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vroundss	$0x48, %xmm3, %xmm5, %xmm7
+	vroundss	$0x48, (%ebx), %xmm2, %xmm4
+	vroundss	$0x48, 0x8(%ebx), %xmm1, %xmm6
+
+	vrsqrtps	%xmm0, %xmm1
+	vrsqrtps	(%esi), %xmm3
+	vrsqrtps	0x42(%edi), %xmm3
+	vrsqrtps	%ymm7, %ymm6
+	vrsqrtps	(%ebp), %ymm4
+	vrsqrtps	0x42(%esp), %ymm4
+
+	vrsqrtss	%xmm0, %xmm1, %xmm2
+	vrsqrtss	(%eax), %xmm3, %xmm4
+	vrsqrtss	0x42(%ecx), %xmm5, %xmm6
+
+	vshufpd	$0x48, %xmm3, %xmm5, %xmm7
+	vshufpd	$0x48, (%ebx), %xmm2, %xmm4
+	vshufpd	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vshufpd	$0x48, %ymm3, %ymm5, %ymm7
+	vshufpd	$0x48, (%ebx), %ymm2, %ymm4
+	vshufpd	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vshufps	$0x48, %xmm3, %xmm5, %xmm7
+	vshufps	$0x48, (%ebx), %xmm2, %xmm4
+	vshufps	$0x48, 0x8(%ebx), %xmm1, %xmm6
+	vshufps	$0x48, %ymm3, %ymm5, %ymm7
+	vshufps	$0x48, (%ebx), %ymm2, %ymm4
+	vshufps	$0x48, 0x8(%ebx), %ymm1, %ymm6
+
+	vsqrtpd	%xmm0, %xmm1
+	vsqrtpd	(%esi), %xmm3
+	vsqrtpd	0x42(%edi), %xmm3
+	vsqrtpd	%ymm7, %ymm6
+	vsqrtpd	(%ebp), %ymm4
+	vsqrtpd	0x42(%esp), %ymm4
+
+	vsqrtps	%xmm0, %xmm1
+	vsqrtps	(%esi), %xmm3
+	vsqrtps	0x42(%edi), %xmm3
+	vsqrtps	%ymm7, %ymm6
+	vsqrtps	(%ebp), %ymm4
+	vsqrtps	0x42(%esp), %ymm4
+
+	vsqrtsd	%xmm0, %xmm1, %xmm2
+	vsqrtsd	(%eax), %xmm3, %xmm4
+	vsqrtsd	0x42(%ecx), %xmm5, %xmm6
+
+	vsqrtss	%xmm0, %xmm1, %xmm2
+	vsqrtss	(%eax), %xmm3, %xmm4
+	vsqrtss	0x42(%ecx), %xmm5, %xmm6
+
+	vstmxcsr	(%edx)
+	vstmxcsr	0x8(%edx)
+
+	vsubpd	%xmm0, %xmm1, %xmm2
+	vsubpd	(%eax), %xmm3, %xmm4
+	vsubpd	0x42(%ecx), %xmm5, %xmm6
+	vsubpd	%ymm0, %ymm1, %ymm2
+	vsubpd	(%ebx), %ymm3, %ymm4
+	vsubpd	0x42(%edx), %ymm5, %ymm6
+
+	vsubps	%xmm0, %xmm1, %xmm2
+	vsubps	(%eax), %xmm3, %xmm4
+	vsubps	0x42(%ecx), %xmm5, %xmm6
+	vsubps	%ymm0, %ymm1, %ymm2
+	vsubps	(%ebx), %ymm3, %ymm4
+	vsubps	0x42(%edx), %ymm5, %ymm6
+
+	vsubsd	%xmm0, %xmm1, %xmm2
+	vsubsd	(%eax), %xmm3, %xmm4
+	vsubsd	0x42(%ecx), %xmm5, %xmm6
+
+	vsubss	%xmm0, %xmm1, %xmm2
+	vsubss	(%eax), %xmm3, %xmm4
+	vsubss	0x42(%ecx), %xmm5, %xmm6
+
+	vtestpd	%xmm0, %xmm1
+	vtestpd	(%esi), %xmm3
+	vtestpd	0x42(%edi), %xmm3
+	vtestpd	%ymm7, %ymm6
+	vtestpd	(%ebp), %ymm4
+	vtestpd	0x42(%esp), %ymm4
+
+	vtestps	%xmm0, %xmm1
+	vtestps	(%esi), %xmm3
+	vtestps	0x42(%edi), %xmm3
+	vtestps	%ymm7, %ymm6
+	vtestps	(%ebp), %ymm4
+	vtestps	0x42(%esp), %ymm4
+
+	vucomisd	%xmm0, %xmm1
+	vucomisd	(%esi), %xmm3
+	vucomisd	0x42(%edi), %xmm3
+
+	vucomiss	%xmm0, %xmm1
+	vucomiss	(%esi), %xmm3
+	vucomiss	0x42(%edi), %xmm3
+
+	vunpckhpd	%xmm0, %xmm1, %xmm2
+	vunpckhpd	(%eax), %xmm3, %xmm4
+	vunpckhpd	0x42(%ecx), %xmm5, %xmm6
+	vunpckhpd	%ymm0, %ymm1, %ymm2
+	vunpckhpd	(%ebx), %ymm3, %ymm4
+	vunpckhpd	0x42(%edx), %ymm5, %ymm6
+
+	vunpckhps	%xmm0, %xmm1, %xmm2
+	vunpckhps	(%eax), %xmm3, %xmm4
+	vunpckhps	0x42(%ecx), %xmm5, %xmm6
+	vunpckhps	%ymm0, %ymm1, %ymm2
+	vunpckhps	(%ebx), %ymm3, %ymm4
+	vunpckhps	0x42(%edx), %ymm5, %ymm6
+
+	vunpcklpd	%xmm0, %xmm1, %xmm2
+	vunpcklpd	(%eax), %xmm3, %xmm4
+	vunpcklpd	0x42(%ecx), %xmm5, %xmm6
+	vunpcklpd	%ymm0, %ymm1, %ymm2
+	vunpcklpd	(%ebx), %ymm3, %ymm4
+	vunpcklpd	0x42(%edx), %ymm5, %ymm6
+
+	vunpcklps	%xmm0, %xmm1, %xmm2
+	vunpcklps	(%eax), %xmm3, %xmm4
+	vunpcklps	0x42(%ecx), %xmm5, %xmm6
+	vunpcklps	%ymm0, %ymm1, %ymm2
+	vunpcklps	(%ebx), %ymm3, %ymm4
+	vunpcklps	0x42(%edx), %ymm5, %ymm6
+
+	vxorpd	%xmm0, %xmm1, %xmm2
+	vxorpd	(%eax), %xmm3, %xmm4
+	vxorpd	0x42(%ecx), %xmm5, %xmm6
+	vxorpd	%ymm0, %ymm1, %ymm2
+	vxorpd	(%ebx), %ymm3, %ymm4
+	vxorpd	0x42(%edx), %ymm5, %ymm6
+
+	vxorps	%xmm0, %xmm1, %xmm2
+	vxorps	(%eax), %xmm3, %xmm4
+	vxorps	0x42(%ecx), %xmm5, %xmm6
+	vxorps	%ymm0, %ymm1, %ymm2
+	vxorps	(%ebx), %ymm3, %ymm4
+	vxorps	0x42(%edx), %ymm5, %ymm6
+
+	vzeroall
+
+	vzeroupper
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.f16c.out b/usr/src/test/util-tests/tests/dis/i386/32.f16c.out
new file mode 100644
index 0000000000..8e0e60498d
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.f16c.out
@@ -0,0 +1,14 @@
+    libdis_test:      c4 e2 79 13 c8     vcvtph2ps %xmm0,%xmm1
+    libdis_test+0x5:  c4 e2 79 13 08     vcvtph2ps (%eax),%xmm1
+    libdis_test+0xa:  c4 e2 79 13 48 24  vcvtph2ps 0x24(%eax),%xmm1
+    libdis_test+0x10: c4 e2 7d 13 c8     vcvtph2ps %xmm0,%ymm1
+    libdis_test+0x15: c4 e2 7d 13 08     vcvtph2ps (%eax),%ymm1
+    libdis_test+0x1a: c4 e2 7d 13 48 24  vcvtph2ps 0x24(%eax),%ymm1
+    libdis_test+0x20: c4 e3 79 1d c1 10  vcvtps2ph $0x10,%xmm0,%xmm1
+    libdis_test+0x26: c4 e3 79 1d 1b 10  vcvtps2ph $0x10,%xmm3,(%ebx)
+    libdis_test+0x2c: c4 e3 79 1d 61 10  vcvtps2ph $0x10,%xmm4,0x10(%ecx)
+                      10 
+    libdis_test+0x33: c4 e3 7d 1d c1 10  vcvtps2ph $0x10,%ymm0,%xmm1
+    libdis_test+0x39: c4 e3 7d 1d 1b 10  vcvtps2ph $0x10,%ymm3,(%ebx)
+    libdis_test+0x3f: c4 e3 7d 1d 61 10  vcvtps2ph $0x10,%ymm4,0x10(%ecx)
+                      10 
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.f16c.s b/usr/src/test/util-tests/tests/dis/i386/32.f16c.s
new file mode 100644
index 0000000000..4d9bcecc05
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.f16c.s
@@ -0,0 +1,38 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test F16C related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	vcvtph2ps	%xmm0, %xmm1
+	vcvtph2ps	(%eax), %xmm1
+	vcvtph2ps	0x24(%eax), %xmm1
+	vcvtph2ps	%xmm0, %ymm1
+	vcvtph2ps	(%eax), %ymm1
+	vcvtph2ps	0x24(%eax), %ymm1
+
+	vcvtps2ph	$0x10, %xmm0, %xmm1
+	vcvtps2ph	$0x10, %xmm3, (%ebx)
+	vcvtps2ph	$0x10, %xmm4, 0x10(%ecx)
+	vcvtps2ph	$0x10, %ymm0, %xmm1
+	vcvtps2ph	$0x10, %ymm3, (%ebx)
+	vcvtps2ph	$0x10, %ymm4, 0x10(%ecx)
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.fma-sd.s b/usr/src/test/util-tests/tests/dis/i386/32.fma-sd.s
index 25f60a53ad..9b018aca73 100644
--- a/usr/src/test/util-tests/tests/dis/i386/32.fma-sd.s
+++ b/usr/src/test/util-tests/tests/dis/i386/32.fma-sd.s
@@ -14,7 +14,7 @@
  */
 
 /*
- * Test ADX related instructions
+ * Test FMA3 -SD related instructions
  */
 
 .text
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.fma-ss.s b/usr/src/test/util-tests/tests/dis/i386/32.fma-ss.s
index 2c9fff552e..d9a8129de8 100644
--- a/usr/src/test/util-tests/tests/dis/i386/32.fma-ss.s
+++ b/usr/src/test/util-tests/tests/dis/i386/32.fma-ss.s
@@ -14,7 +14,7 @@
  */
 
 /*
- * Test ADX related instructions
+ * Test FMA3 -SS related instructions
  */
 
 .text
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.movbe.out b/usr/src/test/util-tests/tests/dis/i386/32.movbe.out
new file mode 100644
index 0000000000..d00cb5f3b5
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.movbe.out
@@ -0,0 +1,4 @@
+    libdis_test:      66 0f 38 f1 03     movbew %ax,(%ebx)
+    libdis_test+0x5:  0f 38 f1 03        movbel %eax,(%ebx)
+    libdis_test+0x9:  66 0f 38 f0 18     movbew (%eax),%bx
+    libdis_test+0xe:  0f 38 f0 18        movbel (%eax),%ebx
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.movbe.s b/usr/src/test/util-tests/tests/dis/i386/32.movbe.s
new file mode 100644
index 0000000000..8eb664b321
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.movbe.s
@@ -0,0 +1,29 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test MOVBE related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	movbew	%ax, (%ebx)
+	movbel	%eax, (%ebx)
+	movbew	(%eax), %bx
+	movbel	(%eax), %ebx
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.out b/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.out
new file mode 100644
index 0000000000..455fe8f6f1
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.out
@@ -0,0 +1,20 @@
+    libdis_test:      66 0f 3a 44 c8 02  pclmulqdq $0x2,%xmm0,%xmm1
+    libdis_test+0x6:  66 0f 3a 44 10 02  pclmulqdq $0x2,(%eax),%xmm2
+    libdis_test+0xc:  66 0f 3a 44 5b 10  pclmulqdq $0x2,0x10(%ebx),%xmm3
+                      02 
+    libdis_test+0x13: 66 0f 3a 44 c8 00  pclmullqlqdq %xmm0,%xmm1
+    libdis_test+0x19: 66 0f 3a 44 10 00  pclmullqlqdq (%eax),%xmm2
+    libdis_test+0x1f: 66 0f 3a 44 53 04  pclmullqlqdq 0x4(%ebx),%xmm2
+                      00 
+    libdis_test+0x26: 66 0f 3a 44 c8 01  pclmulhqlqdq %xmm0,%xmm1
+    libdis_test+0x2c: 66 0f 3a 44 10 01  pclmulhqlqdq (%eax),%xmm2
+    libdis_test+0x32: 66 0f 3a 44 53 04  pclmulhqlqdq 0x4(%ebx),%xmm2
+                      01 
+    libdis_test+0x39: 66 0f 3a 44 c8 10  pclmullqhqdq %xmm0,%xmm1
+    libdis_test+0x3f: 66 0f 3a 44 10 10  pclmullqhqdq (%eax),%xmm2
+    libdis_test+0x45: 66 0f 3a 44 53 04  pclmullqhqdq 0x4(%ebx),%xmm2
+                      10 
+    libdis_test+0x4c: 66 0f 3a 44 c8 11  pclmulhqhqdq %xmm0,%xmm1
+    libdis_test+0x52: 66 0f 3a 44 10 11  pclmulhqhqdq (%eax),%xmm2
+    libdis_test+0x58: 66 0f 3a 44 53 04  pclmulhqhqdq 0x4(%ebx),%xmm2
+                      11 
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.s b/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.s
new file mode 100644
index 0000000000..69e87bc12b
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.pclmulqdq.s
@@ -0,0 +1,44 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test PCLMULQDQ related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	pclmulqdq	$0x2, %xmm0, %xmm1
+	pclmulqdq	$0x2, (%eax), %xmm2
+	pclmulqdq	$0x2, 0x10(%ebx), %xmm3
+
+	pclmullqlqdq	%xmm0, %xmm1
+	pclmullqlqdq	(%eax), %xmm2
+	pclmullqlqdq	0x4(%ebx), %xmm2
+
+	pclmulhqlqdq	%xmm0, %xmm1
+	pclmulhqlqdq	(%eax), %xmm2
+	pclmulhqlqdq	0x4(%ebx), %xmm2
+
+	pclmullqhqdq	%xmm0, %xmm1
+	pclmullqhqdq	(%eax), %xmm2
+	pclmullqhqdq	0x4(%ebx), %xmm2
+
+	pclmulhqhqdq	%xmm0, %xmm1
+	pclmulhqhqdq	(%eax), %xmm2
+	pclmulhqhqdq	0x4(%ebx), %xmm2
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.out b/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.out
new file mode 100644
index 0000000000..84c13a2e5b
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.out
@@ -0,0 +1,140 @@
+    libdis_test:       66 0f 3a 0d c8 42  blendpd $0x42,%xmm0,%xmm1
+    libdis_test+0x6:   66 0f 3a 0d 0b 42  blendpd $0x42,(%ebx),%xmm1
+    libdis_test+0xc:   66 0f 3a 0c c8 42  blendps $0x42,%xmm0,%xmm1
+    libdis_test+0x12:  66 0f 3a 0c 0b 42  blendps $0x42,(%ebx),%xmm1
+    libdis_test+0x18:  66 0f 38 15 d1     blendvpd %xmm1,%xmm2
+    libdis_test+0x1d:  66 0f 38 15 13     blendvpd (%ebx),%xmm2
+    libdis_test+0x22:  66 0f 38 15 53 42  blendvpd 0x42(%ebx),%xmm2
+    libdis_test+0x28:  66 0f 38 14 d1     blendvps %xmm1,%xmm2
+    libdis_test+0x2d:  66 0f 38 14 13     blendvps (%ebx),%xmm2
+    libdis_test+0x32:  66 0f 38 14 53 42  blendvps 0x42(%ebx),%xmm2
+    libdis_test+0x38:  66 0f 3a 41 c8 42  dppd   $0x42,%xmm0,%xmm1
+    libdis_test+0x3e:  66 0f 3a 41 0b 42  dppd   $0x42,(%ebx),%xmm1
+    libdis_test+0x44:  66 0f 3a 40 c8 42  dpps   $0x42,%xmm0,%xmm1
+    libdis_test+0x4a:  66 0f 3a 40 0b 42  dpps   $0x42,(%ebx),%xmm1
+    libdis_test+0x50:  66 0f 3a 17 f3 23  extractps $0x23,%xmm6,%ebx
+    libdis_test+0x56:  66 0f 3a 17 33 23  extractps $0x23,%xmm6,(%ebx)
+    libdis_test+0x5c:  66 0f 3a 21 d1 23  insertps $0x23,%xmm1,%xmm2
+    libdis_test+0x62:  66 0f 3a 21 13 23  insertps $0x23,(%ebx),%xmm2
+    libdis_test+0x68:  66 0f 3a 21 53 42  insertps $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x6f:  66 0f 38 2a 03     movntdqa (%ebx),%xmm0
+    libdis_test+0x74:  66 0f 3a 42 d1 23  mpsadbw $0x23,%xmm1,%xmm2
+    libdis_test+0x7a:  66 0f 3a 42 13 23  mpsadbw $0x23,(%ebx),%xmm2
+    libdis_test+0x80:  66 0f 3a 42 53 42  mpsadbw $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x87:  66 0f 38 2b d1     packusdw %xmm1,%xmm2
+    libdis_test+0x8c:  66 0f 38 2b 13     packusdw (%ebx),%xmm2
+    libdis_test+0x91:  66 0f 38 2b 53 42  packusdw 0x42(%ebx),%xmm2
+    libdis_test+0x97:  66 0f 38 10 d1     pblendvb %xmm1,%xmm2
+    libdis_test+0x9c:  66 0f 38 10 13     pblendvb (%ebx),%xmm2
+    libdis_test+0xa1:  66 0f 38 10 53 42  pblendvb 0x42(%ebx),%xmm2
+    libdis_test+0xa7:  66 0f 3a 0e d1 23  pblendw $0x23,%xmm1,%xmm2
+    libdis_test+0xad:  66 0f 3a 0e 13 23  pblendw $0x23,(%ebx),%xmm2
+    libdis_test+0xb3:  66 0f 3a 0e 53 42  pblendw $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0xba:  66 0f 38 29 d1     pcmpeqq %xmm1,%xmm2
+    libdis_test+0xbf:  66 0f 38 29 13     pcmpeqq (%ebx),%xmm2
+    libdis_test+0xc4:  66 0f 38 29 53 42  pcmpeqq 0x42(%ebx),%xmm2
+    libdis_test+0xca:  66 0f 3a 14 e2 23  pextrb $0x23,%xmm4,%edx
+    libdis_test+0xd0:  66 0f 3a 14 22 23  pextrb $0x23,%xmm4,(%edx)
+    libdis_test+0xd6:  66 0f 3a 16 e2 23  pextrd $0x23,%xmm4,%edx
+    libdis_test+0xdc:  66 0f 3a 16 22 23  pextrd $0x23,%xmm4,(%edx)
+    libdis_test+0xe2:  66 0f c5 d4 23     pextrw $0x23,%xmm4,%edx
+    libdis_test+0xe7:  66 0f 3a 15 22 23  pextrw $0x23,%xmm4,(%edx)
+    libdis_test+0xed:  66 0f 38 41 d1     phminposuw %xmm1,%xmm2
+    libdis_test+0xf2:  66 0f 38 41 13     phminposuw (%ebx),%xmm2
+    libdis_test+0xf7:  66 0f 38 41 53 42  phminposuw 0x42(%ebx),%xmm2
+    libdis_test+0xfd:  66 0f 3a 20 d3 23  pinsrb $0x23,%ebx,%xmm2
+    libdis_test+0x103: 66 0f 3a 20 13 23  pinsrb $0x23,(%ebx),%xmm2
+    libdis_test+0x109: 66 0f 3a 20 53 42  pinsrb $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x110: 66 0f 3a 22 d3 23  pinsrd $0x23,%ebx,%xmm2
+    libdis_test+0x116: 66 0f 3a 22 13 23  pinsrd $0x23,(%ebx),%xmm2
+    libdis_test+0x11c: 66 0f 3a 22 53 42  pinsrd $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x123: 66 0f 38 3c d1     pmaxsb %xmm1,%xmm2
+    libdis_test+0x128: 66 0f 38 3c 13     pmaxsb (%ebx),%xmm2
+    libdis_test+0x12d: 66 0f 38 3c 53 42  pmaxsb 0x42(%ebx),%xmm2
+    libdis_test+0x133: 66 0f 38 3d d1     pmaxsd %xmm1,%xmm2
+    libdis_test+0x138: 66 0f 38 3d 13     pmaxsd (%ebx),%xmm2
+    libdis_test+0x13d: 66 0f 38 3d 53 42  pmaxsd 0x42(%ebx),%xmm2
+    libdis_test+0x143: 66 0f 38 3f d1     pmaxud %xmm1,%xmm2
+    libdis_test+0x148: 66 0f 38 3f 13     pmaxud (%ebx),%xmm2
+    libdis_test+0x14d: 66 0f 38 3f 53 42  pmaxud 0x42(%ebx),%xmm2
+    libdis_test+0x153: 66 0f 38 3e d1     pmaxuw %xmm1,%xmm2
+    libdis_test+0x158: 66 0f 38 3e 13     pmaxuw (%ebx),%xmm2
+    libdis_test+0x15d: 66 0f 38 3e 53 42  pmaxuw 0x42(%ebx),%xmm2
+    libdis_test+0x163: 66 0f 38 38 d1     pminsb %xmm1,%xmm2
+    libdis_test+0x168: 66 0f 38 38 13     pminsb (%ebx),%xmm2
+    libdis_test+0x16d: 66 0f 38 38 53 42  pminsb 0x42(%ebx),%xmm2
+    libdis_test+0x173: 66 0f 38 39 d1     pminsd %xmm1,%xmm2
+    libdis_test+0x178: 66 0f 38 39 13     pminsd (%ebx),%xmm2
+    libdis_test+0x17d: 66 0f 38 39 53 42  pminsd 0x42(%ebx),%xmm2
+    libdis_test+0x183: 66 0f 38 3b d1     pminud %xmm1,%xmm2
+    libdis_test+0x188: 66 0f 38 3b 13     pminud (%ebx),%xmm2
+    libdis_test+0x18d: 66 0f 38 3b 53 42  pminud 0x42(%ebx),%xmm2
+    libdis_test+0x193: 66 0f 38 3a d1     pminuw %xmm1,%xmm2
+    libdis_test+0x198: 66 0f 38 3a 13     pminuw (%ebx),%xmm2
+    libdis_test+0x19d: 66 0f 38 3a 53 42  pminuw 0x42(%ebx),%xmm2
+    libdis_test+0x1a3: 66 0f 38 21 d1     pmovsxbd %xmm1,%xmm2
+    libdis_test+0x1a8: 66 0f 38 21 13     pmovsxbd (%ebx),%xmm2
+    libdis_test+0x1ad: 66 0f 38 21 53 42  pmovsxbd 0x42(%ebx),%xmm2
+    libdis_test+0x1b3: 66 0f 38 22 d1     pmovsxbq %xmm1,%xmm2
+    libdis_test+0x1b8: 66 0f 38 22 13     pmovsxbq (%ebx),%xmm2
+    libdis_test+0x1bd: 66 0f 38 22 53 42  pmovsxbq 0x42(%ebx),%xmm2
+    libdis_test+0x1c3: 66 0f 38 20 d1     pmovsxbw %xmm1,%xmm2
+    libdis_test+0x1c8: 66 0f 38 20 13     pmovsxbw (%ebx),%xmm2
+    libdis_test+0x1cd: 66 0f 38 20 53 42  pmovsxbw 0x42(%ebx),%xmm2
+    libdis_test+0x1d3: 66 0f 38 25 d1     pmovsxdq %xmm1,%xmm2
+    libdis_test+0x1d8: 66 0f 38 25 13     pmovsxdq (%ebx),%xmm2
+    libdis_test+0x1dd: 66 0f 38 25 53 42  pmovsxdq 0x42(%ebx),%xmm2
+    libdis_test+0x1e3: 66 0f 38 23 d1     pmovsxwd %xmm1,%xmm2
+    libdis_test+0x1e8: 66 0f 38 23 13     pmovsxwd (%ebx),%xmm2
+    libdis_test+0x1ed: 66 0f 38 23 53 42  pmovsxwd 0x42(%ebx),%xmm2
+    libdis_test+0x1f3: 66 0f 38 24 d1     pmovsxwq %xmm1,%xmm2
+    libdis_test+0x1f8: 66 0f 38 24 13     pmovsxwq (%ebx),%xmm2
+    libdis_test+0x1fd: 66 0f 38 24 53 42  pmovsxwq 0x42(%ebx),%xmm2
+    libdis_test+0x203: 66 0f 38 31 d1     pmovzxbd %xmm1,%xmm2
+    libdis_test+0x208: 66 0f 38 31 13     pmovzxbd (%ebx),%xmm2
+    libdis_test+0x20d: 66 0f 38 31 53 42  pmovzxbd 0x42(%ebx),%xmm2
+    libdis_test+0x213: 66 0f 38 32 d1     pmovzxbq %xmm1,%xmm2
+    libdis_test+0x218: 66 0f 38 32 13     pmovzxbq (%ebx),%xmm2
+    libdis_test+0x21d: 66 0f 38 32 53 42  pmovzxbq 0x42(%ebx),%xmm2
+    libdis_test+0x223: 66 0f 38 30 d1     pmovzxbw %xmm1,%xmm2
+    libdis_test+0x228: 66 0f 38 30 13     pmovzxbw (%ebx),%xmm2
+    libdis_test+0x22d: 66 0f 38 30 53 42  pmovzxbw 0x42(%ebx),%xmm2
+    libdis_test+0x233: 66 0f 38 35 d1     pmovzxdq %xmm1,%xmm2
+    libdis_test+0x238: 66 0f 38 35 13     pmovzxdq (%ebx),%xmm2
+    libdis_test+0x23d: 66 0f 38 35 53 42  pmovzxdq 0x42(%ebx),%xmm2
+    libdis_test+0x243: 66 0f 38 33 d1     pmovzxwd %xmm1,%xmm2
+    libdis_test+0x248: 66 0f 38 33 13     pmovzxwd (%ebx),%xmm2
+    libdis_test+0x24d: 66 0f 38 33 53 42  pmovzxwd 0x42(%ebx),%xmm2
+    libdis_test+0x253: 66 0f 38 34 d1     pmovzxwq %xmm1,%xmm2
+    libdis_test+0x258: 66 0f 38 34 13     pmovzxwq (%ebx),%xmm2
+    libdis_test+0x25d: 66 0f 38 34 53 42  pmovzxwq 0x42(%ebx),%xmm2
+    libdis_test+0x263: 66 0f 38 28 d1     pmuldq %xmm1,%xmm2
+    libdis_test+0x268: 66 0f 38 28 13     pmuldq (%ebx),%xmm2
+    libdis_test+0x26d: 66 0f 38 28 53 42  pmuldq 0x42(%ebx),%xmm2
+    libdis_test+0x273: 66 0f 38 40 d1     pmulld %xmm1,%xmm2
+    libdis_test+0x278: 66 0f 38 40 13     pmulld (%ebx),%xmm2
+    libdis_test+0x27d: 66 0f 38 40 53 42  pmulld 0x42(%ebx),%xmm2
+    libdis_test+0x283: 66 0f 38 17 d1     ptest  %xmm1,%xmm2
+    libdis_test+0x288: 66 0f 38 17 13     ptest  (%ebx),%xmm2
+    libdis_test+0x28d: 66 0f 38 17 53 42  ptest  0x42(%ebx),%xmm2
+    libdis_test+0x293: 66 0f 3a 09 d1 23  roundpd $0x23,%xmm1,%xmm2
+    libdis_test+0x299: 66 0f 3a 09 13 23  roundpd $0x23,(%ebx),%xmm2
+    libdis_test+0x29f: 66 0f 3a 09 53 42  roundpd $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x2a6: 66 0f 3a 08 d1 23  roundps $0x23,%xmm1,%xmm2
+    libdis_test+0x2ac: 66 0f 3a 08 13 23  roundps $0x23,(%ebx),%xmm2
+    libdis_test+0x2b2: 66 0f 3a 08 53 42  roundps $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x2b9: 66 0f 3a 0b d1 23  roundsd $0x23,%xmm1,%xmm2
+    libdis_test+0x2bf: 66 0f 3a 0b 13 23  roundsd $0x23,(%ebx),%xmm2
+    libdis_test+0x2c5: 66 0f 3a 0b 53 42  roundsd $0x23,0x42(%ebx),%xmm2
+                       23 
+    libdis_test+0x2cc: 66 0f 3a 0a d1 23  roundss $0x23,%xmm1,%xmm2
+    libdis_test+0x2d2: 66 0f 3a 0a 13 23  roundss $0x23,(%ebx),%xmm2
+    libdis_test+0x2d8: 66 0f 3a 0a 53 42  roundss $0x23,0x42(%ebx),%xmm2
+                       23 
diff --git a/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.s b/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.s
new file mode 100644
index 0000000000..4e9a1d0751
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/32.sse-4.1.s
@@ -0,0 +1,156 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test SSE 4.2 related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	blendpd		$0x42, %xmm0, %xmm1
+	blendpd		$0x42, (%ebx), %xmm1
+	blendps		$0x42, %xmm0, %xmm1
+	blendps		$0x42, (%ebx), %xmm1
+	blendvpd	%xmm1, %xmm2
+	blendvpd	(%ebx), %xmm2
+	blendvpd	0x42(%ebx), %xmm2
+	blendvps	%xmm1, %xmm2
+	blendvps	(%ebx), %xmm2
+	blendvps	0x42(%ebx), %xmm2
+	dppd		$0x42, %xmm0, %xmm1
+	dppd		$0x42, (%ebx), %xmm1
+	dpps		$0x42, %xmm0, %xmm1
+	dpps		$0x42, (%ebx), %xmm1
+	extractps	$0x23, %xmm6, %ebx
+	extractps	$0x23, %xmm6, (%ebx)
+	insertps	$0x23, %xmm1, %xmm2
+	insertps	$0x23, (%ebx), %xmm2
+	insertps	$0x23, 0x42(%ebx), %xmm2
+	movntdqa	(%ebx), %xmm0
+	mpsadbw		$0x23, %xmm1, %xmm2
+	mpsadbw		$0x23, (%ebx), %xmm2
+	mpsadbw		$0x23, 0x42(%ebx), %xmm2
+	packusdw	%xmm1, %xmm2
+	packusdw	(%ebx), %xmm2
+	packusdw	0x42(%ebx), %xmm2
+	pblendvb	%xmm1, %xmm2
+	pblendvb	(%ebx), %xmm2
+	pblendvb	0x42(%ebx), %xmm2
+	pblendw		$0x23, %xmm1, %xmm2
+	pblendw		$0x23, (%ebx), %xmm2
+	pblendw		$0x23, 0x42(%ebx), %xmm2
+	pcmpeqq		%xmm1, %xmm2
+	pcmpeqq		(%ebx), %xmm2
+	pcmpeqq		0x42(%ebx), %xmm2
+	pextrb		$0x23, %xmm4, %edx
+	pextrb		$0x23, %xmm4, (%edx)
+	pextrd		$0x23, %xmm4, %edx
+	pextrd		$0x23, %xmm4, (%edx)
+	pextrw		$0x23, %xmm4, %edx
+	pextrw		$0x23, %xmm4, (%edx)
+	phminposuw	%xmm1, %xmm2
+	phminposuw	(%ebx), %xmm2
+	phminposuw	0x42(%ebx), %xmm2
+	pinsrb		$0x23, %ebx, %xmm2
+	pinsrb		$0x23, (%ebx), %xmm2
+	pinsrb		$0x23, 0x42(%ebx), %xmm2
+	pinsrd		$0x23, %ebx, %xmm2
+	pinsrd		$0x23, (%ebx), %xmm2
+	pinsrd		$0x23, 0x42(%ebx), %xmm2
+	pmaxsb		%xmm1, %xmm2
+	pmaxsb		(%ebx), %xmm2
+	pmaxsb		0x42(%ebx), %xmm2
+	pmaxsd		%xmm1, %xmm2
+	pmaxsd		(%ebx), %xmm2
+	pmaxsd		0x42(%ebx), %xmm2
+	pmaxud		%xmm1, %xmm2
+	pmaxud		(%ebx), %xmm2
+	pmaxud		0x42(%ebx), %xmm2
+	pmaxuw		%xmm1, %xmm2
+	pmaxuw		(%ebx), %xmm2
+	pmaxuw		0x42(%ebx), %xmm2
+	pminsb		%xmm1, %xmm2
+	pminsb		(%ebx), %xmm2
+	pminsb		0x42(%ebx), %xmm2
+	pminsd		%xmm1, %xmm2
+	pminsd		(%ebx), %xmm2
+	pminsd		0x42(%ebx), %xmm2
+	pminud		%xmm1, %xmm2
+	pminud		(%ebx), %xmm2
+	pminud		0x42(%ebx), %xmm2
+	pminuw		%xmm1, %xmm2
+	pminuw		(%ebx), %xmm2
+	pminuw		0x42(%ebx), %xmm2
+	pmovsxbd	%xmm1, %xmm2
+	pmovsxbd	(%ebx), %xmm2
+	pmovsxbd	0x42(%ebx), %xmm2
+	pmovsxbq	%xmm1, %xmm2
+	pmovsxbq	(%ebx), %xmm2
+	pmovsxbq	0x42(%ebx), %xmm2
+	pmovsxbw	%xmm1, %xmm2
+	pmovsxbw	(%ebx), %xmm2
+	pmovsxbw	0x42(%ebx), %xmm2
+	pmovsxdq	%xmm1, %xmm2
+	pmovsxdq	(%ebx), %xmm2
+	pmovsxdq	0x42(%ebx), %xmm2
+	pmovsxwd	%xmm1, %xmm2
+	pmovsxwd	(%ebx), %xmm2
+	pmovsxwd	0x42(%ebx), %xmm2
+	pmovsxwq	%xmm1, %xmm2
+	pmovsxwq	(%ebx), %xmm2
+	pmovsxwq	0x42(%ebx), %xmm2
+	pmovzxbd	%xmm1, %xmm2
+	pmovzxbd	(%ebx), %xmm2
+	pmovzxbd	0x42(%ebx), %xmm2
+	pmovzxbq	%xmm1, %xmm2
+	pmovzxbq	(%ebx), %xmm2
+	pmovzxbq	0x42(%ebx), %xmm2
+	pmovzxbw	%xmm1, %xmm2
+	pmovzxbw	(%ebx), %xmm2
+	pmovzxbw	0x42(%ebx), %xmm2
+	pmovzxdq	%xmm1, %xmm2
+	pmovzxdq	(%ebx), %xmm2
+	pmovzxdq	0x42(%ebx), %xmm2
+	pmovzxwd	%xmm1, %xmm2
+	pmovzxwd	(%ebx), %xmm2
+	pmovzxwd	0x42(%ebx), %xmm2
+	pmovzxwq	%xmm1, %xmm2
+	pmovzxwq	(%ebx), %xmm2
+	pmovzxwq	0x42(%ebx), %xmm2
+	pmuldq		%xmm1, %xmm2
+	pmuldq		(%ebx), %xmm2
+	pmuldq		0x42(%ebx), %xmm2
+	pmulld		%xmm1, %xmm2
+	pmulld		(%ebx), %xmm2
+	pmulld		0x42(%ebx), %xmm2
+	ptest		%xmm1, %xmm2
+	ptest		(%ebx), %xmm2
+	ptest		0x42(%ebx), %xmm2
+	roundpd		$0x23, %xmm1, %xmm2
+	roundpd		$0x23, (%ebx), %xmm2
+	roundpd		$0x23, 0x42(%ebx), %xmm2
+	roundps		$0x23, %xmm1, %xmm2
+	roundps		$0x23, (%ebx), %xmm2
+	roundps		$0x23, 0x42(%ebx), %xmm2
+	roundsd		$0x23, %xmm1, %xmm2
+	roundsd		$0x23, (%ebx), %xmm2
+	roundsd		$0x23, 0x42(%ebx), %xmm2
+	roundss		$0x23, %xmm1, %xmm2
+	roundss		$0x23, (%ebx), %xmm2
+	roundss		$0x23, 0x42(%ebx), %xmm2
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.avx.out b/usr/src/test/util-tests/tests/dis/i386/64.avx.out
new file mode 100644
index 0000000000..b69fb0144c
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.avx.out
@@ -0,0 +1,1972 @@
+    libdis_test:        c5 f1 58 d0        vaddpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x4:    c5 e1 58 20        vaddpd (%rax),%xmm3,%xmm4
+    libdis_test+0x8:    c5 d1 58 71 42     vaddpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd:    c5 f5 58 d0        vaddpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x11:   c5 e5 58 23        vaddpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x15:   c5 d5 58 72 42     vaddpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1a:   c5 f0 58 d0        vaddps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e:   c5 e0 58 20        vaddps (%rax),%xmm3,%xmm4
+    libdis_test+0x22:   c5 d0 58 71 42     vaddps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x27:   c5 f4 58 d0        vaddps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2b:   c5 e4 58 23        vaddps (%rbx),%ymm3,%ymm4
+    libdis_test+0x2f:   c5 d4 58 72 42     vaddps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x34:   c5 f3 58 d0        vaddsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x38:   c5 e3 58 20        vaddsd (%rax),%xmm3,%xmm4
+    libdis_test+0x3c:   c5 d3 58 71 42     vaddsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x41:   c5 f2 58 d0        vaddss %xmm0,%xmm1,%xmm2
+    libdis_test+0x45:   c5 e2 58 20        vaddss (%rax),%xmm3,%xmm4
+    libdis_test+0x49:   c5 d2 58 71 42     vaddss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x4e:   c5 f1 d0 d0        vaddsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x52:   c5 e1 d0 20        vaddsubpd (%rax),%xmm3,%xmm4
+    libdis_test+0x56:   c5 d1 d0 71 42     vaddsubpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x5b:   c5 f5 d0 d0        vaddsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x5f:   c5 e5 d0 23        vaddsubpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x63:   c5 d5 d0 72 42     vaddsubpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x68:   c5 f3 d0 d0        vaddsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x6c:   c5 e3 d0 20        vaddsubps (%rax),%xmm3,%xmm4
+    libdis_test+0x70:   c5 d3 d0 71 42     vaddsubps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x75:   c5 f7 d0 d0        vaddsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x79:   c5 e7 d0 23        vaddsubps (%rbx),%ymm3,%ymm4
+    libdis_test+0x7d:   c5 d7 d0 72 42     vaddsubps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x82:   c4 e2 71 de d0     vaesdec %xmm0,%xmm1,%xmm2
+    libdis_test+0x87:   c4 e2 61 de 20     vaesdec (%rax),%xmm3,%xmm4
+    libdis_test+0x8c:   c4 e2 51 de 71 42  vaesdec 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x92:   c4 e2 71 df d0     vaesdeclast %xmm0,%xmm1,%xmm2
+    libdis_test+0x97:   c4 e2 61 df 20     vaesdeclast (%rax),%xmm3,%xmm4
+    libdis_test+0x9c:   c4 e2 51 df 71 42  vaesdeclast 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa2:   c4 e2 71 dc d0     vaesenc %xmm0,%xmm1,%xmm2
+    libdis_test+0xa7:   c4 e2 61 dc 20     vaesenc (%rax),%xmm3,%xmm4
+    libdis_test+0xac:   c4 e2 51 dc 71 42  vaesenc 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb2:   c4 e2 71 dd d0     vaesenclast %xmm0,%xmm1,%xmm2
+    libdis_test+0xb7:   c4 e2 61 dd 20     vaesenclast (%rax),%xmm3,%xmm4
+    libdis_test+0xbc:   c4 e2 51 dd 71 42  vaesenclast 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc2:   c4 e2 79 db c8     vaesimc %xmm0,%xmm1
+    libdis_test+0xc7:   c4 e2 79 db 1e     vaesimc (%rsi),%xmm3
+    libdis_test+0xcc:   c4 e2 79 db 5f 42  vaesimc 0x42(%rdi),%xmm3
+    libdis_test+0xd2:   c4 e3 79 df c8 42  vaeskeygenassist $0x42,%xmm0,%xmm1
+    libdis_test+0xd8:   c4 e3 79 df 1e 23  vaeskeygenassist $0x23,(%rsi),%xmm3
+    libdis_test+0xde:   c4 e3 79 df 5f 42  vaeskeygenassist $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0xe5:   c5 f1 55 d0        vandnpd %xmm0,%xmm1,%xmm2
+    libdis_test+0xe9:   c5 e1 55 20        vandnpd (%rax),%xmm3,%xmm4
+    libdis_test+0xed:   c5 d1 55 71 42     vandnpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xf2:   c5 f5 55 d0        vandnpd %ymm0,%ymm1,%ymm2
+    libdis_test+0xf6:   c5 e5 55 23        vandnpd (%rbx),%ymm3,%ymm4
+    libdis_test+0xfa:   c5 d5 55 72 42     vandnpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xff:   c5 f0 55 d0        vandnps %xmm0,%xmm1,%xmm2
+    libdis_test+0x103:  c5 e0 55 20        vandnps (%rax),%xmm3,%xmm4
+    libdis_test+0x107:  c5 d0 55 71 42     vandnps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x10c:  c5 f4 55 d0        vandnps %ymm0,%ymm1,%ymm2
+    libdis_test+0x110:  c5 e4 55 23        vandnps (%rbx),%ymm3,%ymm4
+    libdis_test+0x114:  c5 d4 55 72 42     vandnps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x119:  c5 f1 54 d0        vandpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x11d:  c5 e1 54 20        vandpd (%rax),%xmm3,%xmm4
+    libdis_test+0x121:  c5 d1 54 71 42     vandpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x126:  c5 f5 54 d0        vandpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x12a:  c5 e5 54 23        vandpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x12e:  c5 d5 54 72 42     vandpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x133:  c5 f0 54 d0        vandps %xmm0,%xmm1,%xmm2
+    libdis_test+0x137:  c5 e0 54 20        vandps (%rax),%xmm3,%xmm4
+    libdis_test+0x13b:  c5 d0 54 71 42     vandps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x140:  c5 f4 54 d0        vandps %ymm0,%ymm1,%ymm2
+    libdis_test+0x144:  c5 e4 54 23        vandps (%rbx),%ymm3,%ymm4
+    libdis_test+0x148:  c5 d4 54 72 42     vandps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x14d:  c4 e3 51 0d fb 48  vblendpd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x153:  c4 e3 69 0d 23 48  vblendpd $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x159:  c4 e3 71 0d 73 08  vblendpd $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x160:  c4 e3 55 0d fb 48  vblendpd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x166:  c4 e3 6d 0d 23 48  vblendpd $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x16c:  c4 e3 75 0d 73 08  vblendpd $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x173:  c4 e3 51 0c fb 48  vblendps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x179:  c4 e3 69 0c 23 48  vblendps $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x17f:  c4 e3 71 0c 73 08  vblendps $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x186:  c4 e3 55 0c fb 48  vblendps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x18c:  c4 e3 6d 0c 23 48  vblendps $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x192:  c4 e3 75 0c 73 08  vblendps $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x199:  c4 e3 69 4b d9 00  vblendvpd %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x19f:  c4 e3 69 4b 18 00  vblendvpd %xmm0,(%rax),%xmm2,%xmm3
+    libdis_test+0x1a5:  c4 e3 69 4b 5b 10  vblendvpd %xmm0,0x10(%rbx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x1ac:  c4 e3 6d 4b d9 00  vblendvpd %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1b2:  c4 e3 6d 4b 18 00  vblendvpd %ymm0,(%rax),%ymm2,%ymm3
+    libdis_test+0x1b8:  c4 e3 6d 4b 5b 10  vblendvpd %ymm0,0x10(%rbx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x1bf:  c4 e3 69 4a d9 00  vblendvps %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x1c5:  c4 e3 69 4a 18 00  vblendvps %xmm0,(%rax),%xmm2,%xmm3
+    libdis_test+0x1cb:  c4 e3 69 4a 5b 10  vblendvps %xmm0,0x10(%rbx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x1d2:  c4 e3 6d 4a d9 00  vblendvps %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1d8:  c4 e3 6d 4a 18 00  vblendvps %ymm0,(%rax),%ymm2,%ymm3
+    libdis_test+0x1de:  c4 e3 6d 4a 5b 10  vblendvps %ymm0,0x10(%rbx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x1e5:  c4 e2 7d 1a 00     vbroadcastf128 (%rax),%ymm0
+    libdis_test+0x1ea:  c4 e2 7d 1a 40 42  vbroadcastf128 0x42(%rax),%ymm0
+    libdis_test+0x1f0:  c4 e2 7d 19 00     vbroadcastsd (%rax),%ymm0
+    libdis_test+0x1f5:  c4 e2 7d 19 40 42  vbroadcastsd 0x42(%rax),%ymm0
+    libdis_test+0x1fb:  c4 e2 7d 18 00     vbroadcastss (%rax),%ymm0
+    libdis_test+0x200:  c4 e2 7d 18 40 42  vbroadcastss 0x42(%rax),%ymm0
+    libdis_test+0x206:  c5 f1 c2 d0 10     vcmppd $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x20b:  c5 e1 c2 20 10     vcmppd $0x10,(%rax),%xmm3,%xmm4
+    libdis_test+0x210:  c5 d1 c2 71 42 10  vcmppd $0x10,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x216:  c5 f5 c2 d0 10     vcmppd $0x10,%ymm0,%ymm1,%ymm2
+    libdis_test+0x21b:  c5 e5 c2 23 10     vcmppd $0x10,(%rbx),%ymm3,%ymm4
+    libdis_test+0x220:  c5 d5 c2 72 42 10  vcmppd $0x10,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x226:  c5 f0 c2 d0 10     vcmpps $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x22b:  c5 e0 c2 20 10     vcmpps $0x10,(%rax),%xmm3,%xmm4
+    libdis_test+0x230:  c5 d0 c2 71 42 10  vcmpps $0x10,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x236:  c5 f4 c2 d0 10     vcmpps $0x10,%ymm0,%ymm1,%ymm2
+    libdis_test+0x23b:  c5 e4 c2 23 10     vcmpps $0x10,(%rbx),%ymm3,%ymm4
+    libdis_test+0x240:  c5 d4 c2 72 42 10  vcmpps $0x10,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x246:  c5 f3 c2 d0 10     vcmpsd $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x24b:  c5 e3 c2 20 10     vcmpsd $0x10,(%rax),%xmm3,%xmm4
+    libdis_test+0x250:  c5 d3 c2 71 42 10  vcmpsd $0x10,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x256:  c5 f2 c2 d0 10     vcmpss $0x10,%xmm0,%xmm1,%xmm2
+    libdis_test+0x25b:  c5 e2 c2 20 10     vcmpss $0x10,(%rax),%xmm3,%xmm4
+    libdis_test+0x260:  c5 d2 c2 71 42 10  vcmpss $0x10,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x266:  c5 f1 c2 d0 08     vcmppd $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x26b:  c5 e1 c2 20 08     vcmppd $0x8,(%rax),%xmm3,%xmm4
+    libdis_test+0x270:  c5 d1 c2 71 42 08  vcmppd $0x8,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x276:  c5 f5 c2 d0 08     vcmppd $0x8,%ymm0,%ymm1,%ymm2
+    libdis_test+0x27b:  c5 e5 c2 23 08     vcmppd $0x8,(%rbx),%ymm3,%ymm4
+    libdis_test+0x280:  c5 d5 c2 72 42 08  vcmppd $0x8,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x286:  c5 f0 c2 d0 08     vcmpps $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x28b:  c5 e0 c2 20 08     vcmpps $0x8,(%rax),%xmm3,%xmm4
+    libdis_test+0x290:  c5 d0 c2 71 42 08  vcmpps $0x8,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x296:  c5 f4 c2 d0 08     vcmpps $0x8,%ymm0,%ymm1,%ymm2
+    libdis_test+0x29b:  c5 e4 c2 23 08     vcmpps $0x8,(%rbx),%ymm3,%ymm4
+    libdis_test+0x2a0:  c5 d4 c2 72 42 08  vcmpps $0x8,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2a6:  c5 f3 c2 d0 08     vcmpsd $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2ab:  c5 e3 c2 20 08     vcmpsd $0x8,(%rax),%xmm3,%xmm4
+    libdis_test+0x2b0:  c5 d3 c2 71 42 08  vcmpsd $0x8,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2b6:  c5 f2 c2 d0 08     vcmpss $0x8,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2bb:  c5 e2 c2 20 08     vcmpss $0x8,(%rax),%xmm3,%xmm4
+    libdis_test+0x2c0:  c5 d2 c2 71 42 08  vcmpss $0x8,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2c6:  c5 f1 c2 d0 18     vcmppd $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2cb:  c5 e1 c2 20 18     vcmppd $0x18,(%rax),%xmm3,%xmm4
+    libdis_test+0x2d0:  c5 d1 c2 71 42 18  vcmppd $0x18,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2d6:  c5 f5 c2 d0 18     vcmppd $0x18,%ymm0,%ymm1,%ymm2
+    libdis_test+0x2db:  c5 e5 c2 23 18     vcmppd $0x18,(%rbx),%ymm3,%ymm4
+    libdis_test+0x2e0:  c5 d5 c2 72 42 18  vcmppd $0x18,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2e6:  c5 f0 c2 d0 18     vcmpps $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x2eb:  c5 e0 c2 20 18     vcmpps $0x18,(%rax),%xmm3,%xmm4
+    libdis_test+0x2f0:  c5 d0 c2 71 42 18  vcmpps $0x18,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2f6:  c5 f4 c2 d0 18     vcmpps $0x18,%ymm0,%ymm1,%ymm2
+    libdis_test+0x2fb:  c5 e4 c2 23 18     vcmpps $0x18,(%rbx),%ymm3,%ymm4
+    libdis_test+0x300:  c5 d4 c2 72 42 18  vcmpps $0x18,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x306:  c5 f3 c2 d0 18     vcmpsd $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x30b:  c5 e3 c2 20 18     vcmpsd $0x18,(%rax),%xmm3,%xmm4
+    libdis_test+0x310:  c5 d3 c2 71 42 18  vcmpsd $0x18,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x316:  c5 f2 c2 d0 18     vcmpss $0x18,%xmm0,%xmm1,%xmm2
+    libdis_test+0x31b:  c5 e2 c2 20 18     vcmpss $0x18,(%rax),%xmm3,%xmm4
+    libdis_test+0x320:  c5 d2 c2 71 42 18  vcmpss $0x18,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x326:  c5 f1 c2 d0 00     vcmppd $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x32b:  c5 e1 c2 20 00     vcmppd $0x0,(%rax),%xmm3,%xmm4
+    libdis_test+0x330:  c5 d1 c2 71 42 00  vcmppd $0x0,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x336:  c5 f5 c2 d0 00     vcmppd $0x0,%ymm0,%ymm1,%ymm2
+    libdis_test+0x33b:  c5 e5 c2 23 00     vcmppd $0x0,(%rbx),%ymm3,%ymm4
+    libdis_test+0x340:  c5 d5 c2 72 42 00  vcmppd $0x0,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x346:  c5 f0 c2 d0 00     vcmpps $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x34b:  c5 e0 c2 20 00     vcmpps $0x0,(%rax),%xmm3,%xmm4
+    libdis_test+0x350:  c5 d0 c2 71 42 00  vcmpps $0x0,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x356:  c5 f4 c2 d0 00     vcmpps $0x0,%ymm0,%ymm1,%ymm2
+    libdis_test+0x35b:  c5 e4 c2 23 00     vcmpps $0x0,(%rbx),%ymm3,%ymm4
+    libdis_test+0x360:  c5 d4 c2 72 42 00  vcmpps $0x0,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x366:  c5 f3 c2 d0 00     vcmpsd $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x36b:  c5 e3 c2 20 00     vcmpsd $0x0,(%rax),%xmm3,%xmm4
+    libdis_test+0x370:  c5 d3 c2 71 42 00  vcmpsd $0x0,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x376:  c5 f2 c2 d0 00     vcmpss $0x0,%xmm0,%xmm1,%xmm2
+    libdis_test+0x37b:  c5 e2 c2 20 00     vcmpss $0x0,(%rax),%xmm3,%xmm4
+    libdis_test+0x380:  c5 d2 c2 71 42 00  vcmpss $0x0,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x386:  c5 f1 c2 d0 1b     vcmppd $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x38b:  c5 e1 c2 20 1b     vcmppd $0x1b,(%rax),%xmm3,%xmm4
+    libdis_test+0x390:  c5 d1 c2 71 42 1b  vcmppd $0x1b,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x396:  c5 f5 c2 d0 1b     vcmppd $0x1b,%ymm0,%ymm1,%ymm2
+    libdis_test+0x39b:  c5 e5 c2 23 1b     vcmppd $0x1b,(%rbx),%ymm3,%ymm4
+    libdis_test+0x3a0:  c5 d5 c2 72 42 1b  vcmppd $0x1b,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x3a6:  c5 f0 c2 d0 1b     vcmpps $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3ab:  c5 e0 c2 20 1b     vcmpps $0x1b,(%rax),%xmm3,%xmm4
+    libdis_test+0x3b0:  c5 d0 c2 71 42 1b  vcmpps $0x1b,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x3b6:  c5 f4 c2 d0 1b     vcmpps $0x1b,%ymm0,%ymm1,%ymm2
+    libdis_test+0x3bb:  c5 e4 c2 23 1b     vcmpps $0x1b,(%rbx),%ymm3,%ymm4
+    libdis_test+0x3c0:  c5 d4 c2 72 42 1b  vcmpps $0x1b,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x3c6:  c5 f3 c2 d0 1b     vcmpsd $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3cb:  c5 e3 c2 20 1b     vcmpsd $0x1b,(%rax),%xmm3,%xmm4
+    libdis_test+0x3d0:  c5 d3 c2 71 42 1b  vcmpsd $0x1b,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x3d6:  c5 f2 c2 d0 1b     vcmpss $0x1b,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3db:  c5 e2 c2 20 1b     vcmpss $0x1b,(%rax),%xmm3,%xmm4
+    libdis_test+0x3e0:  c5 d2 c2 71 42 1b  vcmpss $0x1b,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x3e6:  c5 f1 c2 d0 0b     vcmppd $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x3eb:  c5 e1 c2 20 0b     vcmppd $0xb,(%rax),%xmm3,%xmm4
+    libdis_test+0x3f0:  c5 d1 c2 71 42 0b  vcmppd $0xb,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x3f6:  c5 f5 c2 d0 0b     vcmppd $0xb,%ymm0,%ymm1,%ymm2
+    libdis_test+0x3fb:  c5 e5 c2 23 0b     vcmppd $0xb,(%rbx),%ymm3,%ymm4
+    libdis_test+0x400:  c5 d5 c2 72 42 0b  vcmppd $0xb,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x406:  c5 f0 c2 d0 0b     vcmpps $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x40b:  c5 e0 c2 20 0b     vcmpps $0xb,(%rax),%xmm3,%xmm4
+    libdis_test+0x410:  c5 d0 c2 71 42 0b  vcmpps $0xb,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x416:  c5 f4 c2 d0 0b     vcmpps $0xb,%ymm0,%ymm1,%ymm2
+    libdis_test+0x41b:  c5 e4 c2 23 0b     vcmpps $0xb,(%rbx),%ymm3,%ymm4
+    libdis_test+0x420:  c5 d4 c2 72 42 0b  vcmpps $0xb,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x426:  c5 f3 c2 d0 0b     vcmpsd $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x42b:  c5 e3 c2 20 0b     vcmpsd $0xb,(%rax),%xmm3,%xmm4
+    libdis_test+0x430:  c5 d3 c2 71 42 0b  vcmpsd $0xb,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x436:  c5 f2 c2 d0 0b     vcmpss $0xb,%xmm0,%xmm1,%xmm2
+    libdis_test+0x43b:  c5 e2 c2 20 0b     vcmpss $0xb,(%rax),%xmm3,%xmm4
+    libdis_test+0x440:  c5 d2 c2 71 42 0b  vcmpss $0xb,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x446:  c5 f1 c2 d0 1d     vcmppd $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x44b:  c5 e1 c2 20 1d     vcmppd $0x1d,(%rax),%xmm3,%xmm4
+    libdis_test+0x450:  c5 d1 c2 71 42 1d  vcmppd $0x1d,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x456:  c5 f5 c2 d0 1d     vcmppd $0x1d,%ymm0,%ymm1,%ymm2
+    libdis_test+0x45b:  c5 e5 c2 23 1d     vcmppd $0x1d,(%rbx),%ymm3,%ymm4
+    libdis_test+0x460:  c5 d5 c2 72 42 1d  vcmppd $0x1d,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x466:  c5 f0 c2 d0 1d     vcmpps $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x46b:  c5 e0 c2 20 1d     vcmpps $0x1d,(%rax),%xmm3,%xmm4
+    libdis_test+0x470:  c5 d0 c2 71 42 1d  vcmpps $0x1d,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x476:  c5 f4 c2 d0 1d     vcmpps $0x1d,%ymm0,%ymm1,%ymm2
+    libdis_test+0x47b:  c5 e4 c2 23 1d     vcmpps $0x1d,(%rbx),%ymm3,%ymm4
+    libdis_test+0x480:  c5 d4 c2 72 42 1d  vcmpps $0x1d,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x486:  c5 f3 c2 d0 1d     vcmpsd $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x48b:  c5 e3 c2 20 1d     vcmpsd $0x1d,(%rax),%xmm3,%xmm4
+    libdis_test+0x490:  c5 d3 c2 71 42 1d  vcmpsd $0x1d,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x496:  c5 f2 c2 d0 1d     vcmpss $0x1d,%xmm0,%xmm1,%xmm2
+    libdis_test+0x49b:  c5 e2 c2 20 1d     vcmpss $0x1d,(%rax),%xmm3,%xmm4
+    libdis_test+0x4a0:  c5 d2 c2 71 42 1d  vcmpss $0x1d,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x4a6:  c5 f1 c2 d0 0d     vcmppd $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4ab:  c5 e1 c2 20 0d     vcmppd $0xd,(%rax),%xmm3,%xmm4
+    libdis_test+0x4b0:  c5 d1 c2 71 42 0d  vcmppd $0xd,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x4b6:  c5 f5 c2 d0 0d     vcmppd $0xd,%ymm0,%ymm1,%ymm2
+    libdis_test+0x4bb:  c5 e5 c2 23 0d     vcmppd $0xd,(%rbx),%ymm3,%ymm4
+    libdis_test+0x4c0:  c5 d5 c2 72 42 0d  vcmppd $0xd,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x4c6:  c5 f0 c2 d0 0d     vcmpps $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4cb:  c5 e0 c2 20 0d     vcmpps $0xd,(%rax),%xmm3,%xmm4
+    libdis_test+0x4d0:  c5 d0 c2 71 42 0d  vcmpps $0xd,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x4d6:  c5 f4 c2 d0 0d     vcmpps $0xd,%ymm0,%ymm1,%ymm2
+    libdis_test+0x4db:  c5 e4 c2 23 0d     vcmpps $0xd,(%rbx),%ymm3,%ymm4
+    libdis_test+0x4e0:  c5 d4 c2 72 42 0d  vcmpps $0xd,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x4e6:  c5 f3 c2 d0 0d     vcmpsd $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4eb:  c5 e3 c2 20 0d     vcmpsd $0xd,(%rax),%xmm3,%xmm4
+    libdis_test+0x4f0:  c5 d3 c2 71 42 0d  vcmpsd $0xd,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x4f6:  c5 f2 c2 d0 0d     vcmpss $0xd,%xmm0,%xmm1,%xmm2
+    libdis_test+0x4fb:  c5 e2 c2 20 0d     vcmpss $0xd,(%rax),%xmm3,%xmm4
+    libdis_test+0x500:  c5 d2 c2 71 42 0d  vcmpss $0xd,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x506:  c5 f1 c2 d0 1e     vcmppd $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x50b:  c5 e1 c2 20 1e     vcmppd $0x1e,(%rax),%xmm3,%xmm4
+    libdis_test+0x510:  c5 d1 c2 71 42 1e  vcmppd $0x1e,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x516:  c5 f5 c2 d0 1e     vcmppd $0x1e,%ymm0,%ymm1,%ymm2
+    libdis_test+0x51b:  c5 e5 c2 23 1e     vcmppd $0x1e,(%rbx),%ymm3,%ymm4
+    libdis_test+0x520:  c5 d5 c2 72 42 1e  vcmppd $0x1e,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x526:  c5 f0 c2 d0 1e     vcmpps $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x52b:  c5 e0 c2 20 1e     vcmpps $0x1e,(%rax),%xmm3,%xmm4
+    libdis_test+0x530:  c5 d0 c2 71 42 1e  vcmpps $0x1e,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x536:  c5 f4 c2 d0 1e     vcmpps $0x1e,%ymm0,%ymm1,%ymm2
+    libdis_test+0x53b:  c5 e4 c2 23 1e     vcmpps $0x1e,(%rbx),%ymm3,%ymm4
+    libdis_test+0x540:  c5 d4 c2 72 42 1e  vcmpps $0x1e,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x546:  c5 f3 c2 d0 1e     vcmpsd $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x54b:  c5 e3 c2 20 1e     vcmpsd $0x1e,(%rax),%xmm3,%xmm4
+    libdis_test+0x550:  c5 d3 c2 71 42 1e  vcmpsd $0x1e,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x556:  c5 f2 c2 d0 1e     vcmpss $0x1e,%xmm0,%xmm1,%xmm2
+    libdis_test+0x55b:  c5 e2 c2 20 1e     vcmpss $0x1e,(%rax),%xmm3,%xmm4
+    libdis_test+0x560:  c5 d2 c2 71 42 1e  vcmpss $0x1e,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x566:  c5 f1 c2 d0 0e     vcmppd $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x56b:  c5 e1 c2 20 0e     vcmppd $0xe,(%rax),%xmm3,%xmm4
+    libdis_test+0x570:  c5 d1 c2 71 42 0e  vcmppd $0xe,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x576:  c5 f5 c2 d0 0e     vcmppd $0xe,%ymm0,%ymm1,%ymm2
+    libdis_test+0x57b:  c5 e5 c2 23 0e     vcmppd $0xe,(%rbx),%ymm3,%ymm4
+    libdis_test+0x580:  c5 d5 c2 72 42 0e  vcmppd $0xe,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x586:  c5 f0 c2 d0 0e     vcmpps $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x58b:  c5 e0 c2 20 0e     vcmpps $0xe,(%rax),%xmm3,%xmm4
+    libdis_test+0x590:  c5 d0 c2 71 42 0e  vcmpps $0xe,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x596:  c5 f4 c2 d0 0e     vcmpps $0xe,%ymm0,%ymm1,%ymm2
+    libdis_test+0x59b:  c5 e4 c2 23 0e     vcmpps $0xe,(%rbx),%ymm3,%ymm4
+    libdis_test+0x5a0:  c5 d4 c2 72 42 0e  vcmpps $0xe,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x5a6:  c5 f3 c2 d0 0e     vcmpsd $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5ab:  c5 e3 c2 20 0e     vcmpsd $0xe,(%rax),%xmm3,%xmm4
+    libdis_test+0x5b0:  c5 d3 c2 71 42 0e  vcmpsd $0xe,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x5b6:  c5 f2 c2 d0 0e     vcmpss $0xe,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5bb:  c5 e2 c2 20 0e     vcmpss $0xe,(%rax),%xmm3,%xmm4
+    libdis_test+0x5c0:  c5 d2 c2 71 42 0e  vcmpss $0xe,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x5c6:  c5 f1 c2 d0 12     vcmppd $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5cb:  c5 e1 c2 20 12     vcmppd $0x12,(%rax),%xmm3,%xmm4
+    libdis_test+0x5d0:  c5 d1 c2 71 42 12  vcmppd $0x12,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x5d6:  c5 f5 c2 d0 12     vcmppd $0x12,%ymm0,%ymm1,%ymm2
+    libdis_test+0x5db:  c5 e5 c2 23 12     vcmppd $0x12,(%rbx),%ymm3,%ymm4
+    libdis_test+0x5e0:  c5 d5 c2 72 42 12  vcmppd $0x12,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x5e6:  c5 f0 c2 d0 12     vcmpps $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x5eb:  c5 e0 c2 20 12     vcmpps $0x12,(%rax),%xmm3,%xmm4
+    libdis_test+0x5f0:  c5 d0 c2 71 42 12  vcmpps $0x12,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x5f6:  c5 f4 c2 d0 12     vcmpps $0x12,%ymm0,%ymm1,%ymm2
+    libdis_test+0x5fb:  c5 e4 c2 23 12     vcmpps $0x12,(%rbx),%ymm3,%ymm4
+    libdis_test+0x600:  c5 d4 c2 72 42 12  vcmpps $0x12,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x606:  c5 f3 c2 d0 12     vcmpsd $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x60b:  c5 e3 c2 20 12     vcmpsd $0x12,(%rax),%xmm3,%xmm4
+    libdis_test+0x610:  c5 d3 c2 71 42 12  vcmpsd $0x12,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x616:  c5 f2 c2 d0 12     vcmpss $0x12,%xmm0,%xmm1,%xmm2
+    libdis_test+0x61b:  c5 e2 c2 20 12     vcmpss $0x12,(%rax),%xmm3,%xmm4
+    libdis_test+0x620:  c5 d2 c2 71 42 12  vcmpss $0x12,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x626:  c5 f1 c2 d0 02     vcmppd $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x62b:  c5 e1 c2 20 02     vcmppd $0x2,(%rax),%xmm3,%xmm4
+    libdis_test+0x630:  c5 d1 c2 71 42 02  vcmppd $0x2,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x636:  c5 f5 c2 d0 02     vcmppd $0x2,%ymm0,%ymm1,%ymm2
+    libdis_test+0x63b:  c5 e5 c2 23 02     vcmppd $0x2,(%rbx),%ymm3,%ymm4
+    libdis_test+0x640:  c5 d5 c2 72 42 02  vcmppd $0x2,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x646:  c5 f0 c2 d0 02     vcmpps $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x64b:  c5 e0 c2 20 02     vcmpps $0x2,(%rax),%xmm3,%xmm4
+    libdis_test+0x650:  c5 d0 c2 71 42 02  vcmpps $0x2,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x656:  c5 f4 c2 d0 02     vcmpps $0x2,%ymm0,%ymm1,%ymm2
+    libdis_test+0x65b:  c5 e4 c2 23 02     vcmpps $0x2,(%rbx),%ymm3,%ymm4
+    libdis_test+0x660:  c5 d4 c2 72 42 02  vcmpps $0x2,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x666:  c5 f3 c2 d0 02     vcmpsd $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x66b:  c5 e3 c2 20 02     vcmpsd $0x2,(%rax),%xmm3,%xmm4
+    libdis_test+0x670:  c5 d3 c2 71 42 02  vcmpsd $0x2,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x676:  c5 f2 c2 d0 02     vcmpss $0x2,%xmm0,%xmm1,%xmm2
+    libdis_test+0x67b:  c5 e2 c2 20 02     vcmpss $0x2,(%rax),%xmm3,%xmm4
+    libdis_test+0x680:  c5 d2 c2 71 42 02  vcmpss $0x2,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x686:  c5 f1 c2 d0 11     vcmppd $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x68b:  c5 e1 c2 20 11     vcmppd $0x11,(%rax),%xmm3,%xmm4
+    libdis_test+0x690:  c5 d1 c2 71 42 11  vcmppd $0x11,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x696:  c5 f5 c2 d0 11     vcmppd $0x11,%ymm0,%ymm1,%ymm2
+    libdis_test+0x69b:  c5 e5 c2 23 11     vcmppd $0x11,(%rbx),%ymm3,%ymm4
+    libdis_test+0x6a0:  c5 d5 c2 72 42 11  vcmppd $0x11,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x6a6:  c5 f0 c2 d0 11     vcmpps $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6ab:  c5 e0 c2 20 11     vcmpps $0x11,(%rax),%xmm3,%xmm4
+    libdis_test+0x6b0:  c5 d0 c2 71 42 11  vcmpps $0x11,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x6b6:  c5 f4 c2 d0 11     vcmpps $0x11,%ymm0,%ymm1,%ymm2
+    libdis_test+0x6bb:  c5 e4 c2 23 11     vcmpps $0x11,(%rbx),%ymm3,%ymm4
+    libdis_test+0x6c0:  c5 d4 c2 72 42 11  vcmpps $0x11,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x6c6:  c5 f3 c2 d0 11     vcmpsd $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6cb:  c5 e3 c2 20 11     vcmpsd $0x11,(%rax),%xmm3,%xmm4
+    libdis_test+0x6d0:  c5 d3 c2 71 42 11  vcmpsd $0x11,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x6d6:  c5 f2 c2 d0 11     vcmpss $0x11,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6db:  c5 e2 c2 20 11     vcmpss $0x11,(%rax),%xmm3,%xmm4
+    libdis_test+0x6e0:  c5 d2 c2 71 42 11  vcmpss $0x11,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x6e6:  c5 f1 c2 d0 01     vcmppd $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x6eb:  c5 e1 c2 20 01     vcmppd $0x1,(%rax),%xmm3,%xmm4
+    libdis_test+0x6f0:  c5 d1 c2 71 42 01  vcmppd $0x1,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x6f6:  c5 f5 c2 d0 01     vcmppd $0x1,%ymm0,%ymm1,%ymm2
+    libdis_test+0x6fb:  c5 e5 c2 23 01     vcmppd $0x1,(%rbx),%ymm3,%ymm4
+    libdis_test+0x700:  c5 d5 c2 72 42 01  vcmppd $0x1,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x706:  c5 f0 c2 d0 01     vcmpps $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x70b:  c5 e0 c2 20 01     vcmpps $0x1,(%rax),%xmm3,%xmm4
+    libdis_test+0x710:  c5 d0 c2 71 42 01  vcmpps $0x1,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x716:  c5 f4 c2 d0 01     vcmpps $0x1,%ymm0,%ymm1,%ymm2
+    libdis_test+0x71b:  c5 e4 c2 23 01     vcmpps $0x1,(%rbx),%ymm3,%ymm4
+    libdis_test+0x720:  c5 d4 c2 72 42 01  vcmpps $0x1,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x726:  c5 f3 c2 d0 01     vcmpsd $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x72b:  c5 e3 c2 20 01     vcmpsd $0x1,(%rax),%xmm3,%xmm4
+    libdis_test+0x730:  c5 d3 c2 71 42 01  vcmpsd $0x1,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x736:  c5 f2 c2 d0 01     vcmpss $0x1,%xmm0,%xmm1,%xmm2
+    libdis_test+0x73b:  c5 e2 c2 20 01     vcmpss $0x1,(%rax),%xmm3,%xmm4
+    libdis_test+0x740:  c5 d2 c2 71 42 01  vcmpss $0x1,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x746:  c5 f1 c2 d0 0c     vcmppd $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x74b:  c5 e1 c2 20 0c     vcmppd $0xc,(%rax),%xmm3,%xmm4
+    libdis_test+0x750:  c5 d1 c2 71 42 0c  vcmppd $0xc,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x756:  c5 f5 c2 d0 0c     vcmppd $0xc,%ymm0,%ymm1,%ymm2
+    libdis_test+0x75b:  c5 e5 c2 23 0c     vcmppd $0xc,(%rbx),%ymm3,%ymm4
+    libdis_test+0x760:  c5 d5 c2 72 42 0c  vcmppd $0xc,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x766:  c5 f0 c2 d0 0c     vcmpps $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x76b:  c5 e0 c2 20 0c     vcmpps $0xc,(%rax),%xmm3,%xmm4
+    libdis_test+0x770:  c5 d0 c2 71 42 0c  vcmpps $0xc,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x776:  c5 f4 c2 d0 0c     vcmpps $0xc,%ymm0,%ymm1,%ymm2
+    libdis_test+0x77b:  c5 e4 c2 23 0c     vcmpps $0xc,(%rbx),%ymm3,%ymm4
+    libdis_test+0x780:  c5 d4 c2 72 42 0c  vcmpps $0xc,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x786:  c5 f3 c2 d0 0c     vcmpsd $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x78b:  c5 e3 c2 20 0c     vcmpsd $0xc,(%rax),%xmm3,%xmm4
+    libdis_test+0x790:  c5 d3 c2 71 42 0c  vcmpsd $0xc,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x796:  c5 f2 c2 d0 0c     vcmpss $0xc,%xmm0,%xmm1,%xmm2
+    libdis_test+0x79b:  c5 e2 c2 20 0c     vcmpss $0xc,(%rax),%xmm3,%xmm4
+    libdis_test+0x7a0:  c5 d2 c2 71 42 0c  vcmpss $0xc,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x7a6:  c5 f1 c2 d0 1c     vcmppd $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7ab:  c5 e1 c2 20 1c     vcmppd $0x1c,(%rax),%xmm3,%xmm4
+    libdis_test+0x7b0:  c5 d1 c2 71 42 1c  vcmppd $0x1c,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x7b6:  c5 f5 c2 d0 1c     vcmppd $0x1c,%ymm0,%ymm1,%ymm2
+    libdis_test+0x7bb:  c5 e5 c2 23 1c     vcmppd $0x1c,(%rbx),%ymm3,%ymm4
+    libdis_test+0x7c0:  c5 d5 c2 72 42 1c  vcmppd $0x1c,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x7c6:  c5 f0 c2 d0 1c     vcmpps $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7cb:  c5 e0 c2 20 1c     vcmpps $0x1c,(%rax),%xmm3,%xmm4
+    libdis_test+0x7d0:  c5 d0 c2 71 42 1c  vcmpps $0x1c,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x7d6:  c5 f4 c2 d0 1c     vcmpps $0x1c,%ymm0,%ymm1,%ymm2
+    libdis_test+0x7db:  c5 e4 c2 23 1c     vcmpps $0x1c,(%rbx),%ymm3,%ymm4
+    libdis_test+0x7e0:  c5 d4 c2 72 42 1c  vcmpps $0x1c,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x7e6:  c5 f3 c2 d0 1c     vcmpsd $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7eb:  c5 e3 c2 20 1c     vcmpsd $0x1c,(%rax),%xmm3,%xmm4
+    libdis_test+0x7f0:  c5 d3 c2 71 42 1c  vcmpsd $0x1c,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x7f6:  c5 f2 c2 d0 1c     vcmpss $0x1c,%xmm0,%xmm1,%xmm2
+    libdis_test+0x7fb:  c5 e2 c2 20 1c     vcmpss $0x1c,(%rax),%xmm3,%xmm4
+    libdis_test+0x800:  c5 d2 c2 71 42 1c  vcmpss $0x1c,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x806:  c5 f1 c2 d0 14     vcmppd $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x80b:  c5 e1 c2 20 14     vcmppd $0x14,(%rax),%xmm3,%xmm4
+    libdis_test+0x810:  c5 d1 c2 71 42 14  vcmppd $0x14,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x816:  c5 f5 c2 d0 14     vcmppd $0x14,%ymm0,%ymm1,%ymm2
+    libdis_test+0x81b:  c5 e5 c2 23 14     vcmppd $0x14,(%rbx),%ymm3,%ymm4
+    libdis_test+0x820:  c5 d5 c2 72 42 14  vcmppd $0x14,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x826:  c5 f0 c2 d0 14     vcmpps $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x82b:  c5 e0 c2 20 14     vcmpps $0x14,(%rax),%xmm3,%xmm4
+    libdis_test+0x830:  c5 d0 c2 71 42 14  vcmpps $0x14,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x836:  c5 f4 c2 d0 14     vcmpps $0x14,%ymm0,%ymm1,%ymm2
+    libdis_test+0x83b:  c5 e4 c2 23 14     vcmpps $0x14,(%rbx),%ymm3,%ymm4
+    libdis_test+0x840:  c5 d4 c2 72 42 14  vcmpps $0x14,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x846:  c5 f3 c2 d0 14     vcmpsd $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x84b:  c5 e3 c2 20 14     vcmpsd $0x14,(%rax),%xmm3,%xmm4
+    libdis_test+0x850:  c5 d3 c2 71 42 14  vcmpsd $0x14,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x856:  c5 f2 c2 d0 14     vcmpss $0x14,%xmm0,%xmm1,%xmm2
+    libdis_test+0x85b:  c5 e2 c2 20 14     vcmpss $0x14,(%rax),%xmm3,%xmm4
+    libdis_test+0x860:  c5 d2 c2 71 42 14  vcmpss $0x14,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x866:  c5 f1 c2 d0 04     vcmppd $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x86b:  c5 e1 c2 20 04     vcmppd $0x4,(%rax),%xmm3,%xmm4
+    libdis_test+0x870:  c5 d1 c2 71 42 04  vcmppd $0x4,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x876:  c5 f5 c2 d0 04     vcmppd $0x4,%ymm0,%ymm1,%ymm2
+    libdis_test+0x87b:  c5 e5 c2 23 04     vcmppd $0x4,(%rbx),%ymm3,%ymm4
+    libdis_test+0x880:  c5 d5 c2 72 42 04  vcmppd $0x4,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x886:  c5 f0 c2 d0 04     vcmpps $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x88b:  c5 e0 c2 20 04     vcmpps $0x4,(%rax),%xmm3,%xmm4
+    libdis_test+0x890:  c5 d0 c2 71 42 04  vcmpps $0x4,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x896:  c5 f4 c2 d0 04     vcmpps $0x4,%ymm0,%ymm1,%ymm2
+    libdis_test+0x89b:  c5 e4 c2 23 04     vcmpps $0x4,(%rbx),%ymm3,%ymm4
+    libdis_test+0x8a0:  c5 d4 c2 72 42 04  vcmpps $0x4,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x8a6:  c5 f3 c2 d0 04     vcmpsd $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8ab:  c5 e3 c2 20 04     vcmpsd $0x4,(%rax),%xmm3,%xmm4
+    libdis_test+0x8b0:  c5 d3 c2 71 42 04  vcmpsd $0x4,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x8b6:  c5 f2 c2 d0 04     vcmpss $0x4,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8bb:  c5 e2 c2 20 04     vcmpss $0x4,(%rax),%xmm3,%xmm4
+    libdis_test+0x8c0:  c5 d2 c2 71 42 04  vcmpss $0x4,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x8c6:  c5 f1 c2 d0 19     vcmppd $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8cb:  c5 e1 c2 20 19     vcmppd $0x19,(%rax),%xmm3,%xmm4
+    libdis_test+0x8d0:  c5 d1 c2 71 42 19  vcmppd $0x19,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x8d6:  c5 f5 c2 d0 19     vcmppd $0x19,%ymm0,%ymm1,%ymm2
+    libdis_test+0x8db:  c5 e5 c2 23 19     vcmppd $0x19,(%rbx),%ymm3,%ymm4
+    libdis_test+0x8e0:  c5 d5 c2 72 42 19  vcmppd $0x19,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x8e6:  c5 f0 c2 d0 19     vcmpps $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x8eb:  c5 e0 c2 20 19     vcmpps $0x19,(%rax),%xmm3,%xmm4
+    libdis_test+0x8f0:  c5 d0 c2 71 42 19  vcmpps $0x19,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x8f6:  c5 f4 c2 d0 19     vcmpps $0x19,%ymm0,%ymm1,%ymm2
+    libdis_test+0x8fb:  c5 e4 c2 23 19     vcmpps $0x19,(%rbx),%ymm3,%ymm4
+    libdis_test+0x900:  c5 d4 c2 72 42 19  vcmpps $0x19,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x906:  c5 f3 c2 d0 19     vcmpsd $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x90b:  c5 e3 c2 20 19     vcmpsd $0x19,(%rax),%xmm3,%xmm4
+    libdis_test+0x910:  c5 d3 c2 71 42 19  vcmpsd $0x19,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x916:  c5 f2 c2 d0 19     vcmpss $0x19,%xmm0,%xmm1,%xmm2
+    libdis_test+0x91b:  c5 e2 c2 20 19     vcmpss $0x19,(%rax),%xmm3,%xmm4
+    libdis_test+0x920:  c5 d2 c2 71 42 19  vcmpss $0x19,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x926:  c5 f1 c2 d0 09     vcmppd $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x92b:  c5 e1 c2 20 09     vcmppd $0x9,(%rax),%xmm3,%xmm4
+    libdis_test+0x930:  c5 d1 c2 71 42 09  vcmppd $0x9,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x936:  c5 f5 c2 d0 09     vcmppd $0x9,%ymm0,%ymm1,%ymm2
+    libdis_test+0x93b:  c5 e5 c2 23 09     vcmppd $0x9,(%rbx),%ymm3,%ymm4
+    libdis_test+0x940:  c5 d5 c2 72 42 09  vcmppd $0x9,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x946:  c5 f0 c2 d0 09     vcmpps $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x94b:  c5 e0 c2 20 09     vcmpps $0x9,(%rax),%xmm3,%xmm4
+    libdis_test+0x950:  c5 d0 c2 71 42 09  vcmpps $0x9,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x956:  c5 f4 c2 d0 09     vcmpps $0x9,%ymm0,%ymm1,%ymm2
+    libdis_test+0x95b:  c5 e4 c2 23 09     vcmpps $0x9,(%rbx),%ymm3,%ymm4
+    libdis_test+0x960:  c5 d4 c2 72 42 09  vcmpps $0x9,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x966:  c5 f3 c2 d0 09     vcmpsd $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x96b:  c5 e3 c2 20 09     vcmpsd $0x9,(%rax),%xmm3,%xmm4
+    libdis_test+0x970:  c5 d3 c2 71 42 09  vcmpsd $0x9,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x976:  c5 f2 c2 d0 09     vcmpss $0x9,%xmm0,%xmm1,%xmm2
+    libdis_test+0x97b:  c5 e2 c2 20 09     vcmpss $0x9,(%rax),%xmm3,%xmm4
+    libdis_test+0x980:  c5 d2 c2 71 42 09  vcmpss $0x9,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x986:  c5 f1 c2 d0 1a     vcmppd $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x98b:  c5 e1 c2 20 1a     vcmppd $0x1a,(%rax),%xmm3,%xmm4
+    libdis_test+0x990:  c5 d1 c2 71 42 1a  vcmppd $0x1a,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x996:  c5 f5 c2 d0 1a     vcmppd $0x1a,%ymm0,%ymm1,%ymm2
+    libdis_test+0x99b:  c5 e5 c2 23 1a     vcmppd $0x1a,(%rbx),%ymm3,%ymm4
+    libdis_test+0x9a0:  c5 d5 c2 72 42 1a  vcmppd $0x1a,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x9a6:  c5 f0 c2 d0 1a     vcmpps $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9ab:  c5 e0 c2 20 1a     vcmpps $0x1a,(%rax),%xmm3,%xmm4
+    libdis_test+0x9b0:  c5 d0 c2 71 42 1a  vcmpps $0x1a,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x9b6:  c5 f4 c2 d0 1a     vcmpps $0x1a,%ymm0,%ymm1,%ymm2
+    libdis_test+0x9bb:  c5 e4 c2 23 1a     vcmpps $0x1a,(%rbx),%ymm3,%ymm4
+    libdis_test+0x9c0:  c5 d4 c2 72 42 1a  vcmpps $0x1a,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x9c6:  c5 f3 c2 d0 1a     vcmpsd $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9cb:  c5 e3 c2 20 1a     vcmpsd $0x1a,(%rax),%xmm3,%xmm4
+    libdis_test+0x9d0:  c5 d3 c2 71 42 1a  vcmpsd $0x1a,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x9d6:  c5 f2 c2 d0 1a     vcmpss $0x1a,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9db:  c5 e2 c2 20 1a     vcmpss $0x1a,(%rax),%xmm3,%xmm4
+    libdis_test+0x9e0:  c5 d2 c2 71 42 1a  vcmpss $0x1a,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x9e6:  c5 f1 c2 d0 0a     vcmppd $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0x9eb:  c5 e1 c2 20 0a     vcmppd $0xa,(%rax),%xmm3,%xmm4
+    libdis_test+0x9f0:  c5 d1 c2 71 42 0a  vcmppd $0xa,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x9f6:  c5 f5 c2 d0 0a     vcmppd $0xa,%ymm0,%ymm1,%ymm2
+    libdis_test+0x9fb:  c5 e5 c2 23 0a     vcmppd $0xa,(%rbx),%ymm3,%ymm4
+    libdis_test+0xa00:  c5 d5 c2 72 42 0a  vcmppd $0xa,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xa06:  c5 f0 c2 d0 0a     vcmpps $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa0b:  c5 e0 c2 20 0a     vcmpps $0xa,(%rax),%xmm3,%xmm4
+    libdis_test+0xa10:  c5 d0 c2 71 42 0a  vcmpps $0xa,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa16:  c5 f4 c2 d0 0a     vcmpps $0xa,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa1b:  c5 e4 c2 23 0a     vcmpps $0xa,(%rbx),%ymm3,%ymm4
+    libdis_test+0xa20:  c5 d4 c2 72 42 0a  vcmpps $0xa,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xa26:  c5 f3 c2 d0 0a     vcmpsd $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa2b:  c5 e3 c2 20 0a     vcmpsd $0xa,(%rax),%xmm3,%xmm4
+    libdis_test+0xa30:  c5 d3 c2 71 42 0a  vcmpsd $0xa,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa36:  c5 f2 c2 d0 0a     vcmpss $0xa,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa3b:  c5 e2 c2 20 0a     vcmpss $0xa,(%rax),%xmm3,%xmm4
+    libdis_test+0xa40:  c5 d2 c2 71 42 0a  vcmpss $0xa,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa46:  c5 f1 c2 d0 16     vcmppd $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa4b:  c5 e1 c2 20 16     vcmppd $0x16,(%rax),%xmm3,%xmm4
+    libdis_test+0xa50:  c5 d1 c2 71 42 16  vcmppd $0x16,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa56:  c5 f5 c2 d0 16     vcmppd $0x16,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa5b:  c5 e5 c2 23 16     vcmppd $0x16,(%rbx),%ymm3,%ymm4
+    libdis_test+0xa60:  c5 d5 c2 72 42 16  vcmppd $0x16,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xa66:  c5 f0 c2 d0 16     vcmpps $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa6b:  c5 e0 c2 20 16     vcmpps $0x16,(%rax),%xmm3,%xmm4
+    libdis_test+0xa70:  c5 d0 c2 71 42 16  vcmpps $0x16,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa76:  c5 f4 c2 d0 16     vcmpps $0x16,%ymm0,%ymm1,%ymm2
+    libdis_test+0xa7b:  c5 e4 c2 23 16     vcmpps $0x16,(%rbx),%ymm3,%ymm4
+    libdis_test+0xa80:  c5 d4 c2 72 42 16  vcmpps $0x16,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xa86:  c5 f3 c2 d0 16     vcmpsd $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa8b:  c5 e3 c2 20 16     vcmpsd $0x16,(%rax),%xmm3,%xmm4
+    libdis_test+0xa90:  c5 d3 c2 71 42 16  vcmpsd $0x16,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xa96:  c5 f2 c2 d0 16     vcmpss $0x16,%xmm0,%xmm1,%xmm2
+    libdis_test+0xa9b:  c5 e2 c2 20 16     vcmpss $0x16,(%rax),%xmm3,%xmm4
+    libdis_test+0xaa0:  c5 d2 c2 71 42 16  vcmpss $0x16,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xaa6:  c5 f1 c2 d0 06     vcmppd $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xaab:  c5 e1 c2 20 06     vcmppd $0x6,(%rax),%xmm3,%xmm4
+    libdis_test+0xab0:  c5 d1 c2 71 42 06  vcmppd $0x6,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xab6:  c5 f5 c2 d0 06     vcmppd $0x6,%ymm0,%ymm1,%ymm2
+    libdis_test+0xabb:  c5 e5 c2 23 06     vcmppd $0x6,(%rbx),%ymm3,%ymm4
+    libdis_test+0xac0:  c5 d5 c2 72 42 06  vcmppd $0x6,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xac6:  c5 f0 c2 d0 06     vcmpps $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xacb:  c5 e0 c2 20 06     vcmpps $0x6,(%rax),%xmm3,%xmm4
+    libdis_test+0xad0:  c5 d0 c2 71 42 06  vcmpps $0x6,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xad6:  c5 f4 c2 d0 06     vcmpps $0x6,%ymm0,%ymm1,%ymm2
+    libdis_test+0xadb:  c5 e4 c2 23 06     vcmpps $0x6,(%rbx),%ymm3,%ymm4
+    libdis_test+0xae0:  c5 d4 c2 72 42 06  vcmpps $0x6,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xae6:  c5 f3 c2 d0 06     vcmpsd $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xaeb:  c5 e3 c2 20 06     vcmpsd $0x6,(%rax),%xmm3,%xmm4
+    libdis_test+0xaf0:  c5 d3 c2 71 42 06  vcmpsd $0x6,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xaf6:  c5 f2 c2 d0 06     vcmpss $0x6,%xmm0,%xmm1,%xmm2
+    libdis_test+0xafb:  c5 e2 c2 20 06     vcmpss $0x6,(%rax),%xmm3,%xmm4
+    libdis_test+0xb00:  c5 d2 c2 71 42 06  vcmpss $0x6,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb06:  c5 f1 c2 d0 15     vcmppd $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb0b:  c5 e1 c2 20 15     vcmppd $0x15,(%rax),%xmm3,%xmm4
+    libdis_test+0xb10:  c5 d1 c2 71 42 15  vcmppd $0x15,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb16:  c5 f5 c2 d0 15     vcmppd $0x15,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb1b:  c5 e5 c2 23 15     vcmppd $0x15,(%rbx),%ymm3,%ymm4
+    libdis_test+0xb20:  c5 d5 c2 72 42 15  vcmppd $0x15,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xb26:  c5 f0 c2 d0 15     vcmpps $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb2b:  c5 e0 c2 20 15     vcmpps $0x15,(%rax),%xmm3,%xmm4
+    libdis_test+0xb30:  c5 d0 c2 71 42 15  vcmpps $0x15,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb36:  c5 f4 c2 d0 15     vcmpps $0x15,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb3b:  c5 e4 c2 23 15     vcmpps $0x15,(%rbx),%ymm3,%ymm4
+    libdis_test+0xb40:  c5 d4 c2 72 42 15  vcmpps $0x15,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xb46:  c5 f3 c2 d0 15     vcmpsd $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb4b:  c5 e3 c2 20 15     vcmpsd $0x15,(%rax),%xmm3,%xmm4
+    libdis_test+0xb50:  c5 d3 c2 71 42 15  vcmpsd $0x15,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb56:  c5 f2 c2 d0 15     vcmpss $0x15,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb5b:  c5 e2 c2 20 15     vcmpss $0x15,(%rax),%xmm3,%xmm4
+    libdis_test+0xb60:  c5 d2 c2 71 42 15  vcmpss $0x15,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb66:  c5 f1 c2 d0 05     vcmppd $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb6b:  c5 e1 c2 20 05     vcmppd $0x5,(%rax),%xmm3,%xmm4
+    libdis_test+0xb70:  c5 d1 c2 71 42 05  vcmppd $0x5,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb76:  c5 f5 c2 d0 05     vcmppd $0x5,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb7b:  c5 e5 c2 23 05     vcmppd $0x5,(%rbx),%ymm3,%ymm4
+    libdis_test+0xb80:  c5 d5 c2 72 42 05  vcmppd $0x5,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xb86:  c5 f0 c2 d0 05     vcmpps $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xb8b:  c5 e0 c2 20 05     vcmpps $0x5,(%rax),%xmm3,%xmm4
+    libdis_test+0xb90:  c5 d0 c2 71 42 05  vcmpps $0x5,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xb96:  c5 f4 c2 d0 05     vcmpps $0x5,%ymm0,%ymm1,%ymm2
+    libdis_test+0xb9b:  c5 e4 c2 23 05     vcmpps $0x5,(%rbx),%ymm3,%ymm4
+    libdis_test+0xba0:  c5 d4 c2 72 42 05  vcmpps $0x5,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xba6:  c5 f3 c2 d0 05     vcmpsd $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbab:  c5 e3 c2 20 05     vcmpsd $0x5,(%rax),%xmm3,%xmm4
+    libdis_test+0xbb0:  c5 d3 c2 71 42 05  vcmpsd $0x5,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xbb6:  c5 f2 c2 d0 05     vcmpss $0x5,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbbb:  c5 e2 c2 20 05     vcmpss $0x5,(%rax),%xmm3,%xmm4
+    libdis_test+0xbc0:  c5 d2 c2 71 42 05  vcmpss $0x5,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xbc6:  c5 f1 c2 d0 17     vcmppd $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbcb:  c5 e1 c2 20 17     vcmppd $0x17,(%rax),%xmm3,%xmm4
+    libdis_test+0xbd0:  c5 d1 c2 71 42 17  vcmppd $0x17,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xbd6:  c5 f5 c2 d0 17     vcmppd $0x17,%ymm0,%ymm1,%ymm2
+    libdis_test+0xbdb:  c5 e5 c2 23 17     vcmppd $0x17,(%rbx),%ymm3,%ymm4
+    libdis_test+0xbe0:  c5 d5 c2 72 42 17  vcmppd $0x17,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xbe6:  c5 f0 c2 d0 17     vcmpps $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xbeb:  c5 e0 c2 20 17     vcmpps $0x17,(%rax),%xmm3,%xmm4
+    libdis_test+0xbf0:  c5 d0 c2 71 42 17  vcmpps $0x17,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xbf6:  c5 f4 c2 d0 17     vcmpps $0x17,%ymm0,%ymm1,%ymm2
+    libdis_test+0xbfb:  c5 e4 c2 23 17     vcmpps $0x17,(%rbx),%ymm3,%ymm4
+    libdis_test+0xc00:  c5 d4 c2 72 42 17  vcmpps $0x17,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xc06:  c5 f3 c2 d0 17     vcmpsd $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc0b:  c5 e3 c2 20 17     vcmpsd $0x17,(%rax),%xmm3,%xmm4
+    libdis_test+0xc10:  c5 d3 c2 71 42 17  vcmpsd $0x17,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc16:  c5 f2 c2 d0 17     vcmpss $0x17,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc1b:  c5 e2 c2 20 17     vcmpss $0x17,(%rax),%xmm3,%xmm4
+    libdis_test+0xc20:  c5 d2 c2 71 42 17  vcmpss $0x17,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc26:  c5 f1 c2 d0 07     vcmppd $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc2b:  c5 e1 c2 20 07     vcmppd $0x7,(%rax),%xmm3,%xmm4
+    libdis_test+0xc30:  c5 d1 c2 71 42 07  vcmppd $0x7,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc36:  c5 f5 c2 d0 07     vcmppd $0x7,%ymm0,%ymm1,%ymm2
+    libdis_test+0xc3b:  c5 e5 c2 23 07     vcmppd $0x7,(%rbx),%ymm3,%ymm4
+    libdis_test+0xc40:  c5 d5 c2 72 42 07  vcmppd $0x7,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xc46:  c5 f0 c2 d0 07     vcmpps $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc4b:  c5 e0 c2 20 07     vcmpps $0x7,(%rax),%xmm3,%xmm4
+    libdis_test+0xc50:  c5 d0 c2 71 42 07  vcmpps $0x7,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc56:  c5 f4 c2 d0 07     vcmpps $0x7,%ymm0,%ymm1,%ymm2
+    libdis_test+0xc5b:  c5 e4 c2 23 07     vcmpps $0x7,(%rbx),%ymm3,%ymm4
+    libdis_test+0xc60:  c5 d4 c2 72 42 07  vcmpps $0x7,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xc66:  c5 f3 c2 d0 07     vcmpsd $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc6b:  c5 e3 c2 20 07     vcmpsd $0x7,(%rax),%xmm3,%xmm4
+    libdis_test+0xc70:  c5 d3 c2 71 42 07  vcmpsd $0x7,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc76:  c5 f2 c2 d0 07     vcmpss $0x7,%xmm0,%xmm1,%xmm2
+    libdis_test+0xc7b:  c5 e2 c2 20 07     vcmpss $0x7,(%rax),%xmm3,%xmm4
+    libdis_test+0xc80:  c5 d2 c2 71 42 07  vcmpss $0x7,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xc86:  c5 d1 c2 fb 48     vcmppd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xc8b:  c5 e9 c2 23 48     vcmppd $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0xc90:  c5 f1 c2 73 08 48  vcmppd $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0xc96:  c5 d5 c2 fb 48     vcmppd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0xc9b:  c5 ed c2 23 48     vcmppd $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0xca0:  c5 f5 c2 73 08 48  vcmppd $0x48,0x8(%rbx),%ymm1,%ymm6
+    libdis_test+0xca6:  c5 d0 c2 fb 48     vcmpps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xcab:  c5 e8 c2 23 48     vcmpps $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0xcb0:  c5 f0 c2 73 08 48  vcmpps $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0xcb6:  c5 d4 c2 fb 48     vcmpps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0xcbb:  c5 ec c2 23 48     vcmpps $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0xcc0:  c5 f4 c2 73 08 48  vcmpps $0x48,0x8(%rbx),%ymm1,%ymm6
+    libdis_test+0xcc6:  c5 d3 c2 fb 48     vcmpsd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xccb:  c5 eb c2 23 48     vcmpsd $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0xcd0:  c5 f3 c2 73 08 48  vcmpsd $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0xcd6:  c5 d2 c2 fb 48     vcmpss $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0xcdb:  c5 ea c2 23 48     vcmpss $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0xce0:  c5 f2 c2 73 08 48  vcmpss $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0xce6:  c5 f1 c2 d0 1f     vcmppd $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xceb:  c5 e1 c2 20 1f     vcmppd $0x1f,(%rax),%xmm3,%xmm4
+    libdis_test+0xcf0:  c5 d1 c2 71 42 1f  vcmppd $0x1f,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xcf6:  c5 f5 c2 d0 1f     vcmppd $0x1f,%ymm0,%ymm1,%ymm2
+    libdis_test+0xcfb:  c5 e5 c2 23 1f     vcmppd $0x1f,(%rbx),%ymm3,%ymm4
+    libdis_test+0xd00:  c5 d5 c2 72 42 1f  vcmppd $0x1f,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xd06:  c5 f0 c2 d0 1f     vcmpps $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd0b:  c5 e0 c2 20 1f     vcmpps $0x1f,(%rax),%xmm3,%xmm4
+    libdis_test+0xd10:  c5 d0 c2 71 42 1f  vcmpps $0x1f,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd16:  c5 f4 c2 d0 1f     vcmpps $0x1f,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd1b:  c5 e4 c2 23 1f     vcmpps $0x1f,(%rbx),%ymm3,%ymm4
+    libdis_test+0xd20:  c5 d4 c2 72 42 1f  vcmpps $0x1f,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xd26:  c5 f3 c2 d0 1f     vcmpsd $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd2b:  c5 e3 c2 20 1f     vcmpsd $0x1f,(%rax),%xmm3,%xmm4
+    libdis_test+0xd30:  c5 d3 c2 71 42 1f  vcmpsd $0x1f,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd36:  c5 f2 c2 d0 1f     vcmpss $0x1f,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd3b:  c5 e2 c2 20 1f     vcmpss $0x1f,(%rax),%xmm3,%xmm4
+    libdis_test+0xd40:  c5 d2 c2 71 42 1f  vcmpss $0x1f,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd46:  c5 f1 c2 d0 0f     vcmppd $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd4b:  c5 e1 c2 20 0f     vcmppd $0xf,(%rax),%xmm3,%xmm4
+    libdis_test+0xd50:  c5 d1 c2 71 42 0f  vcmppd $0xf,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd56:  c5 f5 c2 d0 0f     vcmppd $0xf,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd5b:  c5 e5 c2 23 0f     vcmppd $0xf,(%rbx),%ymm3,%ymm4
+    libdis_test+0xd60:  c5 d5 c2 72 42 0f  vcmppd $0xf,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xd66:  c5 f0 c2 d0 0f     vcmpps $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd6b:  c5 e0 c2 20 0f     vcmpps $0xf,(%rax),%xmm3,%xmm4
+    libdis_test+0xd70:  c5 d0 c2 71 42 0f  vcmpps $0xf,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd76:  c5 f4 c2 d0 0f     vcmpps $0xf,%ymm0,%ymm1,%ymm2
+    libdis_test+0xd7b:  c5 e4 c2 23 0f     vcmpps $0xf,(%rbx),%ymm3,%ymm4
+    libdis_test+0xd80:  c5 d4 c2 72 42 0f  vcmpps $0xf,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xd86:  c5 f3 c2 d0 0f     vcmpsd $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd8b:  c5 e3 c2 20 0f     vcmpsd $0xf,(%rax),%xmm3,%xmm4
+    libdis_test+0xd90:  c5 d3 c2 71 42 0f  vcmpsd $0xf,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xd96:  c5 f2 c2 d0 0f     vcmpss $0xf,%xmm0,%xmm1,%xmm2
+    libdis_test+0xd9b:  c5 e2 c2 20 0f     vcmpss $0xf,(%rax),%xmm3,%xmm4
+    libdis_test+0xda0:  c5 d2 c2 71 42 0f  vcmpss $0xf,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xda6:  c5 f1 c2 d0 13     vcmppd $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdab:  c5 e1 c2 20 13     vcmppd $0x13,(%rax),%xmm3,%xmm4
+    libdis_test+0xdb0:  c5 d1 c2 71 42 13  vcmppd $0x13,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xdb6:  c5 f5 c2 d0 13     vcmppd $0x13,%ymm0,%ymm1,%ymm2
+    libdis_test+0xdbb:  c5 e5 c2 23 13     vcmppd $0x13,(%rbx),%ymm3,%ymm4
+    libdis_test+0xdc0:  c5 d5 c2 72 42 13  vcmppd $0x13,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xdc6:  c5 f0 c2 d0 13     vcmpps $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdcb:  c5 e0 c2 20 13     vcmpps $0x13,(%rax),%xmm3,%xmm4
+    libdis_test+0xdd0:  c5 d0 c2 71 42 13  vcmpps $0x13,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xdd6:  c5 f4 c2 d0 13     vcmpps $0x13,%ymm0,%ymm1,%ymm2
+    libdis_test+0xddb:  c5 e4 c2 23 13     vcmpps $0x13,(%rbx),%ymm3,%ymm4
+    libdis_test+0xde0:  c5 d4 c2 72 42 13  vcmpps $0x13,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xde6:  c5 f3 c2 d0 13     vcmpsd $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdeb:  c5 e3 c2 20 13     vcmpsd $0x13,(%rax),%xmm3,%xmm4
+    libdis_test+0xdf0:  c5 d3 c2 71 42 13  vcmpsd $0x13,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xdf6:  c5 f2 c2 d0 13     vcmpss $0x13,%xmm0,%xmm1,%xmm2
+    libdis_test+0xdfb:  c5 e2 c2 20 13     vcmpss $0x13,(%rax),%xmm3,%xmm4
+    libdis_test+0xe00:  c5 d2 c2 71 42 13  vcmpss $0x13,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xe06:  c5 f1 c2 d0 03     vcmppd $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe0b:  c5 e1 c2 20 03     vcmppd $0x3,(%rax),%xmm3,%xmm4
+    libdis_test+0xe10:  c5 d1 c2 71 42 03  vcmppd $0x3,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xe16:  c5 f5 c2 d0 03     vcmppd $0x3,%ymm0,%ymm1,%ymm2
+    libdis_test+0xe1b:  c5 e5 c2 23 03     vcmppd $0x3,(%rbx),%ymm3,%ymm4
+    libdis_test+0xe20:  c5 d5 c2 72 42 03  vcmppd $0x3,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xe26:  c5 f0 c2 d0 03     vcmpps $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe2b:  c5 e0 c2 20 03     vcmpps $0x3,(%rax),%xmm3,%xmm4
+    libdis_test+0xe30:  c5 d0 c2 71 42 03  vcmpps $0x3,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xe36:  c5 f4 c2 d0 03     vcmpps $0x3,%ymm0,%ymm1,%ymm2
+    libdis_test+0xe3b:  c5 e4 c2 23 03     vcmpps $0x3,(%rbx),%ymm3,%ymm4
+    libdis_test+0xe40:  c5 d4 c2 72 42 03  vcmpps $0x3,0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xe46:  c5 f3 c2 d0 03     vcmpsd $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe4b:  c5 e3 c2 20 03     vcmpsd $0x3,(%rax),%xmm3,%xmm4
+    libdis_test+0xe50:  c5 d3 c2 71 42 03  vcmpsd $0x3,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xe56:  c5 f2 c2 d0 03     vcmpss $0x3,%xmm0,%xmm1,%xmm2
+    libdis_test+0xe5b:  c5 e2 c2 20 03     vcmpss $0x3,(%rax),%xmm3,%xmm4
+    libdis_test+0xe60:  c5 d2 c2 71 42 03  vcmpss $0x3,0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xe66:  c5 f9 2f c8        vcomisd %xmm0,%xmm1
+    libdis_test+0xe6a:  c5 f9 2f 1e        vcomisd (%rsi),%xmm3
+    libdis_test+0xe6e:  c5 f9 2f 5f 42     vcomisd 0x42(%rdi),%xmm3
+    libdis_test+0xe73:  c5 f8 2f c8        vcomiss %xmm0,%xmm1
+    libdis_test+0xe77:  c5 f8 2f 1e        vcomiss (%rsi),%xmm3
+    libdis_test+0xe7b:  c5 f8 2f 5f 42     vcomiss 0x42(%rdi),%xmm3
+    libdis_test+0xe80:  c5 fa e6 c8        vcvtdq2pd %xmm0,%xmm1
+    libdis_test+0xe84:  c5 fa e6 1e        vcvtdq2pd (%rsi),%xmm3
+    libdis_test+0xe88:  c5 fa e6 5f 42     vcvtdq2pd 0x42(%rdi),%xmm3
+    libdis_test+0xe8d:  c5 fe e6 f7        vcvtdq2pd %xmm7,%ymm6
+    libdis_test+0xe91:  c5 fe e6 65 00     vcvtdq2pd 0x0(%rbp),%ymm4
+    libdis_test+0xe96:  c5 fe e6 64 24 42  vcvtdq2pd 0x42(%rsp),%ymm4
+    libdis_test+0xe9c:  c5 f8 5b c8        vcvtdq2ps %xmm0,%xmm1
+    libdis_test+0xea0:  c5 f8 5b 1e        vcvtdq2ps (%rsi),%xmm3
+    libdis_test+0xea4:  c5 f8 5b 5f 42     vcvtdq2ps 0x42(%rdi),%xmm3
+    libdis_test+0xea9:  c5 fc 5b f7        vcvtdq2ps %ymm7,%ymm6
+    libdis_test+0xead:  c5 fc 5b 65 00     vcvtdq2ps 0x0(%rbp),%ymm4
+    libdis_test+0xeb2:  c5 fc 5b 64 24 42  vcvtdq2ps 0x42(%rsp),%ymm4
+    libdis_test+0xeb8:  c5 ff e6 de        vcvtpd2dq %ymm6,%xmm3
+    libdis_test+0xebc:  c5 fb e6 c8        vcvtpd2dq %xmm0,%xmm1
+    libdis_test+0xec0:  c5 fb e6 1e        vcvtpd2dq (%rsi),%xmm3
+    libdis_test+0xec4:  c5 fb e6 5f 42     vcvtpd2dq 0x42(%rdi),%xmm3
+    libdis_test+0xec9:  c5 ff e6 f7        vcvtpd2dq %ymm7,%xmm6
+    libdis_test+0xecd:  c5 ff e6 65 00     vcvtpd2dq 0x0(%rbp),%xmm4
+    libdis_test+0xed2:  c5 ff e6 64 24 42  vcvtpd2dq 0x42(%rsp),%xmm4
+    libdis_test+0xed8:  c5 fd 5a de        vcvtpd2ps %ymm6,%xmm3
+    libdis_test+0xedc:  c5 f9 5a c8        vcvtpd2ps %xmm0,%xmm1
+    libdis_test+0xee0:  c5 f9 5a 1e        vcvtpd2ps (%rsi),%xmm3
+    libdis_test+0xee4:  c5 f9 5a 5f 42     vcvtpd2ps 0x42(%rdi),%xmm3
+    libdis_test+0xee9:  c5 fd 5a f7        vcvtpd2ps %ymm7,%xmm6
+    libdis_test+0xeed:  c5 fd 5a 65 00     vcvtpd2ps 0x0(%rbp),%xmm4
+    libdis_test+0xef2:  c5 fd 5a 64 24 42  vcvtpd2ps 0x42(%rsp),%xmm4
+    libdis_test+0xef8:  c5 f9 5b c8        vcvtps2dq %xmm0,%xmm1
+    libdis_test+0xefc:  c5 f9 5b 1e        vcvtps2dq (%rsi),%xmm3
+    libdis_test+0xf00:  c5 f9 5b 5f 42     vcvtps2dq 0x42(%rdi),%xmm3
+    libdis_test+0xf05:  c5 fd 5b f7        vcvtps2dq %ymm7,%ymm6
+    libdis_test+0xf09:  c5 fd 5b 65 00     vcvtps2dq 0x0(%rbp),%ymm4
+    libdis_test+0xf0e:  c5 fd 5b 64 24 42  vcvtps2dq 0x42(%rsp),%ymm4
+    libdis_test+0xf14:  c5 f8 5a c8        vcvtps2pd %xmm0,%xmm1
+    libdis_test+0xf18:  c5 f8 5a 1e        vcvtps2pd (%rsi),%xmm3
+    libdis_test+0xf1c:  c5 f8 5a 5f 42     vcvtps2pd 0x42(%rdi),%xmm3
+    libdis_test+0xf21:  c5 fc 5a f7        vcvtps2pd %xmm7,%ymm6
+    libdis_test+0xf25:  c5 fc 5a 65 00     vcvtps2pd 0x0(%rbp),%ymm4
+    libdis_test+0xf2a:  c5 fc 5a 64 24 42  vcvtps2pd 0x42(%rsp),%ymm4
+    libdis_test+0xf30:  c4 e1 fb 2d c6     vcvtsd2si %xmm6,%rax
+    libdis_test+0xf35:  c4 e1 fb 2d 03     vcvtsd2si (%rbx),%rax
+    libdis_test+0xf3a:  c4 e1 fb 2d 43 24  vcvtsd2si 0x24(%rbx),%rax
+    libdis_test+0xf40:  c5 f3 5a d0        vcvtsd2ss %xmm0,%xmm1,%xmm2
+    libdis_test+0xf44:  c5 e3 5a 20        vcvtsd2ss (%rax),%xmm3,%xmm4
+    libdis_test+0xf48:  c5 d3 5a 71 42     vcvtsd2ss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xf4d:  c5 f2 5a d0        vcvtss2sd %xmm0,%xmm1,%xmm2
+    libdis_test+0xf51:  c5 e2 5a 20        vcvtss2sd (%rax),%xmm3,%xmm4
+    libdis_test+0xf55:  c5 d2 5a 71 42     vcvtss2sd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xf5a:  c4 e1 fa 2d c6     vcvtss2si %xmm6,%rax
+    libdis_test+0xf5f:  c4 e1 fa 2d 03     vcvtss2si (%rbx),%rax
+    libdis_test+0xf64:  c4 e1 fa 2d 43 24  vcvtss2si 0x24(%rbx),%rax
+    libdis_test+0xf6a:  c5 f9 e6 e8        vcvttpd2dq %xmm0,%xmm5
+    libdis_test+0xf6e:  c5 f9 e6 c8        vcvttpd2dq %xmm0,%xmm1
+    libdis_test+0xf72:  c5 f9 e6 1e        vcvttpd2dq (%rsi),%xmm3
+    libdis_test+0xf76:  c5 f9 e6 5f 42     vcvttpd2dq 0x42(%rdi),%xmm3
+    libdis_test+0xf7b:  c5 fd e6 f7        vcvttpd2dq %ymm7,%xmm6
+    libdis_test+0xf7f:  c5 fd e6 65 00     vcvttpd2dq 0x0(%rbp),%xmm4
+    libdis_test+0xf84:  c5 fd e6 64 24 42  vcvttpd2dq 0x42(%rsp),%xmm4
+    libdis_test+0xf8a:  c5 fa 5b c8        vcvttps2dq %xmm0,%xmm1
+    libdis_test+0xf8e:  c5 fa 5b 1e        vcvttps2dq (%rsi),%xmm3
+    libdis_test+0xf92:  c5 fa 5b 5f 42     vcvttps2dq 0x42(%rdi),%xmm3
+    libdis_test+0xf97:  c5 fe 5b f7        vcvttps2dq %ymm7,%ymm6
+    libdis_test+0xf9b:  c5 fe 5b 65 00     vcvttps2dq 0x0(%rbp),%ymm4
+    libdis_test+0xfa0:  c5 fe 5b 64 24 42  vcvttps2dq 0x42(%rsp),%ymm4
+    libdis_test+0xfa6:  c4 e1 fb 2c c6     vcvttsd2si %xmm6,%rax
+    libdis_test+0xfab:  c4 e1 fb 2c 03     vcvttsd2si (%rbx),%rax
+    libdis_test+0xfb0:  c4 e1 fb 2c 43 24  vcvttsd2si 0x24(%rbx),%rax
+    libdis_test+0xfb6:  c4 e1 fa 2c c6     vcvttss2si %xmm6,%rax
+    libdis_test+0xfbb:  c4 e1 fa 2c 03     vcvttss2si (%rbx),%rax
+    libdis_test+0xfc0:  c4 e1 fa 2c 43 24  vcvttss2si 0x24(%rbx),%rax
+    libdis_test+0xfc6:  c5 f1 5e d0        vdivpd %xmm0,%xmm1,%xmm2
+    libdis_test+0xfca:  c5 e1 5e 20        vdivpd (%rax),%xmm3,%xmm4
+    libdis_test+0xfce:  c5 d1 5e 71 42     vdivpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xfd3:  c5 f5 5e d0        vdivpd %ymm0,%ymm1,%ymm2
+    libdis_test+0xfd7:  c5 e5 5e 23        vdivpd (%rbx),%ymm3,%ymm4
+    libdis_test+0xfdb:  c5 d5 5e 72 42     vdivpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xfe0:  c5 f0 5e d0        vdivps %xmm0,%xmm1,%xmm2
+    libdis_test+0xfe4:  c5 e0 5e 20        vdivps (%rax),%xmm3,%xmm4
+    libdis_test+0xfe8:  c5 d0 5e 71 42     vdivps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0xfed:  c5 f4 5e d0        vdivps %ymm0,%ymm1,%ymm2
+    libdis_test+0xff1:  c5 e4 5e 23        vdivps (%rbx),%ymm3,%ymm4
+    libdis_test+0xff5:  c5 d4 5e 72 42     vdivps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0xffa:  c5 f3 5e d0        vdivsd %xmm0,%xmm1,%xmm2
+    libdis_test+0xffe:  c5 e3 5e 20        vdivsd (%rax),%xmm3,%xmm4
+    libdis_test+0x1002: c5 d3 5e 71 42     vdivsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1007: c5 f2 5e d0        vdivss %xmm0,%xmm1,%xmm2
+    libdis_test+0x100b: c5 e2 5e 20        vdivss (%rax),%xmm3,%xmm4
+    libdis_test+0x100f: c5 d2 5e 71 42     vdivss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1014: c4 e3 51 41 fb 48  vdppd  $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x101a: c4 e3 69 41 23 48  vdppd  $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x1020: c4 e3 71 41 73 08  vdppd  $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1027: c4 e3 51 40 fb 48  vdpps  $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x102d: c4 e3 69 40 23 48  vdpps  $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x1033: c4 e3 71 40 73 08  vdpps  $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x103a: c4 e3 55 40 fb 48  vdpps  $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x1040: c4 e3 6d 40 23 48  vdpps  $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x1046: c4 e3 75 40 73 08  vdpps  $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x104d: c4 e3 7d 19 c1 30  vextractf128 $0x30,%ymm0,%xmm1
+    libdis_test+0x1053: c4 e3 7d 19 01 30  vextractf128 $0x30,%ymm0,(%rcx)
+    libdis_test+0x1059: c4 e3 7d 19 42 24  vextractf128 $0x30,%ymm0,0x24(%rdx)
+                        30 
+    libdis_test+0x1060: c4 e3 79 17 c0 30  vextractps $0x30,%xmm0,%eax
+    libdis_test+0x1066: c4 e3 79 17 01 30  vextractps $0x30,%xmm0,(%rcx)
+    libdis_test+0x106c: c4 e3 79 17 42 24  vextractps $0x30,%xmm0,0x24(%rdx)
+                        30 
+    libdis_test+0x1073: c5 f1 7c d0        vhaddpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1077: c5 e1 7c 20        vhaddpd (%rax),%xmm3,%xmm4
+    libdis_test+0x107b: c5 d1 7c 71 42     vhaddpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1080: c5 f5 7c d0        vhaddpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1084: c5 e5 7c 23        vhaddpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1088: c5 d5 7c 72 42     vhaddpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x108d: c5 f3 7c d0        vhaddps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1091: c5 e3 7c 20        vhaddps (%rax),%xmm3,%xmm4
+    libdis_test+0x1095: c5 d3 7c 71 42     vhaddps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x109a: c5 f7 7c d0        vhaddps %ymm0,%ymm1,%ymm2
+    libdis_test+0x109e: c5 e7 7c 23        vhaddps (%rbx),%ymm3,%ymm4
+    libdis_test+0x10a2: c5 d7 7c 72 42     vhaddps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x10a7: c5 f1 7d d0        vhsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x10ab: c5 e1 7d 20        vhsubpd (%rax),%xmm3,%xmm4
+    libdis_test+0x10af: c5 d1 7d 71 42     vhsubpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x10b4: c5 f5 7d d0        vhsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x10b8: c5 e5 7d 23        vhsubpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x10bc: c5 d5 7d 72 42     vhsubpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x10c1: c5 f3 7d d0        vhsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x10c5: c5 e3 7d 20        vhsubps (%rax),%xmm3,%xmm4
+    libdis_test+0x10c9: c5 d3 7d 71 42     vhsubps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x10ce: c5 f7 7d d0        vhsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x10d2: c5 e7 7d 23        vhsubps (%rbx),%ymm3,%ymm4
+    libdis_test+0x10d6: c5 d7 7d 72 42     vhsubps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x10db: c4 e3 55 18 fb 48  vinsertf128 $0x48,%xmm3,%ymm5,%ymm7
+    libdis_test+0x10e1: c4 e3 6d 18 23 48  vinsertf128 $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x10e7: c4 e3 75 18 73 08  vinsertf128 $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x10ee: c4 e3 51 21 fb 48  vinsertps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x10f4: c4 e3 69 21 23 48  vinsertps $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x10fa: c4 e3 71 21 73 08  vinsertps $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1101: c5 fb f0 13        vlddqu (%rbx),%xmm2
+    libdis_test+0x1105: c5 fb f0 4b 08     vlddqu 0x8(%rbx),%xmm1
+    libdis_test+0x110a: c5 ff f0 13        vlddqu (%rbx),%ymm2
+    libdis_test+0x110e: c5 ff f0 4b 08     vlddqu 0x8(%rbx),%ymm1
+    libdis_test+0x1113: c5 f8 ae 12        vldmxcsr (%rdx)
+    libdis_test+0x1117: c5 f8 ae 52 08     vldmxcsr 0x8(%rdx)
+    libdis_test+0x111c: c5 f9 f7 e8        vmaskmovdqu %xmm0,%xmm5
+    libdis_test+0x1120: c4 e2 59 2d 13     vmaskmovpd (%rbx),%xmm4,%xmm2
+    libdis_test+0x1125: c4 e2 69 2d 4b 08  vmaskmovpd 0x8(%rbx),%xmm2,%xmm1
+    libdis_test+0x112b: c4 e2 5d 2c 13     vmaskmovps (%rbx),%ymm4,%ymm2
+    libdis_test+0x1130: c4 e2 65 2c 4b 08  vmaskmovps 0x8(%rbx),%ymm3,%ymm1
+    libdis_test+0x1136: c5 f1 5f d0        vmaxpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x113a: c5 e1 5f 20        vmaxpd (%rax),%xmm3,%xmm4
+    libdis_test+0x113e: c5 d1 5f 71 42     vmaxpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1143: c5 f5 5f d0        vmaxpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1147: c5 e5 5f 23        vmaxpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x114b: c5 d5 5f 72 42     vmaxpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1150: c5 f0 5f d0        vmaxps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1154: c5 e0 5f 20        vmaxps (%rax),%xmm3,%xmm4
+    libdis_test+0x1158: c5 d0 5f 71 42     vmaxps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x115d: c5 f4 5f d0        vmaxps %ymm0,%ymm1,%ymm2
+    libdis_test+0x1161: c5 e4 5f 23        vmaxps (%rbx),%ymm3,%ymm4
+    libdis_test+0x1165: c5 d4 5f 72 42     vmaxps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x116a: c5 f3 5f d0        vmaxsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x116e: c5 e3 5f 20        vmaxsd (%rax),%xmm3,%xmm4
+    libdis_test+0x1172: c5 d3 5f 71 42     vmaxsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1177: c5 f2 5f d0        vmaxss %xmm0,%xmm1,%xmm2
+    libdis_test+0x117b: c5 e2 5f 20        vmaxss (%rax),%xmm3,%xmm4
+    libdis_test+0x117f: c5 d2 5f 71 42     vmaxss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1184: c5 f1 5d d0        vminpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1188: c5 e1 5d 20        vminpd (%rax),%xmm3,%xmm4
+    libdis_test+0x118c: c5 d1 5d 71 42     vminpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1191: c5 f5 5d d0        vminpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1195: c5 e5 5d 23        vminpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1199: c5 d5 5d 72 42     vminpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x119e: c5 f0 5d d0        vminps %xmm0,%xmm1,%xmm2
+    libdis_test+0x11a2: c5 e0 5d 20        vminps (%rax),%xmm3,%xmm4
+    libdis_test+0x11a6: c5 d0 5d 71 42     vminps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x11ab: c5 f4 5d d0        vminps %ymm0,%ymm1,%ymm2
+    libdis_test+0x11af: c5 e4 5d 23        vminps (%rbx),%ymm3,%ymm4
+    libdis_test+0x11b3: c5 d4 5d 72 42     vminps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x11b8: c5 f3 5d d0        vminsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x11bc: c5 e3 5d 20        vminsd (%rax),%xmm3,%xmm4
+    libdis_test+0x11c0: c5 d3 5d 71 42     vminsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x11c5: c5 f2 5d d0        vminss %xmm0,%xmm1,%xmm2
+    libdis_test+0x11c9: c5 e2 5d 20        vminss (%rax),%xmm3,%xmm4
+    libdis_test+0x11cd: c5 d2 5d 71 42     vminss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x11d2: c5 f9 28 c8        vmovapd %xmm0,%xmm1
+    libdis_test+0x11d6: c5 f9 28 1e        vmovapd (%rsi),%xmm3
+    libdis_test+0x11da: c5 f9 28 5f 42     vmovapd 0x42(%rdi),%xmm3
+    libdis_test+0x11df: c5 fd 28 f7        vmovapd %ymm7,%ymm6
+    libdis_test+0x11e3: c5 fd 28 65 00     vmovapd 0x0(%rbp),%ymm4
+    libdis_test+0x11e8: c5 fd 28 64 24 42  vmovapd 0x42(%rsp),%ymm4
+    libdis_test+0x11ee: c5 f9 28 c1        vmovapd %xmm1,%xmm0
+    libdis_test+0x11f2: c5 f9 29 1e        vmovapd %xmm3,(%rsi)
+    libdis_test+0x11f6: c5 f9 29 5f 42     vmovapd %xmm3,0x42(%rdi)
+    libdis_test+0x11fb: c5 fd 28 c1        vmovapd %ymm1,%ymm0
+    libdis_test+0x11ff: c5 fd 29 1e        vmovapd %ymm3,(%rsi)
+    libdis_test+0x1203: c5 fd 29 5f 42     vmovapd %ymm3,0x42(%rdi)
+    libdis_test+0x1208: c5 f8 28 c8        vmovaps %xmm0,%xmm1
+    libdis_test+0x120c: c5 f8 28 1e        vmovaps (%rsi),%xmm3
+    libdis_test+0x1210: c5 f8 28 5f 42     vmovaps 0x42(%rdi),%xmm3
+    libdis_test+0x1215: c5 fc 28 f7        vmovaps %ymm7,%ymm6
+    libdis_test+0x1219: c5 fc 28 65 00     vmovaps 0x0(%rbp),%ymm4
+    libdis_test+0x121e: c5 fc 28 64 24 42  vmovaps 0x42(%rsp),%ymm4
+    libdis_test+0x1224: c5 f8 28 c1        vmovaps %xmm1,%xmm0
+    libdis_test+0x1228: c5 f8 29 1e        vmovaps %xmm3,(%rsi)
+    libdis_test+0x122c: c5 f8 29 5f 42     vmovaps %xmm3,0x42(%rdi)
+    libdis_test+0x1231: c5 fc 28 c1        vmovaps %ymm1,%ymm0
+    libdis_test+0x1235: c5 fc 29 1e        vmovaps %ymm3,(%rsi)
+    libdis_test+0x1239: c5 fc 29 5f 42     vmovaps %ymm3,0x42(%rdi)
+    libdis_test+0x123e: c4 e1 f9 6e c0     vmovq  %rax,%xmm0
+    libdis_test+0x1243: c5 f9 6e 08        vmovd  (%rax),%xmm1
+    libdis_test+0x1247: c5 f9 6e 48 14     vmovd  0x14(%rax),%xmm1
+    libdis_test+0x124c: c5 fb 12 c8        vmovddup %xmm0,%xmm1
+    libdis_test+0x1250: c5 fb 12 1e        vmovddup (%rsi),%xmm3
+    libdis_test+0x1254: c5 fb 12 5f 42     vmovddup 0x42(%rdi),%xmm3
+    libdis_test+0x1259: c5 ff 12 f7        vmovddup %ymm7,%ymm6
+    libdis_test+0x125d: c5 ff 12 65 00     vmovddup 0x0(%rbp),%ymm4
+    libdis_test+0x1262: c5 ff 12 64 24 42  vmovddup 0x42(%rsp),%ymm4
+    libdis_test+0x1268: c5 f9 6f c8        vmovdqa %xmm0,%xmm1
+    libdis_test+0x126c: c5 f9 6f 1e        vmovdqa (%rsi),%xmm3
+    libdis_test+0x1270: c5 f9 6f 5f 42     vmovdqa 0x42(%rdi),%xmm3
+    libdis_test+0x1275: c5 fd 6f f7        vmovdqa %ymm7,%ymm6
+    libdis_test+0x1279: c5 fd 6f 65 00     vmovdqa 0x0(%rbp),%ymm4
+    libdis_test+0x127e: c5 fd 6f 64 24 42  vmovdqa 0x42(%rsp),%ymm4
+    libdis_test+0x1284: c5 f9 6f c1        vmovdqa %xmm1,%xmm0
+    libdis_test+0x1288: c5 f9 7f 1e        vmovdqa %xmm3,(%rsi)
+    libdis_test+0x128c: c5 f9 7f 5f 42     vmovdqa %xmm3,0x42(%rdi)
+    libdis_test+0x1291: c5 fd 6f c1        vmovdqa %ymm1,%ymm0
+    libdis_test+0x1295: c5 fd 7f 1e        vmovdqa %ymm3,(%rsi)
+    libdis_test+0x1299: c5 fd 7f 5f 42     vmovdqa %ymm3,0x42(%rdi)
+    libdis_test+0x129e: c5 fa 6f c8        vmovdqu %xmm0,%xmm1
+    libdis_test+0x12a2: c5 fa 6f 1e        vmovdqu (%rsi),%xmm3
+    libdis_test+0x12a6: c5 fa 6f 5f 42     vmovdqu 0x42(%rdi),%xmm3
+    libdis_test+0x12ab: c5 fe 6f f7        vmovdqu %ymm7,%ymm6
+    libdis_test+0x12af: c5 fe 6f 65 00     vmovdqu 0x0(%rbp),%ymm4
+    libdis_test+0x12b4: c5 fe 6f 64 24 42  vmovdqu 0x42(%rsp),%ymm4
+    libdis_test+0x12ba: c5 fa 6f c1        vmovdqu %xmm1,%xmm0
+    libdis_test+0x12be: c5 fa 7f 1e        vmovdqu %xmm3,(%rsi)
+    libdis_test+0x12c2: c5 fa 7f 5f 42     vmovdqu %xmm3,0x42(%rdi)
+    libdis_test+0x12c7: c5 fe 6f c1        vmovdqu %ymm1,%ymm0
+    libdis_test+0x12cb: c5 fe 7f 1e        vmovdqu %ymm3,(%rsi)
+    libdis_test+0x12cf: c5 fe 7f 5f 42     vmovdqu %ymm3,0x42(%rdi)
+    libdis_test+0x12d4: c5 e8 12 e0        vmovhlps %xmm0,%xmm2,%xmm4
+    libdis_test+0x12d8: c5 d9 16 13        vmovhpd (%rbx),%xmm4,%xmm2
+    libdis_test+0x12dc: c5 e1 16 4b 08     vmovhpd 0x8(%rbx),%xmm3,%xmm1
+    libdis_test+0x12e1: c5 f9 17 1e        vmovhpd %xmm3,(%rsi)
+    libdis_test+0x12e5: c5 f9 17 5f 42     vmovhpd %xmm3,0x42(%rdi)
+    libdis_test+0x12ea: c5 d8 16 13        vmovhps (%rbx),%xmm4,%xmm2
+    libdis_test+0x12ee: c5 e0 16 4b 08     vmovhps 0x8(%rbx),%xmm3,%xmm1
+    libdis_test+0x12f3: c5 f8 17 1e        vmovhps %xmm3,(%rsi)
+    libdis_test+0x12f7: c5 f8 17 5f 42     vmovhps %xmm3,0x42(%rdi)
+    libdis_test+0x12fc: c5 e0 16 e9        vmovlhps %xmm1,%xmm3,%xmm5
+    libdis_test+0x1300: c5 d9 12 13        vmovlpd (%rbx),%xmm4,%xmm2
+    libdis_test+0x1304: c5 e1 12 4b 08     vmovlpd 0x8(%rbx),%xmm3,%xmm1
+    libdis_test+0x1309: c5 f9 13 1e        vmovlpd %xmm3,(%rsi)
+    libdis_test+0x130d: c5 f9 13 5f 42     vmovlpd %xmm3,0x42(%rdi)
+    libdis_test+0x1312: c5 d8 12 13        vmovlps (%rbx),%xmm4,%xmm2
+    libdis_test+0x1316: c5 e0 12 4b 08     vmovlps 0x8(%rbx),%xmm3,%xmm1
+    libdis_test+0x131b: c5 f8 13 1e        vmovlps %xmm3,(%rsi)
+    libdis_test+0x131f: c5 f8 13 5f 42     vmovlps %xmm3,0x42(%rdi)
+    libdis_test+0x1324: c5 f9 50 c0        vmovmskpd %xmm0,%eax
+    libdis_test+0x1328: c5 fd 50 d9        vmovmskpd %ymm1,%ebx
+    libdis_test+0x132c: c5 f8 50 ca        vmovmskps %xmm2,%ecx
+    libdis_test+0x1330: c5 fc 50 d3        vmovmskps %ymm3,%edx
+    libdis_test+0x1334: c5 f9 e7 2f        vmovntdq %xmm5,(%rdi)
+    libdis_test+0x1338: c5 f9 e7 6f 24     vmovntdq %xmm5,0x24(%rdi)
+    libdis_test+0x133d: c5 fd e7 36        vmovntdq %ymm6,(%rsi)
+    libdis_test+0x1341: c5 fd e7 76 24     vmovntdq %ymm6,0x24(%rsi)
+    libdis_test+0x1346: c4 e2 79 2a 13     vmovntdqa (%rbx),%xmm2
+    libdis_test+0x134b: c4 e2 79 2a 4b 08  vmovntdqa 0x8(%rbx),%xmm1
+    libdis_test+0x1351: c4 e2 7d 2a 13     vmovntdqa (%rbx),%ymm2
+    libdis_test+0x1356: c4 e2 7d 2a 4b 08  vmovntdqa 0x8(%rbx),%ymm1
+    libdis_test+0x135c: c5 f9 2b 1e        vmovntpd %xmm3,(%rsi)
+    libdis_test+0x1360: c5 f9 2b 5f 42     vmovntpd %xmm3,0x42(%rdi)
+    libdis_test+0x1365: c5 fd 2b 1e        vmovntpd %ymm3,(%rsi)
+    libdis_test+0x1369: c5 fd 2b 5f 42     vmovntpd %ymm3,0x42(%rdi)
+    libdis_test+0x136e: c5 f8 2b 1e        vmovntps %xmm3,(%rsi)
+    libdis_test+0x1372: c5 f8 2b 5f 42     vmovntps %xmm3,0x42(%rdi)
+    libdis_test+0x1377: c5 fc 2b 1e        vmovntps %ymm3,(%rsi)
+    libdis_test+0x137b: c5 fc 2b 5f 42     vmovntps %ymm3,0x42(%rdi)
+    libdis_test+0x1380: c4 e1 f9 7e c0     vmovq  %xmm0,%rax
+    libdis_test+0x1385: c5 f9 d6 00        vmovq  %xmm0,(%rax)
+    libdis_test+0x1389: c5 f9 d6 40 10     vmovq  %xmm0,0x10(%rax)
+    libdis_test+0x138e: c5 fa 7e 4b 10     vmovq  0x10(%rbx),%xmm1
+    libdis_test+0x1393: c5 fa 7e 0b        vmovq  (%rbx),%xmm1
+    libdis_test+0x1397: c4 e1 f9 6e cb     vmovq  %rbx,%xmm1
+    libdis_test+0x139c: c5 eb 10 e0        vmovsd %xmm0,%xmm2,%xmm4
+    libdis_test+0x13a0: c5 fb 10 08        vmovsd (%rax),%xmm1
+    libdis_test+0x13a4: c5 fb 10 50 32     vmovsd 0x32(%rax),%xmm2
+    libdis_test+0x13a9: c5 fa 16 d0        vmovshdup %xmm0,%xmm2
+    libdis_test+0x13ad: c5 fa 16 08        vmovshdup (%rax),%xmm1
+    libdis_test+0x13b1: c5 fa 16 48 10     vmovshdup 0x10(%rax),%xmm1
+    libdis_test+0x13b6: c5 fe 16 d0        vmovshdup %ymm0,%ymm2
+    libdis_test+0x13ba: c5 fe 16 0b        vmovshdup (%rbx),%ymm1
+    libdis_test+0x13be: c5 fe 16 5b 10     vmovshdup 0x10(%rbx),%ymm3
+    libdis_test+0x13c3: c5 fa 12 d0        vmovsldup %xmm0,%xmm2
+    libdis_test+0x13c7: c5 fa 12 08        vmovsldup (%rax),%xmm1
+    libdis_test+0x13cb: c5 fa 12 48 10     vmovsldup 0x10(%rax),%xmm1
+    libdis_test+0x13d0: c5 fe 12 d0        vmovsldup %ymm0,%ymm2
+    libdis_test+0x13d4: c5 fe 12 0b        vmovsldup (%rbx),%ymm1
+    libdis_test+0x13d8: c5 fe 12 5b 10     vmovsldup 0x10(%rbx),%ymm3
+    libdis_test+0x13dd: c5 ea 10 e0        vmovss %xmm0,%xmm2,%xmm4
+    libdis_test+0x13e1: c5 fa 10 08        vmovss (%rax),%xmm1
+    libdis_test+0x13e5: c5 fa 10 50 32     vmovss 0x32(%rax),%xmm2
+    libdis_test+0x13ea: c5 f9 10 c8        vmovupd %xmm0,%xmm1
+    libdis_test+0x13ee: c5 f9 10 1e        vmovupd (%rsi),%xmm3
+    libdis_test+0x13f2: c5 f9 10 5f 42     vmovupd 0x42(%rdi),%xmm3
+    libdis_test+0x13f7: c5 fd 10 f7        vmovupd %ymm7,%ymm6
+    libdis_test+0x13fb: c5 fd 10 65 00     vmovupd 0x0(%rbp),%ymm4
+    libdis_test+0x1400: c5 fd 10 64 24 42  vmovupd 0x42(%rsp),%ymm4
+    libdis_test+0x1406: c5 f9 10 c1        vmovupd %xmm1,%xmm0
+    libdis_test+0x140a: c5 f9 11 1e        vmovupd %xmm3,(%rsi)
+    libdis_test+0x140e: c5 f9 11 5f 42     vmovupd %xmm3,0x42(%rdi)
+    libdis_test+0x1413: c5 fd 10 c1        vmovupd %ymm1,%ymm0
+    libdis_test+0x1417: c5 fd 11 1e        vmovupd %ymm3,(%rsi)
+    libdis_test+0x141b: c5 fd 11 5f 42     vmovupd %ymm3,0x42(%rdi)
+    libdis_test+0x1420: c5 f8 10 c8        vmovups %xmm0,%xmm1
+    libdis_test+0x1424: c5 f8 10 1e        vmovups (%rsi),%xmm3
+    libdis_test+0x1428: c5 f8 10 5f 42     vmovups 0x42(%rdi),%xmm3
+    libdis_test+0x142d: c5 fc 10 f7        vmovups %ymm7,%ymm6
+    libdis_test+0x1431: c5 fc 10 65 00     vmovups 0x0(%rbp),%ymm4
+    libdis_test+0x1436: c5 fc 10 64 24 42  vmovups 0x42(%rsp),%ymm4
+    libdis_test+0x143c: c5 f8 10 c1        vmovups %xmm1,%xmm0
+    libdis_test+0x1440: c5 f8 11 1e        vmovups %xmm3,(%rsi)
+    libdis_test+0x1444: c5 f8 11 5f 42     vmovups %xmm3,0x42(%rdi)
+    libdis_test+0x1449: c5 fc 10 c1        vmovups %ymm1,%ymm0
+    libdis_test+0x144d: c5 fc 11 1e        vmovups %ymm3,(%rsi)
+    libdis_test+0x1451: c5 fc 11 5f 42     vmovups %ymm3,0x42(%rdi)
+    libdis_test+0x1456: c4 e3 51 42 fb 48  vmpsadbw $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x145c: c4 e3 69 42 23 48  vmpsadbw $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x1462: c4 e3 71 42 73 08  vmpsadbw $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1469: c4 e3 55 42 fb 48  vmpsadbw $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x146f: c4 e3 6d 42 23 48  vmpsadbw $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x1475: c4 e3 75 42 73 08  vmpsadbw $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x147c: c5 f1 59 d0        vmulpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1480: c5 e1 59 20        vmulpd (%rax),%xmm3,%xmm4
+    libdis_test+0x1484: c5 d1 59 71 42     vmulpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1489: c5 f5 59 d0        vmulpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x148d: c5 e5 59 23        vmulpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1491: c5 d5 59 72 42     vmulpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1496: c5 f0 59 d0        vmulps %xmm0,%xmm1,%xmm2
+    libdis_test+0x149a: c5 e0 59 20        vmulps (%rax),%xmm3,%xmm4
+    libdis_test+0x149e: c5 d0 59 71 42     vmulps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x14a3: c5 f4 59 d0        vmulps %ymm0,%ymm1,%ymm2
+    libdis_test+0x14a7: c5 e4 59 23        vmulps (%rbx),%ymm3,%ymm4
+    libdis_test+0x14ab: c5 d4 59 72 42     vmulps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x14b0: c5 f3 59 d0        vmulsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x14b4: c5 e3 59 20        vmulsd (%rax),%xmm3,%xmm4
+    libdis_test+0x14b8: c5 d3 59 71 42     vmulsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x14bd: c5 f2 59 d0        vmulss %xmm0,%xmm1,%xmm2
+    libdis_test+0x14c1: c5 e2 59 20        vmulss (%rax),%xmm3,%xmm4
+    libdis_test+0x14c5: c5 d2 59 71 42     vmulss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x14ca: c5 f1 56 d0        vorpd  %xmm0,%xmm1,%xmm2
+    libdis_test+0x14ce: c5 e1 56 20        vorpd  (%rax),%xmm3,%xmm4
+    libdis_test+0x14d2: c5 d1 56 71 42     vorpd  0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x14d7: c5 f5 56 d0        vorpd  %ymm0,%ymm1,%ymm2
+    libdis_test+0x14db: c5 e5 56 23        vorpd  (%rbx),%ymm3,%ymm4
+    libdis_test+0x14df: c5 d5 56 72 42     vorpd  0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x14e4: c5 f0 56 d0        vorps  %xmm0,%xmm1,%xmm2
+    libdis_test+0x14e8: c5 e0 56 20        vorps  (%rax),%xmm3,%xmm4
+    libdis_test+0x14ec: c5 d0 56 71 42     vorps  0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x14f1: c5 f4 56 d0        vorps  %ymm0,%ymm1,%ymm2
+    libdis_test+0x14f5: c5 e4 56 23        vorps  (%rbx),%ymm3,%ymm4
+    libdis_test+0x14f9: c5 d4 56 72 42     vorps  0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x14fe: c4 e2 79 1c c8     vpabsb %xmm0,%xmm1
+    libdis_test+0x1503: c4 e2 79 1c 1e     vpabsb (%rsi),%xmm3
+    libdis_test+0x1508: c4 e2 79 1c 5f 42  vpabsb 0x42(%rdi),%xmm3
+    libdis_test+0x150e: c4 e2 7d 1c f7     vpabsb %ymm7,%ymm6
+    libdis_test+0x1513: c4 e2 7d 1c 65 00  vpabsb 0x0(%rbp),%ymm4
+    libdis_test+0x1519: c4 e2 7d 1c 64 24  vpabsb 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1520: c4 e2 79 1e c8     vpabsd %xmm0,%xmm1
+    libdis_test+0x1525: c4 e2 79 1e 1e     vpabsd (%rsi),%xmm3
+    libdis_test+0x152a: c4 e2 79 1e 5f 42  vpabsd 0x42(%rdi),%xmm3
+    libdis_test+0x1530: c4 e2 7d 1e f7     vpabsd %ymm7,%ymm6
+    libdis_test+0x1535: c4 e2 7d 1e 65 00  vpabsd 0x0(%rbp),%ymm4
+    libdis_test+0x153b: c4 e2 7d 1e 64 24  vpabsd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1542: c4 e2 79 1d c8     vpabsw %xmm0,%xmm1
+    libdis_test+0x1547: c4 e2 79 1d 1e     vpabsw (%rsi),%xmm3
+    libdis_test+0x154c: c4 e2 79 1d 5f 42  vpabsw 0x42(%rdi),%xmm3
+    libdis_test+0x1552: c4 e2 7d 1d f7     vpabsw %ymm7,%ymm6
+    libdis_test+0x1557: c4 e2 7d 1d 65 00  vpabsw 0x0(%rbp),%ymm4
+    libdis_test+0x155d: c4 e2 7d 1d 64 24  vpabsw 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1564: c5 f1 6b d0        vpackssdw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1568: c5 e1 6b 20        vpackssdw (%rax),%xmm3,%xmm4
+    libdis_test+0x156c: c5 d1 6b 71 42     vpackssdw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1571: c5 f5 6b d0        vpackssdw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1575: c5 e5 6b 23        vpackssdw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1579: c5 d5 6b 72 42     vpackssdw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x157e: c5 f1 63 d0        vpacksswb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1582: c5 e1 63 20        vpacksswb (%rax),%xmm3,%xmm4
+    libdis_test+0x1586: c5 d1 63 71 42     vpacksswb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x158b: c5 f5 63 d0        vpacksswb %ymm0,%ymm1,%ymm2
+    libdis_test+0x158f: c5 e5 63 23        vpacksswb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1593: c5 d5 63 72 42     vpacksswb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1598: c4 e2 71 2b d0     vpackusdw %xmm0,%xmm1,%xmm2
+    libdis_test+0x159d: c4 e2 61 2b 20     vpackusdw (%rax),%xmm3,%xmm4
+    libdis_test+0x15a2: c4 e2 51 2b 71 42  vpackusdw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x15a8: c4 e2 75 2b d0     vpackusdw %ymm0,%ymm1,%ymm2
+    libdis_test+0x15ad: c4 e2 65 2b 23     vpackusdw (%rbx),%ymm3,%ymm4
+    libdis_test+0x15b2: c4 e2 55 2b 72 42  vpackusdw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x15b8: c5 f1 67 d0        vpackuswb %xmm0,%xmm1,%xmm2
+    libdis_test+0x15bc: c5 e1 67 20        vpackuswb (%rax),%xmm3,%xmm4
+    libdis_test+0x15c0: c5 d1 67 71 42     vpackuswb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x15c5: c5 f5 67 d0        vpackuswb %ymm0,%ymm1,%ymm2
+    libdis_test+0x15c9: c5 e5 67 23        vpackuswb (%rbx),%ymm3,%ymm4
+    libdis_test+0x15cd: c5 d5 67 72 42     vpackuswb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x15d2: c5 f1 fc d0        vpaddb %xmm0,%xmm1,%xmm2
+    libdis_test+0x15d6: c5 e1 fc 20        vpaddb (%rax),%xmm3,%xmm4
+    libdis_test+0x15da: c5 d1 fc 71 42     vpaddb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x15df: c5 f5 fc d0        vpaddb %ymm0,%ymm1,%ymm2
+    libdis_test+0x15e3: c5 e5 fc 23        vpaddb (%rbx),%ymm3,%ymm4
+    libdis_test+0x15e7: c5 d5 fc 72 42     vpaddb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x15ec: c5 f1 fe d0        vpaddd %xmm0,%xmm1,%xmm2
+    libdis_test+0x15f0: c5 e1 fe 20        vpaddd (%rax),%xmm3,%xmm4
+    libdis_test+0x15f4: c5 d1 fe 71 42     vpaddd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x15f9: c5 f5 fe d0        vpaddd %ymm0,%ymm1,%ymm2
+    libdis_test+0x15fd: c5 e5 fe 23        vpaddd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1601: c5 d5 fe 72 42     vpaddd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1606: c5 f1 d4 d0        vpaddq %xmm0,%xmm1,%xmm2
+    libdis_test+0x160a: c5 e1 d4 20        vpaddq (%rax),%xmm3,%xmm4
+    libdis_test+0x160e: c5 d1 d4 71 42     vpaddq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1613: c5 f5 d4 d0        vpaddq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1617: c5 e5 d4 23        vpaddq (%rbx),%ymm3,%ymm4
+    libdis_test+0x161b: c5 d5 d4 72 42     vpaddq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1620: c5 f1 ec d0        vpaddsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1624: c5 e1 ec 20        vpaddsb (%rax),%xmm3,%xmm4
+    libdis_test+0x1628: c5 d1 ec 71 42     vpaddsb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x162d: c5 f5 ec d0        vpaddsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1631: c5 e5 ec 23        vpaddsb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1635: c5 d5 ec 72 42     vpaddsb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x163a: c5 f1 ed d0        vpaddsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x163e: c5 e1 ed 20        vpaddsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1642: c5 d1 ed 71 42     vpaddsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1647: c5 f5 ed d0        vpaddsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x164b: c5 e5 ed 23        vpaddsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x164f: c5 d5 ed 72 42     vpaddsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1654: c5 f1 dc d0        vpaddusb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1658: c5 e1 dc 20        vpaddusb (%rax),%xmm3,%xmm4
+    libdis_test+0x165c: c5 d1 dc 71 42     vpaddusb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1661: c5 f5 dc d0        vpaddusb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1665: c5 e5 dc 23        vpaddusb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1669: c5 d5 dc 72 42     vpaddusb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x166e: c5 f1 dd d0        vpaddusw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1672: c5 e1 dd 20        vpaddusw (%rax),%xmm3,%xmm4
+    libdis_test+0x1676: c5 d1 dd 71 42     vpaddusw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x167b: c5 f5 dd d0        vpaddusw %ymm0,%ymm1,%ymm2
+    libdis_test+0x167f: c5 e5 dd 23        vpaddusw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1683: c5 d5 dd 72 42     vpaddusw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1688: c5 f1 fd d0        vpaddw %xmm0,%xmm1,%xmm2
+    libdis_test+0x168c: c5 e1 fd 20        vpaddw (%rax),%xmm3,%xmm4
+    libdis_test+0x1690: c5 d1 fd 71 42     vpaddw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1695: c5 f5 fd d0        vpaddw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1699: c5 e5 fd 23        vpaddw (%rbx),%ymm3,%ymm4
+    libdis_test+0x169d: c5 d5 fd 72 42     vpaddw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x16a2: c4 e3 51 0f fb 48  vpalignr $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x16a8: c4 e3 69 0f 23 48  vpalignr $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x16ae: c4 e3 71 0f 73 08  vpalignr $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x16b5: c4 e3 55 0f fb 48  vpalignr $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x16bb: c4 e3 6d 0f 23 48  vpalignr $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x16c1: c4 e3 75 0f 73 08  vpalignr $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x16c8: c5 f1 db d0        vpand  %xmm0,%xmm1,%xmm2
+    libdis_test+0x16cc: c5 e1 db 20        vpand  (%rax),%xmm3,%xmm4
+    libdis_test+0x16d0: c5 d1 db 71 42     vpand  0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x16d5: c5 f5 db d0        vpand  %ymm0,%ymm1,%ymm2
+    libdis_test+0x16d9: c5 e5 db 23        vpand  (%rbx),%ymm3,%ymm4
+    libdis_test+0x16dd: c5 d5 db 72 42     vpand  0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x16e2: c5 f1 df d0        vpandn %xmm0,%xmm1,%xmm2
+    libdis_test+0x16e6: c5 e1 df 20        vpandn (%rax),%xmm3,%xmm4
+    libdis_test+0x16ea: c5 d1 df 71 42     vpandn 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x16ef: c5 f5 df d0        vpandn %ymm0,%ymm1,%ymm2
+    libdis_test+0x16f3: c5 e5 df 23        vpandn (%rbx),%ymm3,%ymm4
+    libdis_test+0x16f7: c5 d5 df 72 42     vpandn 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x16fc: c5 f1 e0 d0        vpavgb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1700: c5 e1 e0 20        vpavgb (%rax),%xmm3,%xmm4
+    libdis_test+0x1704: c5 d1 e0 71 42     vpavgb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1709: c5 f5 e0 d0        vpavgb %ymm0,%ymm1,%ymm2
+    libdis_test+0x170d: c5 e5 e0 23        vpavgb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1711: c5 d5 e0 72 42     vpavgb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1716: c5 f1 e3 d0        vpavgw %xmm0,%xmm1,%xmm2
+    libdis_test+0x171a: c5 e1 e3 20        vpavgw (%rax),%xmm3,%xmm4
+    libdis_test+0x171e: c5 d1 e3 71 42     vpavgw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1723: c5 f5 e3 d0        vpavgw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1727: c5 e5 e3 23        vpavgw (%rbx),%ymm3,%ymm4
+    libdis_test+0x172b: c5 d5 e3 72 42     vpavgw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1730: c4 e3 69 4c d9 00  vpblendvb %xmm0,%xmm1,%xmm2,%xmm3
+    libdis_test+0x1736: c4 e3 69 4c 18 00  vpblendvb %xmm0,(%rax),%xmm2,%xmm3
+    libdis_test+0x173c: c4 e3 69 4c 5b 10  vpblendvb %xmm0,0x10(%rbx),%xmm2,%xmm3
+                        00 
+    libdis_test+0x1743: c4 e3 6d 4c d9 00  vpblendvb %ymm0,%ymm1,%ymm2,%ymm3
+    libdis_test+0x1749: c4 e3 6d 4c 18 00  vpblendvb %ymm0,(%rax),%ymm2,%ymm3
+    libdis_test+0x174f: c4 e3 6d 4c 5b 10  vpblendvb %ymm0,0x10(%rbx),%ymm2,%ymm3
+                        00 
+    libdis_test+0x1756: c4 e3 51 0e fb 48  vpblendw $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x175c: c4 e3 69 0e 23 48  vpblendw $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x1762: c4 e3 71 0e 73 08  vpblendw $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x1769: c4 e3 55 0e fb 48  vpblendw $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x176f: c4 e3 6d 0e 23 48  vpblendw $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x1775: c4 e3 75 0e 73 08  vpblendw $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x177c: c4 e3 51 44 fb 48  vpclmulqdq $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x1782: c4 e3 69 44 23 48  vpclmulqdq $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x1788: c4 e3 71 44 73 08  vpclmulqdq $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x178f: c5 f1 74 d0        vpcmpeqb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1793: c5 e1 74 20        vpcmpeqb (%rax),%xmm3,%xmm4
+    libdis_test+0x1797: c5 d1 74 71 42     vpcmpeqb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x179c: c5 f5 74 d0        vpcmpeqb %ymm0,%ymm1,%ymm2
+    libdis_test+0x17a0: c5 e5 74 23        vpcmpeqb (%rbx),%ymm3,%ymm4
+    libdis_test+0x17a4: c5 d5 74 72 42     vpcmpeqb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x17a9: c5 f1 76 d0        vpcmpeqd %xmm0,%xmm1,%xmm2
+    libdis_test+0x17ad: c5 e1 76 20        vpcmpeqd (%rax),%xmm3,%xmm4
+    libdis_test+0x17b1: c5 d1 76 71 42     vpcmpeqd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x17b6: c5 f5 76 d0        vpcmpeqd %ymm0,%ymm1,%ymm2
+    libdis_test+0x17ba: c5 e5 76 23        vpcmpeqd (%rbx),%ymm3,%ymm4
+    libdis_test+0x17be: c5 d5 76 72 42     vpcmpeqd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x17c3: c4 e2 71 29 d0     vpcmpeqq %xmm0,%xmm1,%xmm2
+    libdis_test+0x17c8: c4 e2 61 29 20     vpcmpeqq (%rax),%xmm3,%xmm4
+    libdis_test+0x17cd: c4 e2 51 29 71 42  vpcmpeqq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x17d3: c4 e2 75 29 d0     vpcmpeqq %ymm0,%ymm1,%ymm2
+    libdis_test+0x17d8: c4 e2 65 29 23     vpcmpeqq (%rbx),%ymm3,%ymm4
+    libdis_test+0x17dd: c4 e2 55 29 72 42  vpcmpeqq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x17e3: c5 f1 75 d0        vpcmpeqw %xmm0,%xmm1,%xmm2
+    libdis_test+0x17e7: c5 e1 75 20        vpcmpeqw (%rax),%xmm3,%xmm4
+    libdis_test+0x17eb: c5 d1 75 71 42     vpcmpeqw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x17f0: c5 f5 75 d0        vpcmpeqw %ymm0,%ymm1,%ymm2
+    libdis_test+0x17f4: c5 e5 75 23        vpcmpeqw (%rbx),%ymm3,%ymm4
+    libdis_test+0x17f8: c5 d5 75 72 42     vpcmpeqw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x17fd: c4 e3 79 61 c8 42  vpcmpestri $0x42,%xmm0,%xmm1
+    libdis_test+0x1803: c4 e3 79 61 1e 23  vpcmpestri $0x23,(%rsi),%xmm3
+    libdis_test+0x1809: c4 e3 79 61 5f 42  vpcmpestri $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x1810: c4 e3 79 60 c8 42  vpcmpestrm $0x42,%xmm0,%xmm1
+    libdis_test+0x1816: c4 e3 79 60 1e 23  vpcmpestrm $0x23,(%rsi),%xmm3
+    libdis_test+0x181c: c4 e3 79 60 5f 42  vpcmpestrm $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x1823: c5 f1 64 d0        vpcmpgtb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1827: c5 e1 64 20        vpcmpgtb (%rax),%xmm3,%xmm4
+    libdis_test+0x182b: c5 d1 64 71 42     vpcmpgtb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1830: c5 f5 64 d0        vpcmpgtb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1834: c5 e5 64 23        vpcmpgtb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1838: c5 d5 64 72 42     vpcmpgtb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x183d: c5 f1 66 d0        vpcmpgtd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1841: c5 e1 66 20        vpcmpgtd (%rax),%xmm3,%xmm4
+    libdis_test+0x1845: c5 d1 66 71 42     vpcmpgtd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x184a: c5 f5 66 d0        vpcmpgtd %ymm0,%ymm1,%ymm2
+    libdis_test+0x184e: c5 e5 66 23        vpcmpgtd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1852: c5 d5 66 72 42     vpcmpgtd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1857: c4 e2 71 37 d0     vpcmpgtq %xmm0,%xmm1,%xmm2
+    libdis_test+0x185c: c4 e2 61 37 20     vpcmpgtq (%rax),%xmm3,%xmm4
+    libdis_test+0x1861: c4 e2 51 37 71 42  vpcmpgtq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1867: c4 e2 75 37 d0     vpcmpgtq %ymm0,%ymm1,%ymm2
+    libdis_test+0x186c: c4 e2 65 37 23     vpcmpgtq (%rbx),%ymm3,%ymm4
+    libdis_test+0x1871: c4 e2 55 37 72 42  vpcmpgtq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1877: c5 f1 65 d0        vpcmpgtw %xmm0,%xmm1,%xmm2
+    libdis_test+0x187b: c5 e1 65 20        vpcmpgtw (%rax),%xmm3,%xmm4
+    libdis_test+0x187f: c5 d1 65 71 42     vpcmpgtw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1884: c5 f5 65 d0        vpcmpgtw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1888: c5 e5 65 23        vpcmpgtw (%rbx),%ymm3,%ymm4
+    libdis_test+0x188c: c5 d5 65 72 42     vpcmpgtw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1891: c4 e3 79 63 c8 42  vpcmpistri $0x42,%xmm0,%xmm1
+    libdis_test+0x1897: c4 e3 79 63 1e 23  vpcmpistri $0x23,(%rsi),%xmm3
+    libdis_test+0x189d: c4 e3 79 63 5f 42  vpcmpistri $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x18a4: c4 e3 79 62 c8 42  vpcmpistrm $0x42,%xmm0,%xmm1
+    libdis_test+0x18aa: c4 e3 79 62 1e 23  vpcmpistrm $0x23,(%rsi),%xmm3
+    libdis_test+0x18b0: c4 e3 79 62 5f 42  vpcmpistrm $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x18b7: c4 e3 55 06 fb 48  vperm2f128 $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x18bd: c4 e3 6d 06 23 48  vperm2f128 $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x18c3: c4 e3 75 06 73 08  vperm2f128 $0x48,0x8(%rbx),%ymm1,%ymm6
+                        48 
+    libdis_test+0x18ca: c4 e2 71 0d d0     vpermilpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x18cf: c4 e2 61 0d 20     vpermilpd (%rax),%xmm3,%xmm4
+    libdis_test+0x18d4: c4 e2 51 0d 71 42  vpermilpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x18da: c4 e2 75 0d d0     vpermilpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x18df: c4 e2 65 0d 23     vpermilpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x18e4: c4 e2 55 0d 72 42  vpermilpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x18ea: c4 e3 7d 05 c8 42  vpermilpd $0x42,%ymm0,%ymm1
+    libdis_test+0x18f0: c4 e3 7d 05 1e 23  vpermilpd $0x23,(%rsi),%ymm3
+    libdis_test+0x18f6: c4 e3 7d 05 5f 42  vpermilpd $0x42,0x42(%rdi),%ymm3
+                        42 
+    libdis_test+0x18fd: c4 e2 71 0c d0     vpermilps %xmm0,%xmm1,%xmm2
+    libdis_test+0x1902: c4 e2 61 0c 20     vpermilps (%rax),%xmm3,%xmm4
+    libdis_test+0x1907: c4 e2 51 0c 71 42  vpermilps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x190d: c4 e2 75 0c d0     vpermilps %ymm0,%ymm1,%ymm2
+    libdis_test+0x1912: c4 e2 65 0c 23     vpermilps (%rbx),%ymm3,%ymm4
+    libdis_test+0x1917: c4 e2 55 0c 72 42  vpermilps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x191d: c4 e3 7d 04 c8 42  vpermilps $0x42,%ymm0,%ymm1
+    libdis_test+0x1923: c4 e3 7d 04 1e 23  vpermilps $0x23,(%rsi),%ymm3
+    libdis_test+0x1929: c4 e3 7d 04 5f 42  vpermilps $0x42,0x42(%rdi),%ymm3
+                        42 
+    libdis_test+0x1930: c4 e3 79 14 c0 23  vpextrb $0x23,%xmm0,%eax
+    libdis_test+0x1936: c4 e3 79 14 0b 23  vpextrb $0x23,%xmm1,(%rbx)
+    libdis_test+0x193c: c4 e3 79 14 51 16  vpextrb $0x23,%xmm2,0x16(%rcx)
+                        23 
+    libdis_test+0x1943: c4 e3 79 16 0b 23  vpextrd $0x23,%xmm1,(%rbx)
+    libdis_test+0x1949: c4 e3 79 16 51 16  vpextrd $0x23,%xmm2,0x16(%rcx)
+                        23 
+    libdis_test+0x1950: c4 e3 f9 16 c0 23  vpextrq $0x23,%xmm0,%rax
+    libdis_test+0x1956: c4 e3 f9 16 0b 23  vpextrq $0x23,%xmm1,(%rbx)
+    libdis_test+0x195c: c4 e3 f9 16 51 16  vpextrq $0x23,%xmm2,0x16(%rcx)
+                        23 
+    libdis_test+0x1963: c5 f9 c5 c0 23     vpextrw $0x23,%xmm0,%eax
+    libdis_test+0x1968: c4 e3 79 15 0b 23  vpextrw $0x23,%xmm1,(%rbx)
+    libdis_test+0x196e: c4 e3 79 15 51 16  vpextrw $0x23,%xmm2,0x16(%rcx)
+                        23 
+    libdis_test+0x1975: c4 e2 71 02 d0     vphaddd %xmm0,%xmm1,%xmm2
+    libdis_test+0x197a: c4 e2 61 02 20     vphaddd (%rax),%xmm3,%xmm4
+    libdis_test+0x197f: c4 e2 51 02 71 42  vphaddd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1985: c4 e2 75 02 d0     vphaddd %ymm0,%ymm1,%ymm2
+    libdis_test+0x198a: c4 e2 65 02 23     vphaddd (%rbx),%ymm3,%ymm4
+    libdis_test+0x198f: c4 e2 55 02 72 42  vphaddd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1995: c4 e2 71 03 d0     vphaddsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x199a: c4 e2 61 03 20     vphaddsw (%rax),%xmm3,%xmm4
+    libdis_test+0x199f: c4 e2 51 03 71 42  vphaddsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x19a5: c4 e2 75 03 d0     vphaddsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x19aa: c4 e2 65 03 23     vphaddsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x19af: c4 e2 55 03 72 42  vphaddsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x19b5: c4 e2 71 01 d0     vphaddw %xmm0,%xmm1,%xmm2
+    libdis_test+0x19ba: c4 e2 61 01 20     vphaddw (%rax),%xmm3,%xmm4
+    libdis_test+0x19bf: c4 e2 51 01 71 42  vphaddw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x19c5: c4 e2 75 01 d0     vphaddw %ymm0,%ymm1,%ymm2
+    libdis_test+0x19ca: c4 e2 65 01 23     vphaddw (%rbx),%ymm3,%ymm4
+    libdis_test+0x19cf: c4 e2 55 01 72 42  vphaddw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x19d5: c4 e2 79 41 c8     vphminposuw %xmm0,%xmm1
+    libdis_test+0x19da: c4 e2 79 41 1e     vphminposuw (%rsi),%xmm3
+    libdis_test+0x19df: c4 e2 79 41 5f 42  vphminposuw 0x42(%rdi),%xmm3
+    libdis_test+0x19e5: c4 e2 71 06 d0     vphsubd %xmm0,%xmm1,%xmm2
+    libdis_test+0x19ea: c4 e2 61 06 20     vphsubd (%rax),%xmm3,%xmm4
+    libdis_test+0x19ef: c4 e2 51 06 71 42  vphsubd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x19f5: c4 e2 75 06 d0     vphsubd %ymm0,%ymm1,%ymm2
+    libdis_test+0x19fa: c4 e2 65 06 23     vphsubd (%rbx),%ymm3,%ymm4
+    libdis_test+0x19ff: c4 e2 55 06 72 42  vphsubd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1a05: c4 e2 71 07 d0     vphsubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a0a: c4 e2 61 07 20     vphsubsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1a0f: c4 e2 51 07 71 42  vphsubsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1a15: c4 e2 75 07 d0     vphsubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a1a: c4 e2 65 07 23     vphsubsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1a1f: c4 e2 55 07 72 42  vphsubsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1a25: c4 e2 71 05 d0     vphsubw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a2a: c4 e2 61 05 20     vphsubw (%rax),%xmm3,%xmm4
+    libdis_test+0x1a2f: c4 e2 51 05 71 42  vphsubw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1a35: c4 e2 75 05 d0     vphsubw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a3a: c4 e2 65 05 23     vphsubw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1a3f: c4 e2 55 05 72 42  vphsubw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1a45: c4 e3 79 20 c8 20  vpinsrb $0x20,%eax,%xmm0,%xmm1
+    libdis_test+0x1a4b: c4 e3 69 20 1b 20  vpinsrb $0x20,(%rbx),%xmm2,%xmm3
+    libdis_test+0x1a51: c4 e3 69 20 5b 10  vpinsrb $0x20,0x10(%rbx),%xmm2,%xmm3
+                        20 
+    libdis_test+0x1a58: c4 e3 69 22 1b 20  vpinsrd $0x20,(%rbx),%xmm2,%xmm3
+    libdis_test+0x1a5e: c4 e3 69 22 5b 10  vpinsrd $0x20,0x10(%rbx),%xmm2,%xmm3
+                        20 
+    libdis_test+0x1a65: c4 e3 f9 22 c8 20  vpinsrq $0x20,%rax,%xmm0,%xmm1
+    libdis_test+0x1a6b: c4 e3 e9 22 1b 20  vpinsrq $0x20,(%rbx),%xmm2,%xmm3
+    libdis_test+0x1a71: c4 e3 e9 22 5b 10  vpinsrq $0x20,0x10(%rbx),%xmm2,%xmm3
+                        20 
+    libdis_test+0x1a78: c5 f9 c4 c8 20     vpinsrw $0x20,%eax,%xmm0,%xmm1
+    libdis_test+0x1a7d: c5 e9 c4 1b 20     vpinsrw $0x20,(%rbx),%xmm2,%xmm3
+    libdis_test+0x1a82: c5 e9 c4 5b 10 20  vpinsrw $0x20,0x10(%rbx),%xmm2,%xmm3
+    libdis_test+0x1a88: c4 e2 71 04 d0     vpmaddubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1a8d: c4 e2 61 04 20     vpmaddubsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1a92: c4 e2 51 04 71 42  vpmaddubsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1a98: c4 e2 75 04 d0     vpmaddubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1a9d: c4 e2 65 04 23     vpmaddubsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1aa2: c4 e2 55 04 72 42  vpmaddubsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1aa8: c5 f1 f5 d0        vpmaddwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1aac: c5 e1 f5 20        vpmaddwd (%rax),%xmm3,%xmm4
+    libdis_test+0x1ab0: c5 d1 f5 71 42     vpmaddwd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1ab5: c5 f5 f5 d0        vpmaddwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ab9: c5 e5 f5 23        vpmaddwd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1abd: c5 d5 f5 72 42     vpmaddwd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1ac2: c4 e2 71 3c d0     vpmaxsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ac7: c4 e2 61 3c 20     vpmaxsb (%rax),%xmm3,%xmm4
+    libdis_test+0x1acc: c4 e2 51 3c 71 42  vpmaxsb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1ad2: c4 e2 75 3c d0     vpmaxsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ad7: c4 e2 65 3c 23     vpmaxsb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1adc: c4 e2 55 3c 72 42  vpmaxsb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1ae2: c4 e2 71 3d d0     vpmaxsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ae7: c4 e2 61 3d 20     vpmaxsd (%rax),%xmm3,%xmm4
+    libdis_test+0x1aec: c4 e2 51 3d 71 42  vpmaxsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1af2: c4 e2 75 3d d0     vpmaxsd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1af7: c4 e2 65 3d 23     vpmaxsd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1afc: c4 e2 55 3d 72 42  vpmaxsd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b02: c5 f1 ee d0        vpmaxsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b06: c5 e1 ee 20        vpmaxsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1b0a: c5 d1 ee 71 42     vpmaxsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1b0f: c5 f5 ee d0        vpmaxsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b13: c5 e5 ee 23        vpmaxsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1b17: c5 d5 ee 72 42     vpmaxsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b1c: c5 f1 de d0        vpmaxub %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b20: c5 e1 de 20        vpmaxub (%rax),%xmm3,%xmm4
+    libdis_test+0x1b24: c5 d1 de 71 42     vpmaxub 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1b29: c5 f5 de d0        vpmaxub %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b2d: c5 e5 de 23        vpmaxub (%rbx),%ymm3,%ymm4
+    libdis_test+0x1b31: c5 d5 de 72 42     vpmaxub 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b36: c4 e2 71 3f d0     vpmaxud %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b3b: c4 e2 61 3f 20     vpmaxud (%rax),%xmm3,%xmm4
+    libdis_test+0x1b40: c4 e2 51 3f 71 42  vpmaxud 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1b46: c4 e2 75 3f d0     vpmaxud %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b4b: c4 e2 65 3f 23     vpmaxud (%rbx),%ymm3,%ymm4
+    libdis_test+0x1b50: c4 e2 55 3f 72 42  vpmaxud 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b56: c4 e2 71 3e d0     vpmaxuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b5b: c4 e2 61 3e 20     vpmaxuw (%rax),%xmm3,%xmm4
+    libdis_test+0x1b60: c4 e2 51 3e 71 42  vpmaxuw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1b66: c4 e2 75 3e d0     vpmaxuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b6b: c4 e2 65 3e 23     vpmaxuw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1b70: c4 e2 55 3e 72 42  vpmaxuw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b76: c4 e2 71 38 d0     vpminsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b7b: c4 e2 61 38 20     vpminsb (%rax),%xmm3,%xmm4
+    libdis_test+0x1b80: c4 e2 51 38 71 42  vpminsb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1b86: c4 e2 75 38 d0     vpminsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1b8b: c4 e2 65 38 23     vpminsb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1b90: c4 e2 55 38 72 42  vpminsb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1b96: c4 e2 71 39 d0     vpminsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1b9b: c4 e2 61 39 20     vpminsd (%rax),%xmm3,%xmm4
+    libdis_test+0x1ba0: c4 e2 51 39 71 42  vpminsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1ba6: c4 e2 75 39 d0     vpminsd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bab: c4 e2 65 39 23     vpminsd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1bb0: c4 e2 55 39 72 42  vpminsd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1bb6: c5 f1 ea d0        vpminsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bba: c5 e1 ea 20        vpminsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1bbe: c5 d1 ea 71 42     vpminsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1bc3: c5 f5 ea d0        vpminsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bc7: c5 e5 ea 23        vpminsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1bcb: c5 d5 ea 72 42     vpminsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1bd0: c5 f1 da d0        vpminub %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bd4: c5 e1 da 20        vpminub (%rax),%xmm3,%xmm4
+    libdis_test+0x1bd8: c5 d1 da 71 42     vpminub 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1bdd: c5 f5 da d0        vpminub %ymm0,%ymm1,%ymm2
+    libdis_test+0x1be1: c5 e5 da 23        vpminub (%rbx),%ymm3,%ymm4
+    libdis_test+0x1be5: c5 d5 da 72 42     vpminub 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1bea: c4 e2 71 3b d0     vpminud %xmm0,%xmm1,%xmm2
+    libdis_test+0x1bef: c4 e2 61 3b 20     vpminud (%rax),%xmm3,%xmm4
+    libdis_test+0x1bf4: c4 e2 51 3b 71 42  vpminud 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1bfa: c4 e2 75 3b d0     vpminud %ymm0,%ymm1,%ymm2
+    libdis_test+0x1bff: c4 e2 65 3b 23     vpminud (%rbx),%ymm3,%ymm4
+    libdis_test+0x1c04: c4 e2 55 3b 72 42  vpminud 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1c0a: c4 e2 71 3a d0     vpminuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1c0f: c4 e2 61 3a 20     vpminuw (%rax),%xmm3,%xmm4
+    libdis_test+0x1c14: c4 e2 51 3a 71 42  vpminuw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1c1a: c4 e2 75 3a d0     vpminuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1c1f: c4 e2 65 3a 23     vpminuw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1c24: c4 e2 55 3a 72 42  vpminuw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1c2a: c5 f9 d7 c0        vpmovmskb %xmm0,%eax
+    libdis_test+0x1c2e: c5 fd d7 d9        vpmovmskb %ymm1,%ebx
+    libdis_test+0x1c32: c4 e2 79 21 c8     vpmovsxbd %xmm0,%xmm1
+    libdis_test+0x1c37: c4 e2 79 21 1e     vpmovsxbd (%rsi),%xmm3
+    libdis_test+0x1c3c: c4 e2 79 21 5f 42  vpmovsxbd 0x42(%rdi),%xmm3
+    libdis_test+0x1c42: c4 e2 7d 21 f7     vpmovsxbd %ymm7,%ymm6
+    libdis_test+0x1c47: c4 e2 7d 21 65 00  vpmovsxbd 0x0(%rbp),%ymm4
+    libdis_test+0x1c4d: c4 e2 7d 21 64 24  vpmovsxbd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1c54: c4 e2 79 22 c8     vpmovsxbq %xmm0,%xmm1
+    libdis_test+0x1c59: c4 e2 79 22 1e     vpmovsxbq (%rsi),%xmm3
+    libdis_test+0x1c5e: c4 e2 79 22 5f 42  vpmovsxbq 0x42(%rdi),%xmm3
+    libdis_test+0x1c64: c4 e2 7d 22 f7     vpmovsxbq %ymm7,%ymm6
+    libdis_test+0x1c69: c4 e2 7d 22 65 00  vpmovsxbq 0x0(%rbp),%ymm4
+    libdis_test+0x1c6f: c4 e2 7d 22 64 24  vpmovsxbq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1c76: c4 e2 79 20 c8     vpmovsxbw %xmm0,%xmm1
+    libdis_test+0x1c7b: c4 e2 79 20 1e     vpmovsxbw (%rsi),%xmm3
+    libdis_test+0x1c80: c4 e2 79 20 5f 42  vpmovsxbw 0x42(%rdi),%xmm3
+    libdis_test+0x1c86: c4 e2 7d 20 f7     vpmovsxbw %ymm7,%ymm6
+    libdis_test+0x1c8b: c4 e2 7d 20 65 00  vpmovsxbw 0x0(%rbp),%ymm4
+    libdis_test+0x1c91: c4 e2 7d 20 64 24  vpmovsxbw 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1c98: c4 e2 79 25 c8     vpmovsxdq %xmm0,%xmm1
+    libdis_test+0x1c9d: c4 e2 79 25 1e     vpmovsxdq (%rsi),%xmm3
+    libdis_test+0x1ca2: c4 e2 79 25 5f 42  vpmovsxdq 0x42(%rdi),%xmm3
+    libdis_test+0x1ca8: c4 e2 7d 25 f7     vpmovsxdq %ymm7,%ymm6
+    libdis_test+0x1cad: c4 e2 7d 25 65 00  vpmovsxdq 0x0(%rbp),%ymm4
+    libdis_test+0x1cb3: c4 e2 7d 25 64 24  vpmovsxdq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1cba: c4 e2 79 23 c8     vpmovsxwd %xmm0,%xmm1
+    libdis_test+0x1cbf: c4 e2 79 23 1e     vpmovsxwd (%rsi),%xmm3
+    libdis_test+0x1cc4: c4 e2 79 23 5f 42  vpmovsxwd 0x42(%rdi),%xmm3
+    libdis_test+0x1cca: c4 e2 7d 23 f7     vpmovsxwd %ymm7,%ymm6
+    libdis_test+0x1ccf: c4 e2 7d 23 65 00  vpmovsxwd 0x0(%rbp),%ymm4
+    libdis_test+0x1cd5: c4 e2 7d 23 64 24  vpmovsxwd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1cdc: c4 e2 79 24 c8     vpmovsxwq %xmm0,%xmm1
+    libdis_test+0x1ce1: c4 e2 79 24 1e     vpmovsxwq (%rsi),%xmm3
+    libdis_test+0x1ce6: c4 e2 79 24 5f 42  vpmovsxwq 0x42(%rdi),%xmm3
+    libdis_test+0x1cec: c4 e2 7d 24 f7     vpmovsxwq %ymm7,%ymm6
+    libdis_test+0x1cf1: c4 e2 7d 24 65 00  vpmovsxwq 0x0(%rbp),%ymm4
+    libdis_test+0x1cf7: c4 e2 7d 24 64 24  vpmovsxwq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1cfe: c4 e2 79 31 c8     vpmovzxbd %xmm0,%xmm1
+    libdis_test+0x1d03: c4 e2 79 31 1e     vpmovzxbd (%rsi),%xmm3
+    libdis_test+0x1d08: c4 e2 79 31 5f 42  vpmovzxbd 0x42(%rdi),%xmm3
+    libdis_test+0x1d0e: c4 e2 7d 31 f7     vpmovzxbd %ymm7,%ymm6
+    libdis_test+0x1d13: c4 e2 7d 31 65 00  vpmovzxbd 0x0(%rbp),%ymm4
+    libdis_test+0x1d19: c4 e2 7d 31 64 24  vpmovzxbd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1d20: c4 e2 79 32 c8     vpmovzxbq %xmm0,%xmm1
+    libdis_test+0x1d25: c4 e2 79 32 1e     vpmovzxbq (%rsi),%xmm3
+    libdis_test+0x1d2a: c4 e2 79 32 5f 42  vpmovzxbq 0x42(%rdi),%xmm3
+    libdis_test+0x1d30: c4 e2 7d 32 f7     vpmovzxbq %ymm7,%ymm6
+    libdis_test+0x1d35: c4 e2 7d 32 65 00  vpmovzxbq 0x0(%rbp),%ymm4
+    libdis_test+0x1d3b: c4 e2 7d 32 64 24  vpmovzxbq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1d42: c4 e2 79 30 c8     vpmovzxbw %xmm0,%xmm1
+    libdis_test+0x1d47: c4 e2 79 30 1e     vpmovzxbw (%rsi),%xmm3
+    libdis_test+0x1d4c: c4 e2 79 30 5f 42  vpmovzxbw 0x42(%rdi),%xmm3
+    libdis_test+0x1d52: c4 e2 7d 30 f7     vpmovzxbw %ymm7,%ymm6
+    libdis_test+0x1d57: c4 e2 7d 30 65 00  vpmovzxbw 0x0(%rbp),%ymm4
+    libdis_test+0x1d5d: c4 e2 7d 30 64 24  vpmovzxbw 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1d64: c4 e2 79 35 c8     vpmovzxdq %xmm0,%xmm1
+    libdis_test+0x1d69: c4 e2 79 35 1e     vpmovzxdq (%rsi),%xmm3
+    libdis_test+0x1d6e: c4 e2 79 35 5f 42  vpmovzxdq 0x42(%rdi),%xmm3
+    libdis_test+0x1d74: c4 e2 7d 35 f7     vpmovzxdq %ymm7,%ymm6
+    libdis_test+0x1d79: c4 e2 7d 35 65 00  vpmovzxdq 0x0(%rbp),%ymm4
+    libdis_test+0x1d7f: c4 e2 7d 35 64 24  vpmovzxdq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1d86: c4 e2 79 33 c8     vpmovzxwd %xmm0,%xmm1
+    libdis_test+0x1d8b: c4 e2 79 33 1e     vpmovzxwd (%rsi),%xmm3
+    libdis_test+0x1d90: c4 e2 79 33 5f 42  vpmovzxwd 0x42(%rdi),%xmm3
+    libdis_test+0x1d96: c4 e2 7d 33 f7     vpmovzxwd %ymm7,%ymm6
+    libdis_test+0x1d9b: c4 e2 7d 33 65 00  vpmovzxwd 0x0(%rbp),%ymm4
+    libdis_test+0x1da1: c4 e2 7d 33 64 24  vpmovzxwd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1da8: c4 e2 79 34 c8     vpmovzxwq %xmm0,%xmm1
+    libdis_test+0x1dad: c4 e2 79 34 1e     vpmovzxwq (%rsi),%xmm3
+    libdis_test+0x1db2: c4 e2 79 34 5f 42  vpmovzxwq 0x42(%rdi),%xmm3
+    libdis_test+0x1db8: c4 e2 7d 34 f7     vpmovzxwq %ymm7,%ymm6
+    libdis_test+0x1dbd: c4 e2 7d 34 65 00  vpmovzxwq 0x0(%rbp),%ymm4
+    libdis_test+0x1dc3: c4 e2 7d 34 64 24  vpmovzxwq 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x1dca: c4 e2 71 28 d0     vpmuldq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1dcf: c4 e2 61 28 20     vpmuldq (%rax),%xmm3,%xmm4
+    libdis_test+0x1dd4: c4 e2 51 28 71 42  vpmuldq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1dda: c4 e2 75 28 d0     vpmuldq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ddf: c4 e2 65 28 23     vpmuldq (%rbx),%ymm3,%ymm4
+    libdis_test+0x1de4: c4 e2 55 28 72 42  vpmuldq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1dea: c4 e2 71 0b d0     vpmulhrsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1def: c4 e2 61 0b 20     vpmulhrsw (%rax),%xmm3,%xmm4
+    libdis_test+0x1df4: c4 e2 51 0b 71 42  vpmulhrsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1dfa: c4 e2 75 0b d0     vpmulhrsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1dff: c4 e2 65 0b 23     vpmulhrsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e04: c4 e2 55 0b 72 42  vpmulhrsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e0a: c5 f1 e4 d0        vpmulhuw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e0e: c5 e1 e4 20        vpmulhuw (%rax),%xmm3,%xmm4
+    libdis_test+0x1e12: c5 d1 e4 71 42     vpmulhuw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e17: c5 f5 e4 d0        vpmulhuw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e1b: c5 e5 e4 23        vpmulhuw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e1f: c5 d5 e4 72 42     vpmulhuw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e24: c5 f1 e5 d0        vpmulhw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e28: c5 e1 e5 20        vpmulhw (%rax),%xmm3,%xmm4
+    libdis_test+0x1e2c: c5 d1 e5 71 42     vpmulhw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e31: c5 f5 e5 d0        vpmulhw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e35: c5 e5 e5 23        vpmulhw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e39: c5 d5 e5 72 42     vpmulhw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e3e: c4 e2 71 40 d0     vpmulld %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e43: c4 e2 61 40 20     vpmulld (%rax),%xmm3,%xmm4
+    libdis_test+0x1e48: c4 e2 51 40 71 42  vpmulld 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e4e: c4 e2 75 40 d0     vpmulld %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e53: c4 e2 65 40 23     vpmulld (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e58: c4 e2 55 40 72 42  vpmulld 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e5e: c5 f1 d5 d0        vpmullw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e62: c5 e1 d5 20        vpmullw (%rax),%xmm3,%xmm4
+    libdis_test+0x1e66: c5 d1 d5 71 42     vpmullw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e6b: c5 f5 d5 d0        vpmullw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e6f: c5 e5 d5 23        vpmullw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e73: c5 d5 d5 72 42     vpmullw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e78: c5 f1 f4 d0        vpmuludq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e7c: c5 e1 f4 20        vpmuludq (%rax),%xmm3,%xmm4
+    libdis_test+0x1e80: c5 d1 f4 71 42     vpmuludq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e85: c5 f5 f4 d0        vpmuludq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1e89: c5 e5 f4 23        vpmuludq (%rbx),%ymm3,%ymm4
+    libdis_test+0x1e8d: c5 d5 f4 72 42     vpmuludq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1e92: c5 f1 eb d0        vpor   %xmm0,%xmm1,%xmm2
+    libdis_test+0x1e96: c5 e1 eb 20        vpor   (%rax),%xmm3,%xmm4
+    libdis_test+0x1e9a: c5 d1 eb 71 42     vpor   0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1e9f: c5 f5 eb d0        vpor   %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ea3: c5 e5 eb 23        vpor   (%rbx),%ymm3,%ymm4
+    libdis_test+0x1ea7: c5 d5 eb 72 42     vpor   0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1eac: c5 f1 f6 d0        vpsadbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1eb0: c5 e1 f6 20        vpsadbw (%rax),%xmm3,%xmm4
+    libdis_test+0x1eb4: c5 d1 f6 71 42     vpsadbw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1eb9: c5 f5 f6 d0        vpsadbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1ebd: c5 e5 f6 23        vpsadbw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1ec1: c5 d5 f6 72 42     vpsadbw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1ec6: c4 e2 71 00 d0     vpshufb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ecb: c4 e2 61 00 20     vpshufb (%rax),%xmm3,%xmm4
+    libdis_test+0x1ed0: c4 e2 51 00 71 42  vpshufb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1ed6: c4 e2 75 00 d0     vpshufb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1edb: c4 e2 65 00 23     vpshufb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1ee0: c4 e2 55 00 72 42  vpshufb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1ee6: c5 f9 70 c8 42     vpshufd $0x42,%xmm0,%xmm1
+    libdis_test+0x1eeb: c5 f9 70 1e 23     vpshufd $0x23,(%rsi),%xmm3
+    libdis_test+0x1ef0: c5 f9 70 5f 42 42  vpshufd $0x42,0x42(%rdi),%xmm3
+    libdis_test+0x1ef6: c5 fd 70 c8 42     vpshufd $0x42,%ymm0,%ymm1
+    libdis_test+0x1efb: c5 fd 70 1e 23     vpshufd $0x23,(%rsi),%ymm3
+    libdis_test+0x1f00: c5 fd 70 5f 42 42  vpshufd $0x42,0x42(%rdi),%ymm3
+    libdis_test+0x1f06: c5 fa 70 c8 42     vpshufhw $0x42,%xmm0,%xmm1
+    libdis_test+0x1f0b: c5 fa 70 1e 23     vpshufhw $0x23,(%rsi),%xmm3
+    libdis_test+0x1f10: c5 fa 70 5f 42 42  vpshufhw $0x42,0x42(%rdi),%xmm3
+    libdis_test+0x1f16: c5 fe 70 c8 42     vpshufhw $0x42,%ymm0,%ymm1
+    libdis_test+0x1f1b: c5 fe 70 1e 23     vpshufhw $0x23,(%rsi),%ymm3
+    libdis_test+0x1f20: c5 fe 70 5f 42 42  vpshufhw $0x42,0x42(%rdi),%ymm3
+    libdis_test+0x1f26: c5 fb 70 c8 42     vpshuflw $0x42,%xmm0,%xmm1
+    libdis_test+0x1f2b: c5 fb 70 1e 23     vpshuflw $0x23,(%rsi),%xmm3
+    libdis_test+0x1f30: c5 fb 70 5f 42 42  vpshuflw $0x42,0x42(%rdi),%xmm3
+    libdis_test+0x1f36: c5 ff 70 c8 42     vpshuflw $0x42,%ymm0,%ymm1
+    libdis_test+0x1f3b: c5 ff 70 1e 23     vpshuflw $0x23,(%rsi),%ymm3
+    libdis_test+0x1f40: c5 ff 70 5f 42 42  vpshuflw $0x42,0x42(%rdi),%ymm3
+    libdis_test+0x1f46: c4 e2 71 08 d0     vpsignb %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f4b: c4 e2 61 08 20     vpsignb (%rax),%xmm3,%xmm4
+    libdis_test+0x1f50: c4 e2 51 08 71 42  vpsignb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1f56: c4 e2 75 08 d0     vpsignb %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f5b: c4 e2 65 08 23     vpsignb (%rbx),%ymm3,%ymm4
+    libdis_test+0x1f60: c4 e2 55 08 72 42  vpsignb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1f66: c4 e2 71 0a d0     vpsignd %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f6b: c4 e2 61 0a 20     vpsignd (%rax),%xmm3,%xmm4
+    libdis_test+0x1f70: c4 e2 51 0a 71 42  vpsignd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1f76: c4 e2 75 0a d0     vpsignd %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f7b: c4 e2 65 0a 23     vpsignd (%rbx),%ymm3,%ymm4
+    libdis_test+0x1f80: c4 e2 55 0a 72 42  vpsignd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1f86: c4 e2 71 09 d0     vpsignw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1f8b: c4 e2 61 09 20     vpsignw (%rax),%xmm3,%xmm4
+    libdis_test+0x1f90: c4 e2 51 09 71 42  vpsignw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x1f96: c4 e2 75 09 d0     vpsignw %ymm0,%ymm1,%ymm2
+    libdis_test+0x1f9b: c4 e2 65 09 23     vpsignw (%rbx),%ymm3,%ymm4
+    libdis_test+0x1fa0: c4 e2 55 09 72 42  vpsignw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x1fa6: c5 f1 f2 d0        vpslld %xmm0,%xmm1,%xmm2
+    libdis_test+0x1faa: c5 e1 f2 20        vpslld (%rax),%xmm3,%xmm4
+    libdis_test+0x1fae: c5 d9 f2 6b 10     vpslld 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x1fb3: c5 c1 72 f6 04     vpslld $0x4,%xmm6,%xmm7
+    libdis_test+0x1fb8: c5 f5 f2 d0        vpslld %ymm0,%ymm1,%ymm2
+    libdis_test+0x1fbc: c5 e5 f2 20        vpslld (%rax),%ymm3,%ymm4
+    libdis_test+0x1fc0: c5 dd f2 6b 10     vpslld 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x1fc5: c5 c5 72 f6 04     vpslld $0x4,%ymm6,%ymm7
+    libdis_test+0x1fca: c5 f1 73 f8 07     vpslldq $0x7,%xmm0,%xmm1
+    libdis_test+0x1fcf: c5 f5 73 f8 07     vpslldq $0x7,%ymm0,%ymm1
+    libdis_test+0x1fd4: c5 f1 f3 d0        vpsllq %xmm0,%xmm1,%xmm2
+    libdis_test+0x1fd8: c5 e1 f3 20        vpsllq (%rax),%xmm3,%xmm4
+    libdis_test+0x1fdc: c5 d9 f3 6b 10     vpsllq 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x1fe1: c5 c1 73 f6 04     vpsllq $0x4,%xmm6,%xmm7
+    libdis_test+0x1fe6: c5 f5 f3 d0        vpsllq %ymm0,%ymm1,%ymm2
+    libdis_test+0x1fea: c5 e5 f3 20        vpsllq (%rax),%ymm3,%ymm4
+    libdis_test+0x1fee: c5 dd f3 6b 10     vpsllq 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x1ff3: c5 c5 73 f6 04     vpsllq $0x4,%ymm6,%ymm7
+    libdis_test+0x1ff8: c5 f1 f1 d0        vpsllw %xmm0,%xmm1,%xmm2
+    libdis_test+0x1ffc: c5 e1 f1 20        vpsllw (%rax),%xmm3,%xmm4
+    libdis_test+0x2000: c5 d9 f1 6b 10     vpsllw 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x2005: c5 c1 71 f6 04     vpsllw $0x4,%xmm6,%xmm7
+    libdis_test+0x200a: c5 f5 f1 d0        vpsllw %ymm0,%ymm1,%ymm2
+    libdis_test+0x200e: c5 e5 f1 20        vpsllw (%rax),%ymm3,%ymm4
+    libdis_test+0x2012: c5 dd f1 6b 10     vpsllw 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x2017: c5 c5 71 f6 04     vpsllw $0x4,%ymm6,%ymm7
+    libdis_test+0x201c: c5 f1 e2 d0        vpsrad %xmm0,%xmm1,%xmm2
+    libdis_test+0x2020: c5 e1 e2 20        vpsrad (%rax),%xmm3,%xmm4
+    libdis_test+0x2024: c5 d9 e2 6b 10     vpsrad 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x2029: c5 c1 72 e6 04     vpsrad $0x4,%xmm6,%xmm7
+    libdis_test+0x202e: c5 f5 e2 d0        vpsrad %ymm0,%ymm1,%ymm2
+    libdis_test+0x2032: c5 e5 e2 20        vpsrad (%rax),%ymm3,%ymm4
+    libdis_test+0x2036: c5 dd e2 6b 10     vpsrad 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x203b: c5 c5 72 e6 04     vpsrad $0x4,%ymm6,%ymm7
+    libdis_test+0x2040: c5 f1 e1 d0        vpsraw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2044: c5 e1 e1 20        vpsraw (%rax),%xmm3,%xmm4
+    libdis_test+0x2048: c5 d9 e1 6b 10     vpsraw 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x204d: c5 c1 71 e6 04     vpsraw $0x4,%xmm6,%xmm7
+    libdis_test+0x2052: c5 f5 e1 d0        vpsraw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2056: c5 e5 e1 20        vpsraw (%rax),%ymm3,%ymm4
+    libdis_test+0x205a: c5 dd e1 6b 10     vpsraw 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x205f: c5 c5 71 e6 04     vpsraw $0x4,%ymm6,%ymm7
+    libdis_test+0x2064: c5 f1 d2 d0        vpsrld %xmm0,%xmm1,%xmm2
+    libdis_test+0x2068: c5 e1 d2 20        vpsrld (%rax),%xmm3,%xmm4
+    libdis_test+0x206c: c5 d9 d2 6b 10     vpsrld 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x2071: c5 c1 72 d6 04     vpsrld $0x4,%xmm6,%xmm7
+    libdis_test+0x2076: c5 f5 d2 d0        vpsrld %ymm0,%ymm1,%ymm2
+    libdis_test+0x207a: c5 e5 d2 20        vpsrld (%rax),%ymm3,%ymm4
+    libdis_test+0x207e: c5 dd d2 6b 10     vpsrld 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x2083: c5 c5 72 d6 04     vpsrld $0x4,%ymm6,%ymm7
+    libdis_test+0x2088: c5 f1 73 d8 07     vpsrldq $0x7,%xmm0,%xmm1
+    libdis_test+0x208d: c5 f5 73 d8 07     vpsrldq $0x7,%ymm0,%ymm1
+    libdis_test+0x2092: c5 f1 d3 d0        vpsrlq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2096: c5 e1 d3 20        vpsrlq (%rax),%xmm3,%xmm4
+    libdis_test+0x209a: c5 d9 d3 6b 10     vpsrlq 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x209f: c5 c1 73 d6 04     vpsrlq $0x4,%xmm6,%xmm7
+    libdis_test+0x20a4: c5 f5 d3 d0        vpsrlq %ymm0,%ymm1,%ymm2
+    libdis_test+0x20a8: c5 e5 d3 20        vpsrlq (%rax),%ymm3,%ymm4
+    libdis_test+0x20ac: c5 dd d3 6b 10     vpsrlq 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x20b1: c5 c5 73 d6 04     vpsrlq $0x4,%ymm6,%ymm7
+    libdis_test+0x20b6: c5 f1 d1 d0        vpsrlw %xmm0,%xmm1,%xmm2
+    libdis_test+0x20ba: c5 e1 d1 20        vpsrlw (%rax),%xmm3,%xmm4
+    libdis_test+0x20be: c5 d9 d1 6b 10     vpsrlw 0x10(%rbx),%xmm4,%xmm5
+    libdis_test+0x20c3: c5 c1 71 d6 04     vpsrlw $0x4,%xmm6,%xmm7
+    libdis_test+0x20c8: c5 f5 d1 d0        vpsrlw %ymm0,%ymm1,%ymm2
+    libdis_test+0x20cc: c5 e5 d1 20        vpsrlw (%rax),%ymm3,%ymm4
+    libdis_test+0x20d0: c5 dd d1 6b 10     vpsrlw 0x10(%rbx),%ymm4,%ymm5
+    libdis_test+0x20d5: c5 c5 71 d6 04     vpsrlw $0x4,%ymm6,%ymm7
+    libdis_test+0x20da: c5 f1 f8 d0        vpsubb %xmm0,%xmm1,%xmm2
+    libdis_test+0x20de: c5 e1 f8 20        vpsubb (%rax),%xmm3,%xmm4
+    libdis_test+0x20e2: c5 d1 f8 71 42     vpsubb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x20e7: c5 f5 f8 d0        vpsubb %ymm0,%ymm1,%ymm2
+    libdis_test+0x20eb: c5 e5 f8 23        vpsubb (%rbx),%ymm3,%ymm4
+    libdis_test+0x20ef: c5 d5 f8 72 42     vpsubb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x20f4: c5 f1 fa d0        vpsubd %xmm0,%xmm1,%xmm2
+    libdis_test+0x20f8: c5 e1 fa 20        vpsubd (%rax),%xmm3,%xmm4
+    libdis_test+0x20fc: c5 d1 fa 71 42     vpsubd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2101: c5 f5 fa d0        vpsubd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2105: c5 e5 fa 23        vpsubd (%rbx),%ymm3,%ymm4
+    libdis_test+0x2109: c5 d5 fa 72 42     vpsubd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x210e: c5 f1 fb d0        vpsubq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2112: c5 e1 fb 20        vpsubq (%rax),%xmm3,%xmm4
+    libdis_test+0x2116: c5 d1 fb 71 42     vpsubq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x211b: c5 f5 fb d0        vpsubq %ymm0,%ymm1,%ymm2
+    libdis_test+0x211f: c5 e5 fb 23        vpsubq (%rbx),%ymm3,%ymm4
+    libdis_test+0x2123: c5 d5 fb 72 42     vpsubq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2128: c5 f1 e8 d0        vpsubsb %xmm0,%xmm1,%xmm2
+    libdis_test+0x212c: c5 e1 e8 20        vpsubsb (%rax),%xmm3,%xmm4
+    libdis_test+0x2130: c5 d1 e8 71 42     vpsubsb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2135: c5 f5 e8 d0        vpsubsb %ymm0,%ymm1,%ymm2
+    libdis_test+0x2139: c5 e5 e8 23        vpsubsb (%rbx),%ymm3,%ymm4
+    libdis_test+0x213d: c5 d5 e8 72 42     vpsubsb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2142: c5 f1 e9 d0        vpsubsw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2146: c5 e1 e9 20        vpsubsw (%rax),%xmm3,%xmm4
+    libdis_test+0x214a: c5 d1 e9 71 42     vpsubsw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x214f: c5 f5 e9 d0        vpsubsw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2153: c5 e5 e9 23        vpsubsw (%rbx),%ymm3,%ymm4
+    libdis_test+0x2157: c5 d5 e9 72 42     vpsubsw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x215c: c5 f1 d8 d0        vpsubusb %xmm0,%xmm1,%xmm2
+    libdis_test+0x2160: c5 e1 d8 20        vpsubusb (%rax),%xmm3,%xmm4
+    libdis_test+0x2164: c5 d1 d8 71 42     vpsubusb 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2169: c5 f5 d8 d0        vpsubusb %ymm0,%ymm1,%ymm2
+    libdis_test+0x216d: c5 e5 d8 23        vpsubusb (%rbx),%ymm3,%ymm4
+    libdis_test+0x2171: c5 d5 d8 72 42     vpsubusb 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2176: c5 f1 d9 d0        vpsubusw %xmm0,%xmm1,%xmm2
+    libdis_test+0x217a: c5 e1 d9 20        vpsubusw (%rax),%xmm3,%xmm4
+    libdis_test+0x217e: c5 d1 d9 71 42     vpsubusw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2183: c5 f5 d9 d0        vpsubusw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2187: c5 e5 d9 23        vpsubusw (%rbx),%ymm3,%ymm4
+    libdis_test+0x218b: c5 d5 d9 72 42     vpsubusw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2190: c5 f1 f9 d0        vpsubw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2194: c5 e1 f9 20        vpsubw (%rax),%xmm3,%xmm4
+    libdis_test+0x2198: c5 d1 f9 71 42     vpsubw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x219d: c5 f5 f9 d0        vpsubw %ymm0,%ymm1,%ymm2
+    libdis_test+0x21a1: c5 e5 f9 23        vpsubw (%rbx),%ymm3,%ymm4
+    libdis_test+0x21a5: c5 d5 f9 72 42     vpsubw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x21aa: c4 e2 79 17 c8     vptest %xmm0,%xmm1
+    libdis_test+0x21af: c4 e2 79 17 1e     vptest (%rsi),%xmm3
+    libdis_test+0x21b4: c4 e2 79 17 5f 42  vptest 0x42(%rdi),%xmm3
+    libdis_test+0x21ba: c4 e2 7d 17 f7     vptest %ymm7,%ymm6
+    libdis_test+0x21bf: c4 e2 7d 17 65 00  vptest 0x0(%rbp),%ymm4
+    libdis_test+0x21c5: c4 e2 7d 17 64 24  vptest 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x21cc: c5 f1 68 d0        vpunpckhbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x21d0: c5 e1 68 20        vpunpckhbw (%rax),%xmm3,%xmm4
+    libdis_test+0x21d4: c5 d1 68 71 42     vpunpckhbw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x21d9: c5 f5 68 d0        vpunpckhbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x21dd: c5 e5 68 23        vpunpckhbw (%rbx),%ymm3,%ymm4
+    libdis_test+0x21e1: c5 d5 68 72 42     vpunpckhbw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x21e6: c5 f1 6a d0        vpunpckhdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x21ea: c5 e1 6a 20        vpunpckhdq (%rax),%xmm3,%xmm4
+    libdis_test+0x21ee: c5 d1 6a 71 42     vpunpckhdq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x21f3: c5 f5 6a d0        vpunpckhdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x21f7: c5 e5 6a 23        vpunpckhdq (%rbx),%ymm3,%ymm4
+    libdis_test+0x21fb: c5 d5 6a 72 42     vpunpckhdq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2200: c5 f1 6d d0        vpunpckhqdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2204: c5 e1 6d 20        vpunpckhqdq (%rax),%xmm3,%xmm4
+    libdis_test+0x2208: c5 d1 6d 71 42     vpunpckhqdq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x220d: c5 f5 6d d0        vpunpckhqdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x2211: c5 e5 6d 23        vpunpckhqdq (%rbx),%ymm3,%ymm4
+    libdis_test+0x2215: c5 d5 6d 72 42     vpunpckhqdq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x221a: c5 f1 69 d0        vpunpckhwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x221e: c5 e1 69 20        vpunpckhwd (%rax),%xmm3,%xmm4
+    libdis_test+0x2222: c5 d1 69 71 42     vpunpckhwd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2227: c5 f5 69 d0        vpunpckhwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x222b: c5 e5 69 23        vpunpckhwd (%rbx),%ymm3,%ymm4
+    libdis_test+0x222f: c5 d5 69 72 42     vpunpckhwd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2234: c5 f1 60 d0        vpunpcklbw %xmm0,%xmm1,%xmm2
+    libdis_test+0x2238: c5 e1 60 20        vpunpcklbw (%rax),%xmm3,%xmm4
+    libdis_test+0x223c: c5 d1 60 71 42     vpunpcklbw 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2241: c5 f5 60 d0        vpunpcklbw %ymm0,%ymm1,%ymm2
+    libdis_test+0x2245: c5 e5 60 23        vpunpcklbw (%rbx),%ymm3,%ymm4
+    libdis_test+0x2249: c5 d5 60 72 42     vpunpcklbw 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x224e: c5 f1 62 d0        vpunpckldq %xmm0,%xmm1,%xmm2
+    libdis_test+0x2252: c5 e1 62 20        vpunpckldq (%rax),%xmm3,%xmm4
+    libdis_test+0x2256: c5 d1 62 71 42     vpunpckldq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x225b: c5 f5 62 d0        vpunpckldq %ymm0,%ymm1,%ymm2
+    libdis_test+0x225f: c5 e5 62 23        vpunpckldq (%rbx),%ymm3,%ymm4
+    libdis_test+0x2263: c5 d5 62 72 42     vpunpckldq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2268: c5 f1 6c d0        vpunpcklqdq %xmm0,%xmm1,%xmm2
+    libdis_test+0x226c: c5 e1 6c 20        vpunpcklqdq (%rax),%xmm3,%xmm4
+    libdis_test+0x2270: c5 d1 6c 71 42     vpunpcklqdq 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2275: c5 f5 6c d0        vpunpcklqdq %ymm0,%ymm1,%ymm2
+    libdis_test+0x2279: c5 e5 6c 23        vpunpcklqdq (%rbx),%ymm3,%ymm4
+    libdis_test+0x227d: c5 d5 6c 72 42     vpunpcklqdq 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2282: c5 f1 61 d0        vpunpcklwd %xmm0,%xmm1,%xmm2
+    libdis_test+0x2286: c5 e1 61 20        vpunpcklwd (%rax),%xmm3,%xmm4
+    libdis_test+0x228a: c5 d1 61 71 42     vpunpcklwd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x228f: c5 f5 61 d0        vpunpcklwd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2293: c5 e5 61 23        vpunpcklwd (%rbx),%ymm3,%ymm4
+    libdis_test+0x2297: c5 d5 61 72 42     vpunpcklwd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x229c: c5 f1 ef d0        vpxor  %xmm0,%xmm1,%xmm2
+    libdis_test+0x22a0: c5 e1 ef 20        vpxor  (%rax),%xmm3,%xmm4
+    libdis_test+0x22a4: c5 d1 ef 71 42     vpxor  0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x22a9: c5 f5 ef d0        vpxor  %ymm0,%ymm1,%ymm2
+    libdis_test+0x22ad: c5 e5 ef 23        vpxor  (%rbx),%ymm3,%ymm4
+    libdis_test+0x22b1: c5 d5 ef 72 42     vpxor  0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x22b6: c5 f8 53 c8        vrcpps %xmm0,%xmm1
+    libdis_test+0x22ba: c5 f8 53 1e        vrcpps (%rsi),%xmm3
+    libdis_test+0x22be: c5 f8 53 5f 42     vrcpps 0x42(%rdi),%xmm3
+    libdis_test+0x22c3: c5 fc 53 f7        vrcpps %ymm7,%ymm6
+    libdis_test+0x22c7: c5 fc 53 65 00     vrcpps 0x0(%rbp),%ymm4
+    libdis_test+0x22cc: c5 fc 53 64 24 42  vrcpps 0x42(%rsp),%ymm4
+    libdis_test+0x22d2: c5 f2 53 d0        vrcpss %xmm0,%xmm1,%xmm2
+    libdis_test+0x22d6: c5 e2 53 20        vrcpss (%rax),%xmm3,%xmm4
+    libdis_test+0x22da: c5 d2 53 71 42     vrcpss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x22df: c4 e3 79 09 c8 42  vroundpd $0x42,%xmm0,%xmm1
+    libdis_test+0x22e5: c4 e3 79 09 1e 23  vroundpd $0x23,(%rsi),%xmm3
+    libdis_test+0x22eb: c4 e3 79 09 5f 42  vroundpd $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x22f2: c4 e3 7d 09 c8 42  vroundpd $0x42,%ymm0,%ymm1
+    libdis_test+0x22f8: c4 e3 7d 09 1e 23  vroundpd $0x23,(%rsi),%ymm3
+    libdis_test+0x22fe: c4 e3 7d 09 5f 42  vroundpd $0x42,0x42(%rdi),%ymm3
+                        42 
+    libdis_test+0x2305: c4 e3 79 08 c8 42  vroundps $0x42,%xmm0,%xmm1
+    libdis_test+0x230b: c4 e3 79 08 1e 23  vroundps $0x23,(%rsi),%xmm3
+    libdis_test+0x2311: c4 e3 79 08 5f 42  vroundps $0x42,0x42(%rdi),%xmm3
+                        42 
+    libdis_test+0x2318: c4 e3 7d 08 c8 42  vroundps $0x42,%ymm0,%ymm1
+    libdis_test+0x231e: c4 e3 7d 08 1e 23  vroundps $0x23,(%rsi),%ymm3
+    libdis_test+0x2324: c4 e3 7d 08 5f 42  vroundps $0x42,0x42(%rdi),%ymm3
+                        42 
+    libdis_test+0x232b: c4 e3 51 0b fb 48  vroundsd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x2331: c4 e3 69 0b 23 48  vroundsd $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x2337: c4 e3 71 0b 73 08  vroundsd $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x233e: c4 e3 51 0a fb 48  vroundss $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x2344: c4 e3 69 0a 23 48  vroundss $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x234a: c4 e3 71 0a 73 08  vroundss $0x48,0x8(%rbx),%xmm1,%xmm6
+                        48 
+    libdis_test+0x2351: c5 f8 52 c8        vrsqrtps %xmm0,%xmm1
+    libdis_test+0x2355: c5 f8 52 1e        vrsqrtps (%rsi),%xmm3
+    libdis_test+0x2359: c5 f8 52 5f 42     vrsqrtps 0x42(%rdi),%xmm3
+    libdis_test+0x235e: c5 fc 52 f7        vrsqrtps %ymm7,%ymm6
+    libdis_test+0x2362: c5 fc 52 65 00     vrsqrtps 0x0(%rbp),%ymm4
+    libdis_test+0x2367: c5 fc 52 64 24 42  vrsqrtps 0x42(%rsp),%ymm4
+    libdis_test+0x236d: c5 f2 52 d0        vrsqrtss %xmm0,%xmm1,%xmm2
+    libdis_test+0x2371: c5 e2 52 20        vrsqrtss (%rax),%xmm3,%xmm4
+    libdis_test+0x2375: c5 d2 52 71 42     vrsqrtss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x237a: c5 d1 c6 fb 48     vshufpd $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x237f: c5 e9 c6 23 48     vshufpd $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x2384: c5 f1 c6 73 08 48  vshufpd $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0x238a: c5 d5 c6 fb 48     vshufpd $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x238f: c5 ed c6 23 48     vshufpd $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x2394: c5 f5 c6 73 08 48  vshufpd $0x48,0x8(%rbx),%ymm1,%ymm6
+    libdis_test+0x239a: c5 d0 c6 fb 48     vshufps $0x48,%xmm3,%xmm5,%xmm7
+    libdis_test+0x239f: c5 e8 c6 23 48     vshufps $0x48,(%rbx),%xmm2,%xmm4
+    libdis_test+0x23a4: c5 f0 c6 73 08 48  vshufps $0x48,0x8(%rbx),%xmm1,%xmm6
+    libdis_test+0x23aa: c5 d4 c6 fb 48     vshufps $0x48,%ymm3,%ymm5,%ymm7
+    libdis_test+0x23af: c5 ec c6 23 48     vshufps $0x48,(%rbx),%ymm2,%ymm4
+    libdis_test+0x23b4: c5 f4 c6 73 08 48  vshufps $0x48,0x8(%rbx),%ymm1,%ymm6
+    libdis_test+0x23ba: c5 f9 51 c8        vsqrtpd %xmm0,%xmm1
+    libdis_test+0x23be: c5 f9 51 1e        vsqrtpd (%rsi),%xmm3
+    libdis_test+0x23c2: c5 f9 51 5f 42     vsqrtpd 0x42(%rdi),%xmm3
+    libdis_test+0x23c7: c5 fd 51 f7        vsqrtpd %ymm7,%ymm6
+    libdis_test+0x23cb: c5 fd 51 65 00     vsqrtpd 0x0(%rbp),%ymm4
+    libdis_test+0x23d0: c5 fd 51 64 24 42  vsqrtpd 0x42(%rsp),%ymm4
+    libdis_test+0x23d6: c5 f8 51 c8        vsqrtps %xmm0,%xmm1
+    libdis_test+0x23da: c5 f8 51 1e        vsqrtps (%rsi),%xmm3
+    libdis_test+0x23de: c5 f8 51 5f 42     vsqrtps 0x42(%rdi),%xmm3
+    libdis_test+0x23e3: c5 fc 51 f7        vsqrtps %ymm7,%ymm6
+    libdis_test+0x23e7: c5 fc 51 65 00     vsqrtps 0x0(%rbp),%ymm4
+    libdis_test+0x23ec: c5 fc 51 64 24 42  vsqrtps 0x42(%rsp),%ymm4
+    libdis_test+0x23f2: c5 f3 51 d0        vsqrtsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x23f6: c5 e3 51 20        vsqrtsd (%rax),%xmm3,%xmm4
+    libdis_test+0x23fa: c5 d3 51 71 42     vsqrtsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x23ff: c5 f2 51 d0        vsqrtss %xmm0,%xmm1,%xmm2
+    libdis_test+0x2403: c5 e2 51 20        vsqrtss (%rax),%xmm3,%xmm4
+    libdis_test+0x2407: c5 d2 51 71 42     vsqrtss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x240c: c5 f8 ae 1a        vstmxcsr (%rdx)
+    libdis_test+0x2410: c5 f8 ae 5a 08     vstmxcsr 0x8(%rdx)
+    libdis_test+0x2415: c5 f1 5c d0        vsubpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x2419: c5 e1 5c 20        vsubpd (%rax),%xmm3,%xmm4
+    libdis_test+0x241d: c5 d1 5c 71 42     vsubpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2422: c5 f5 5c d0        vsubpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2426: c5 e5 5c 23        vsubpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x242a: c5 d5 5c 72 42     vsubpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x242f: c5 f0 5c d0        vsubps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2433: c5 e0 5c 20        vsubps (%rax),%xmm3,%xmm4
+    libdis_test+0x2437: c5 d0 5c 71 42     vsubps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x243c: c5 f4 5c d0        vsubps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2440: c5 e4 5c 23        vsubps (%rbx),%ymm3,%ymm4
+    libdis_test+0x2444: c5 d4 5c 72 42     vsubps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2449: c5 f3 5c d0        vsubsd %xmm0,%xmm1,%xmm2
+    libdis_test+0x244d: c5 e3 5c 20        vsubsd (%rax),%xmm3,%xmm4
+    libdis_test+0x2451: c5 d3 5c 71 42     vsubsd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2456: c5 f2 5c d0        vsubss %xmm0,%xmm1,%xmm2
+    libdis_test+0x245a: c5 e2 5c 20        vsubss (%rax),%xmm3,%xmm4
+    libdis_test+0x245e: c5 d2 5c 71 42     vsubss 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2463: c4 e2 79 0f c8     vtestpd %xmm0,%xmm1
+    libdis_test+0x2468: c4 e2 79 0f 1e     vtestpd (%rsi),%xmm3
+    libdis_test+0x246d: c4 e2 79 0f 5f 42  vtestpd 0x42(%rdi),%xmm3
+    libdis_test+0x2473: c4 e2 7d 0f f7     vtestpd %ymm7,%ymm6
+    libdis_test+0x2478: c4 e2 7d 0f 65 00  vtestpd 0x0(%rbp),%ymm4
+    libdis_test+0x247e: c4 e2 7d 0f 64 24  vtestpd 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x2485: c4 e2 79 0e c8     vtestps %xmm0,%xmm1
+    libdis_test+0x248a: c4 e2 79 0e 1e     vtestps (%rsi),%xmm3
+    libdis_test+0x248f: c4 e2 79 0e 5f 42  vtestps 0x42(%rdi),%xmm3
+    libdis_test+0x2495: c4 e2 7d 0e f7     vtestps %ymm7,%ymm6
+    libdis_test+0x249a: c4 e2 7d 0e 65 00  vtestps 0x0(%rbp),%ymm4
+    libdis_test+0x24a0: c4 e2 7d 0e 64 24  vtestps 0x42(%rsp),%ymm4
+                        42 
+    libdis_test+0x24a7: c5 f9 2e c8        vucomisd %xmm0,%xmm1
+    libdis_test+0x24ab: c5 f9 2e 1e        vucomisd (%rsi),%xmm3
+    libdis_test+0x24af: c5 f9 2e 5f 42     vucomisd 0x42(%rdi),%xmm3
+    libdis_test+0x24b4: c5 f8 2e c8        vucomiss %xmm0,%xmm1
+    libdis_test+0x24b8: c5 f8 2e 1e        vucomiss (%rsi),%xmm3
+    libdis_test+0x24bc: c5 f8 2e 5f 42     vucomiss 0x42(%rdi),%xmm3
+    libdis_test+0x24c1: c5 f1 15 d0        vunpckhpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x24c5: c5 e1 15 20        vunpckhpd (%rax),%xmm3,%xmm4
+    libdis_test+0x24c9: c5 d1 15 71 42     vunpckhpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x24ce: c5 f5 15 d0        vunpckhpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x24d2: c5 e5 15 23        vunpckhpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x24d6: c5 d5 15 72 42     vunpckhpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x24db: c5 f0 15 d0        vunpckhps %xmm0,%xmm1,%xmm2
+    libdis_test+0x24df: c5 e0 15 20        vunpckhps (%rax),%xmm3,%xmm4
+    libdis_test+0x24e3: c5 d0 15 71 42     vunpckhps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x24e8: c5 f4 15 d0        vunpckhps %ymm0,%ymm1,%ymm2
+    libdis_test+0x24ec: c5 e4 15 23        vunpckhps (%rbx),%ymm3,%ymm4
+    libdis_test+0x24f0: c5 d4 15 72 42     vunpckhps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x24f5: c5 f1 14 d0        vunpcklpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x24f9: c5 e1 14 20        vunpcklpd (%rax),%xmm3,%xmm4
+    libdis_test+0x24fd: c5 d1 14 71 42     vunpcklpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2502: c5 f5 14 d0        vunpcklpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x2506: c5 e5 14 23        vunpcklpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x250a: c5 d5 14 72 42     vunpcklpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x250f: c5 f0 14 d0        vunpcklps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2513: c5 e0 14 20        vunpcklps (%rax),%xmm3,%xmm4
+    libdis_test+0x2517: c5 d0 14 71 42     vunpcklps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x251c: c5 f4 14 d0        vunpcklps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2520: c5 e4 14 23        vunpcklps (%rbx),%ymm3,%ymm4
+    libdis_test+0x2524: c5 d4 14 72 42     vunpcklps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2529: c5 f1 57 d0        vxorpd %xmm0,%xmm1,%xmm2
+    libdis_test+0x252d: c5 e1 57 20        vxorpd (%rax),%xmm3,%xmm4
+    libdis_test+0x2531: c5 d1 57 71 42     vxorpd 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2536: c5 f5 57 d0        vxorpd %ymm0,%ymm1,%ymm2
+    libdis_test+0x253a: c5 e5 57 23        vxorpd (%rbx),%ymm3,%ymm4
+    libdis_test+0x253e: c5 d5 57 72 42     vxorpd 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x2543: c5 f0 57 d0        vxorps %xmm0,%xmm1,%xmm2
+    libdis_test+0x2547: c5 e0 57 20        vxorps (%rax),%xmm3,%xmm4
+    libdis_test+0x254b: c5 d0 57 71 42     vxorps 0x42(%rcx),%xmm5,%xmm6
+    libdis_test+0x2550: c5 f4 57 d0        vxorps %ymm0,%ymm1,%ymm2
+    libdis_test+0x2554: c5 e4 57 23        vxorps (%rbx),%ymm3,%ymm4
+    libdis_test+0x2558: c5 d4 57 72 42     vxorps 0x42(%rdx),%ymm5,%ymm6
+    libdis_test+0x255d: c5 fc 77           vzeroall 
+    libdis_test+0x2560: c5 f8 77           vzeroupper 
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.avx.s b/usr/src/test/util-tests/tests/dis/i386/64.avx.s
new file mode 100644
index 0000000000..15e0b9a4ce
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.avx.s
@@ -0,0 +1,2324 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test AVX related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	vaddpd	%xmm0, %xmm1, %xmm2
+	vaddpd	(%rax), %xmm3, %xmm4
+	vaddpd	0x42(%rcx), %xmm5, %xmm6
+	vaddpd	%ymm0, %ymm1, %ymm2
+	vaddpd	(%rbx), %ymm3, %ymm4
+	vaddpd	0x42(%rdx), %ymm5, %ymm6
+
+	vaddps	%xmm0, %xmm1, %xmm2
+	vaddps	(%rax), %xmm3, %xmm4
+	vaddps	0x42(%rcx), %xmm5, %xmm6
+	vaddps	%ymm0, %ymm1, %ymm2
+	vaddps	(%rbx), %ymm3, %ymm4
+	vaddps	0x42(%rdx), %ymm5, %ymm6
+
+	vaddsd	%xmm0, %xmm1, %xmm2
+	vaddsd	(%rax), %xmm3, %xmm4
+	vaddsd	0x42(%rcx), %xmm5, %xmm6
+
+	vaddss	%xmm0, %xmm1, %xmm2
+	vaddss	(%rax), %xmm3, %xmm4
+	vaddss	0x42(%rcx), %xmm5, %xmm6
+
+	vaddsubpd	%xmm0, %xmm1, %xmm2
+	vaddsubpd	(%rax), %xmm3, %xmm4
+	vaddsubpd	0x42(%rcx), %xmm5, %xmm6
+	vaddsubpd	%ymm0, %ymm1, %ymm2
+	vaddsubpd	(%rbx), %ymm3, %ymm4
+	vaddsubpd	0x42(%rdx), %ymm5, %ymm6
+
+	vaddsubps	%xmm0, %xmm1, %xmm2
+	vaddsubps	(%rax), %xmm3, %xmm4
+	vaddsubps	0x42(%rcx), %xmm5, %xmm6
+	vaddsubps	%ymm0, %ymm1, %ymm2
+	vaddsubps	(%rbx), %ymm3, %ymm4
+	vaddsubps	0x42(%rdx), %ymm5, %ymm6
+
+	vaesdec	%xmm0, %xmm1, %xmm2
+	vaesdec	(%rax), %xmm3, %xmm4
+	vaesdec	0x42(%rcx), %xmm5, %xmm6
+
+	vaesdeclast	%xmm0, %xmm1, %xmm2
+	vaesdeclast	(%rax), %xmm3, %xmm4
+	vaesdeclast	0x42(%rcx), %xmm5, %xmm6
+
+	vaesenc	%xmm0, %xmm1, %xmm2
+	vaesenc	(%rax), %xmm3, %xmm4
+	vaesenc	0x42(%rcx), %xmm5, %xmm6
+
+	vaesenclast	%xmm0, %xmm1, %xmm2
+	vaesenclast	(%rax), %xmm3, %xmm4
+	vaesenclast	0x42(%rcx), %xmm5, %xmm6
+
+	vaesimc	%xmm0, %xmm1
+	vaesimc	(%rsi), %xmm3
+	vaesimc	0x42(%rdi), %xmm3
+
+	vaeskeygenassist	$0x42, %xmm0, %xmm1
+	vaeskeygenassist	$0x23, 	(%rsi), %xmm3
+	vaeskeygenassist	$0x42, 0x42(%rdi), %xmm3
+
+	vandnpd	%xmm0, %xmm1, %xmm2
+	vandnpd	(%rax), %xmm3, %xmm4
+	vandnpd	0x42(%rcx), %xmm5, %xmm6
+	vandnpd	%ymm0, %ymm1, %ymm2
+	vandnpd	(%rbx), %ymm3, %ymm4
+	vandnpd	0x42(%rdx), %ymm5, %ymm6
+
+	vandnps	%xmm0, %xmm1, %xmm2
+	vandnps	(%rax), %xmm3, %xmm4
+	vandnps	0x42(%rcx), %xmm5, %xmm6
+	vandnps	%ymm0, %ymm1, %ymm2
+	vandnps	(%rbx), %ymm3, %ymm4
+	vandnps	0x42(%rdx), %ymm5, %ymm6
+
+	vandpd	%xmm0, %xmm1, %xmm2
+	vandpd	(%rax), %xmm3, %xmm4
+	vandpd	0x42(%rcx), %xmm5, %xmm6
+	vandpd	%ymm0, %ymm1, %ymm2
+	vandpd	(%rbx), %ymm3, %ymm4
+	vandpd	0x42(%rdx), %ymm5, %ymm6
+
+	vandps	%xmm0, %xmm1, %xmm2
+	vandps	(%rax), %xmm3, %xmm4
+	vandps	0x42(%rcx), %xmm5, %xmm6
+	vandps	%ymm0, %ymm1, %ymm2
+	vandps	(%rbx), %ymm3, %ymm4
+	vandps	0x42(%rdx), %ymm5, %ymm6
+
+	vblendpd	$0x48, %xmm3, %xmm5, %xmm7
+	vblendpd	$0x48, (%rbx), %xmm2, %xmm4
+	vblendpd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vblendpd	$0x48, %ymm3, %ymm5, %ymm7
+	vblendpd	$0x48, (%rbx), %ymm2, %ymm4
+	vblendpd	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vblendps	$0x48, %xmm3, %xmm5, %xmm7
+	vblendps	$0x48, (%rbx), %xmm2, %xmm4
+	vblendps	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vblendps	$0x48, %ymm3, %ymm5, %ymm7
+	vblendps	$0x48, (%rbx), %ymm2, %ymm4
+	vblendps	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vblendvpd	%xmm0, %xmm1, %xmm2, %xmm3
+	vblendvpd	%xmm0, (%rax), %xmm2, %xmm3
+	vblendvpd	%xmm0, 0x10(%rbx), %xmm2, %xmm3
+	vblendvpd	%ymm0, %ymm1, %ymm2, %ymm3
+	vblendvpd	%ymm0, (%rax), %ymm2, %ymm3
+	vblendvpd	%ymm0, 0x10(%rbx), %ymm2, %ymm3
+
+	vblendvps	%xmm0, %xmm1, %xmm2, %xmm3
+	vblendvps	%xmm0, (%rax), %xmm2, %xmm3
+	vblendvps	%xmm0, 0x10(%rbx), %xmm2, %xmm3
+	vblendvps	%ymm0, %ymm1, %ymm2, %ymm3
+	vblendvps	%ymm0, (%rax), %ymm2, %ymm3
+	vblendvps	%ymm0, 0x10(%rbx), %ymm2, %ymm3
+
+	vbroadcastf128	(%rax), %ymm0
+	vbroadcastf128	0x42(%rax), %ymm0
+
+	vbroadcastsd	(%rax), %ymm0
+	vbroadcastsd	0x42(%rax), %ymm0
+
+	vbroadcastss	(%rax), %ymm0
+	vbroadcastss	0x42(%rax), %ymm0
+
+	vcmpeq_ospd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ospd	(%rax), %xmm3, %xmm4
+	vcmpeq_ospd	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_ospd	%ymm0, %ymm1, %ymm2
+	vcmpeq_ospd	(%rbx), %ymm3, %ymm4
+	vcmpeq_ospd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_osps	%xmm0, %xmm1, %xmm2
+	vcmpeq_osps	(%rax), %xmm3, %xmm4
+	vcmpeq_osps	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_osps	%ymm0, %ymm1, %ymm2
+	vcmpeq_osps	(%rbx), %ymm3, %ymm4
+	vcmpeq_osps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_ossd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ossd	(%rax), %xmm3, %xmm4
+	vcmpeq_ossd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeq_osss	%xmm0, %xmm1, %xmm2
+	vcmpeq_osss	(%rax), %xmm3, %xmm4
+	vcmpeq_osss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeq_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqpd	(%rax), %xmm3, %xmm4
+	vcmpeq_uqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpeq_uqpd	(%rbx), %ymm3, %ymm4
+	vcmpeq_uqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_uqps	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqps	(%rax), %xmm3, %xmm4
+	vcmpeq_uqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_uqps	%ymm0, %ymm1, %ymm2
+	vcmpeq_uqps	(%rbx), %ymm3, %ymm4
+	vcmpeq_uqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqsd	(%rax), %xmm3, %xmm4
+	vcmpeq_uqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeq_uqss	%xmm0, %xmm1, %xmm2
+	vcmpeq_uqss	(%rax), %xmm3, %xmm4
+	vcmpeq_uqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeq_uspd	%xmm0, %xmm1, %xmm2
+	vcmpeq_uspd	(%rax), %xmm3, %xmm4
+	vcmpeq_uspd	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_uspd	%ymm0, %ymm1, %ymm2
+	vcmpeq_uspd	(%rbx), %ymm3, %ymm4
+	vcmpeq_uspd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_usps	%xmm0, %xmm1, %xmm2
+	vcmpeq_usps	(%rax), %xmm3, %xmm4
+	vcmpeq_usps	0x42(%rcx), %xmm5, %xmm6
+	vcmpeq_usps	%ymm0, %ymm1, %ymm2
+	vcmpeq_usps	(%rbx), %ymm3, %ymm4
+	vcmpeq_usps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeq_ussd	%xmm0, %xmm1, %xmm2
+	vcmpeq_ussd	(%rax), %xmm3, %xmm4
+	vcmpeq_ussd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeq_usss	%xmm0, %xmm1, %xmm2
+	vcmpeq_usss	(%rax), %xmm3, %xmm4
+	vcmpeq_usss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeqpd	%xmm0, %xmm1, %xmm2
+	vcmpeqpd	(%rax), %xmm3, %xmm4
+	vcmpeqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpeqpd	%ymm0, %ymm1, %ymm2
+	vcmpeqpd	(%rbx), %ymm3, %ymm4
+	vcmpeqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeqps	%xmm0, %xmm1, %xmm2
+	vcmpeqps	(%rax), %xmm3, %xmm4
+	vcmpeqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpeqps	%ymm0, %ymm1, %ymm2
+	vcmpeqps	(%rbx), %ymm3, %ymm4
+	vcmpeqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpeqsd	%xmm0, %xmm1, %xmm2
+	vcmpeqsd	(%rax), %xmm3, %xmm4
+	vcmpeqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpeqss	%xmm0, %xmm1, %xmm2
+	vcmpeqss	(%rax), %xmm3, %xmm4
+	vcmpeqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpfalse_ospd	%xmm0, %xmm1, %xmm2
+	vcmpfalse_ospd	(%rax), %xmm3, %xmm4
+	vcmpfalse_ospd	0x42(%rcx), %xmm5, %xmm6
+	vcmpfalse_ospd	%ymm0, %ymm1, %ymm2
+	vcmpfalse_ospd	(%rbx), %ymm3, %ymm4
+	vcmpfalse_ospd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpfalse_osps	%xmm0, %xmm1, %xmm2
+	vcmpfalse_osps	(%rax), %xmm3, %xmm4
+	vcmpfalse_osps	0x42(%rcx), %xmm5, %xmm6
+	vcmpfalse_osps	%ymm0, %ymm1, %ymm2
+	vcmpfalse_osps	(%rbx), %ymm3, %ymm4
+	vcmpfalse_osps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpfalse_ossd	%xmm0, %xmm1, %xmm2
+	vcmpfalse_ossd	(%rax), %xmm3, %xmm4
+	vcmpfalse_ossd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpfalse_osss	%xmm0, %xmm1, %xmm2
+	vcmpfalse_osss	(%rax), %xmm3, %xmm4
+	vcmpfalse_osss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpfalsepd	%xmm0, %xmm1, %xmm2
+	vcmpfalsepd	(%rax), %xmm3, %xmm4
+	vcmpfalsepd	0x42(%rcx), %xmm5, %xmm6
+	vcmpfalsepd	%ymm0, %ymm1, %ymm2
+	vcmpfalsepd	(%rbx), %ymm3, %ymm4
+	vcmpfalsepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpfalseps	%xmm0, %xmm1, %xmm2
+	vcmpfalseps	(%rax), %xmm3, %xmm4
+	vcmpfalseps	0x42(%rcx), %xmm5, %xmm6
+	vcmpfalseps	%ymm0, %ymm1, %ymm2
+	vcmpfalseps	(%rbx), %ymm3, %ymm4
+	vcmpfalseps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpfalsesd	%xmm0, %xmm1, %xmm2
+	vcmpfalsesd	(%rax), %xmm3, %xmm4
+	vcmpfalsesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpfalsess	%xmm0, %xmm1, %xmm2
+	vcmpfalsess	(%rax), %xmm3, %xmm4
+	vcmpfalsess	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpge_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpge_oqpd	(%rax), %xmm3, %xmm4
+	vcmpge_oqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpge_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpge_oqpd	(%rbx), %ymm3, %ymm4
+	vcmpge_oqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpge_oqps	%xmm0, %xmm1, %xmm2
+	vcmpge_oqps	(%rax), %xmm3, %xmm4
+	vcmpge_oqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpge_oqps	%ymm0, %ymm1, %ymm2
+	vcmpge_oqps	(%rbx), %ymm3, %ymm4
+	vcmpge_oqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpge_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpge_oqsd	(%rax), %xmm3, %xmm4
+	vcmpge_oqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpge_oqss	%xmm0, %xmm1, %xmm2
+	vcmpge_oqss	(%rax), %xmm3, %xmm4
+	vcmpge_oqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgepd	%xmm0, %xmm1, %xmm2
+	vcmpgepd	(%rax), %xmm3, %xmm4
+	vcmpgepd	0x42(%rcx), %xmm5, %xmm6
+	vcmpgepd	%ymm0, %ymm1, %ymm2
+	vcmpgepd	(%rbx), %ymm3, %ymm4
+	vcmpgepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgeps	%xmm0, %xmm1, %xmm2
+	vcmpgeps	(%rax), %xmm3, %xmm4
+	vcmpgeps	0x42(%rcx), %xmm5, %xmm6
+	vcmpgeps	%ymm0, %ymm1, %ymm2
+	vcmpgeps	(%rbx), %ymm3, %ymm4
+	vcmpgeps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgesd	%xmm0, %xmm1, %xmm2
+	vcmpgesd	(%rax), %xmm3, %xmm4
+	vcmpgesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgess	%xmm0, %xmm1, %xmm2
+	vcmpgess	(%rax), %xmm3, %xmm4
+	vcmpgess	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgt_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqpd	(%rax), %xmm3, %xmm4
+	vcmpgt_oqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpgt_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpgt_oqpd	(%rbx), %ymm3, %ymm4
+	vcmpgt_oqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgt_oqps	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqps	(%rax), %xmm3, %xmm4
+	vcmpgt_oqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpgt_oqps	%ymm0, %ymm1, %ymm2
+	vcmpgt_oqps	(%rbx), %ymm3, %ymm4
+	vcmpgt_oqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgt_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqsd	(%rax), %xmm3, %xmm4
+	vcmpgt_oqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgt_oqss	%xmm0, %xmm1, %xmm2
+	vcmpgt_oqss	(%rax), %xmm3, %xmm4
+	vcmpgt_oqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgtpd	%xmm0, %xmm1, %xmm2
+	vcmpgtpd	(%rax), %xmm3, %xmm4
+	vcmpgtpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpgtpd	%ymm0, %ymm1, %ymm2
+	vcmpgtpd	(%rbx), %ymm3, %ymm4
+	vcmpgtpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgtps	%xmm0, %xmm1, %xmm2
+	vcmpgtps	(%rax), %xmm3, %xmm4
+	vcmpgtps	0x42(%rcx), %xmm5, %xmm6
+	vcmpgtps	%ymm0, %ymm1, %ymm2
+	vcmpgtps	(%rbx), %ymm3, %ymm4
+	vcmpgtps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpgtsd	%xmm0, %xmm1, %xmm2
+	vcmpgtsd	(%rax), %xmm3, %xmm4
+	vcmpgtsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpgtss	%xmm0, %xmm1, %xmm2
+	vcmpgtss	(%rax), %xmm3, %xmm4
+	vcmpgtss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmple_oqpd	%xmm0, %xmm1, %xmm2
+	vcmple_oqpd	(%rax), %xmm3, %xmm4
+	vcmple_oqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmple_oqpd	%ymm0, %ymm1, %ymm2
+	vcmple_oqpd	(%rbx), %ymm3, %ymm4
+	vcmple_oqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmple_oqps	%xmm0, %xmm1, %xmm2
+	vcmple_oqps	(%rax), %xmm3, %xmm4
+	vcmple_oqps	0x42(%rcx), %xmm5, %xmm6
+	vcmple_oqps	%ymm0, %ymm1, %ymm2
+	vcmple_oqps	(%rbx), %ymm3, %ymm4
+	vcmple_oqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmple_oqsd	%xmm0, %xmm1, %xmm2
+	vcmple_oqsd	(%rax), %xmm3, %xmm4
+	vcmple_oqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmple_oqss	%xmm0, %xmm1, %xmm2
+	vcmple_oqss	(%rax), %xmm3, %xmm4
+	vcmple_oqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmplepd	%xmm0, %xmm1, %xmm2
+	vcmplepd	(%rax), %xmm3, %xmm4
+	vcmplepd	0x42(%rcx), %xmm5, %xmm6
+	vcmplepd	%ymm0, %ymm1, %ymm2
+	vcmplepd	(%rbx), %ymm3, %ymm4
+	vcmplepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpleps	%xmm0, %xmm1, %xmm2
+	vcmpleps	(%rax), %xmm3, %xmm4
+	vcmpleps	0x42(%rcx), %xmm5, %xmm6
+	vcmpleps	%ymm0, %ymm1, %ymm2
+	vcmpleps	(%rbx), %ymm3, %ymm4
+	vcmpleps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmplesd	%xmm0, %xmm1, %xmm2
+	vcmplesd	(%rax), %xmm3, %xmm4
+	vcmplesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpless	%xmm0, %xmm1, %xmm2
+	vcmpless	(%rax), %xmm3, %xmm4
+	vcmpless	0x42(%rcx), %xmm5, %xmm6
+
+	vcmplt_oqpd	%xmm0, %xmm1, %xmm2
+	vcmplt_oqpd	(%rax), %xmm3, %xmm4
+	vcmplt_oqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmplt_oqpd	%ymm0, %ymm1, %ymm2
+	vcmplt_oqpd	(%rbx), %ymm3, %ymm4
+	vcmplt_oqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmplt_oqps	%xmm0, %xmm1, %xmm2
+	vcmplt_oqps	(%rax), %xmm3, %xmm4
+	vcmplt_oqps	0x42(%rcx), %xmm5, %xmm6
+	vcmplt_oqps	%ymm0, %ymm1, %ymm2
+	vcmplt_oqps	(%rbx), %ymm3, %ymm4
+	vcmplt_oqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmplt_oqsd	%xmm0, %xmm1, %xmm2
+	vcmplt_oqsd	(%rax), %xmm3, %xmm4
+	vcmplt_oqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmplt_oqss	%xmm0, %xmm1, %xmm2
+	vcmplt_oqss	(%rax), %xmm3, %xmm4
+	vcmplt_oqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpltpd	%xmm0, %xmm1, %xmm2
+	vcmpltpd	(%rax), %xmm3, %xmm4
+	vcmpltpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpltpd	%ymm0, %ymm1, %ymm2
+	vcmpltpd	(%rbx), %ymm3, %ymm4
+	vcmpltpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpltps	%xmm0, %xmm1, %xmm2
+	vcmpltps	(%rax), %xmm3, %xmm4
+	vcmpltps	0x42(%rcx), %xmm5, %xmm6
+	vcmpltps	%ymm0, %ymm1, %ymm2
+	vcmpltps	(%rbx), %ymm3, %ymm4
+	vcmpltps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpltsd	%xmm0, %xmm1, %xmm2
+	vcmpltsd	(%rax), %xmm3, %xmm4
+	vcmpltsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpltss	%xmm0, %xmm1, %xmm2
+	vcmpltss	(%rax), %xmm3, %xmm4
+	vcmpltss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_oqpd	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqpd	(%rax), %xmm3, %xmm4
+	vcmpneq_oqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_oqpd	%ymm0, %ymm1, %ymm2
+	vcmpneq_oqpd	(%rbx), %ymm3, %ymm4
+	vcmpneq_oqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_oqps	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqps	(%rax), %xmm3, %xmm4
+	vcmpneq_oqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_oqps	%ymm0, %ymm1, %ymm2
+	vcmpneq_oqps	(%rbx), %ymm3, %ymm4
+	vcmpneq_oqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_oqsd	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqsd	(%rax), %xmm3, %xmm4
+	vcmpneq_oqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_oqss	%xmm0, %xmm1, %xmm2
+	vcmpneq_oqss	(%rax), %xmm3, %xmm4
+	vcmpneq_oqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_ospd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ospd	(%rax), %xmm3, %xmm4
+	vcmpneq_ospd	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_ospd	%ymm0, %ymm1, %ymm2
+	vcmpneq_ospd	(%rbx), %ymm3, %ymm4
+	vcmpneq_ospd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_osps	%xmm0, %xmm1, %xmm2
+	vcmpneq_osps	(%rax), %xmm3, %xmm4
+	vcmpneq_osps	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_osps	%ymm0, %ymm1, %ymm2
+	vcmpneq_osps	(%rbx), %ymm3, %ymm4
+	vcmpneq_osps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_ossd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ossd	(%rax), %xmm3, %xmm4
+	vcmpneq_ossd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_osss	%xmm0, %xmm1, %xmm2
+	vcmpneq_osss	(%rax), %xmm3, %xmm4
+	vcmpneq_osss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_uspd	%xmm0, %xmm1, %xmm2
+	vcmpneq_uspd	(%rax), %xmm3, %xmm4
+	vcmpneq_uspd	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_uspd	%ymm0, %ymm1, %ymm2
+	vcmpneq_uspd	(%rbx), %ymm3, %ymm4
+	vcmpneq_uspd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_usps	%xmm0, %xmm1, %xmm2
+	vcmpneq_usps	(%rax), %xmm3, %xmm4
+	vcmpneq_usps	0x42(%rcx), %xmm5, %xmm6
+	vcmpneq_usps	%ymm0, %ymm1, %ymm2
+	vcmpneq_usps	(%rbx), %ymm3, %ymm4
+	vcmpneq_usps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneq_ussd	%xmm0, %xmm1, %xmm2
+	vcmpneq_ussd	(%rax), %xmm3, %xmm4
+	vcmpneq_ussd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneq_usss	%xmm0, %xmm1, %xmm2
+	vcmpneq_usss	(%rax), %xmm3, %xmm4
+	vcmpneq_usss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneqpd	%xmm0, %xmm1, %xmm2
+	vcmpneqpd	(%rax), %xmm3, %xmm4
+	vcmpneqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpneqpd	%ymm0, %ymm1, %ymm2
+	vcmpneqpd	(%rbx), %ymm3, %ymm4
+	vcmpneqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneqps	%xmm0, %xmm1, %xmm2
+	vcmpneqps	(%rax), %xmm3, %xmm4
+	vcmpneqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpneqps	%ymm0, %ymm1, %ymm2
+	vcmpneqps	(%rbx), %ymm3, %ymm4
+	vcmpneqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpneqsd	%xmm0, %xmm1, %xmm2
+	vcmpneqsd	(%rax), %xmm3, %xmm4
+	vcmpneqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpneqss	%xmm0, %xmm1, %xmm2
+	vcmpneqss	(%rax), %xmm3, %xmm4
+	vcmpneqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnge_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqpd	(%rax), %xmm3, %xmm4
+	vcmpnge_uqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpnge_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnge_uqpd	(%rbx), %ymm3, %ymm4
+	vcmpnge_uqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnge_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqps	(%rax), %xmm3, %xmm4
+	vcmpnge_uqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpnge_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnge_uqps	(%rbx), %ymm3, %ymm4
+	vcmpnge_uqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnge_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqsd	(%rax), %xmm3, %xmm4
+	vcmpnge_uqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnge_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnge_uqss	(%rax), %xmm3, %xmm4
+	vcmpnge_uqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngepd	%xmm0, %xmm1, %xmm2
+	vcmpngepd	(%rax), %xmm3, %xmm4
+	vcmpngepd	0x42(%rcx), %xmm5, %xmm6
+	vcmpngepd	%ymm0, %ymm1, %ymm2
+	vcmpngepd	(%rbx), %ymm3, %ymm4
+	vcmpngepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngeps	%xmm0, %xmm1, %xmm2
+	vcmpngeps	(%rax), %xmm3, %xmm4
+	vcmpngeps	0x42(%rcx), %xmm5, %xmm6
+	vcmpngeps	%ymm0, %ymm1, %ymm2
+	vcmpngeps	(%rbx), %ymm3, %ymm4
+	vcmpngeps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngesd	%xmm0, %xmm1, %xmm2
+	vcmpngesd	(%rax), %xmm3, %xmm4
+	vcmpngesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngess	%xmm0, %xmm1, %xmm2
+	vcmpngess	(%rax), %xmm3, %xmm4
+	vcmpngess	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngt_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqpd	(%rax), %xmm3, %xmm4
+	vcmpngt_uqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpngt_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpngt_uqpd	(%rbx), %ymm3, %ymm4
+	vcmpngt_uqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngt_uqps	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqps	(%rax), %xmm3, %xmm4
+	vcmpngt_uqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpngt_uqps	%ymm0, %ymm1, %ymm2
+	vcmpngt_uqps	(%rbx), %ymm3, %ymm4
+	vcmpngt_uqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngt_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqsd	(%rax), %xmm3, %xmm4
+	vcmpngt_uqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngt_uqss	%xmm0, %xmm1, %xmm2
+	vcmpngt_uqss	(%rax), %xmm3, %xmm4
+	vcmpngt_uqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngtpd	%xmm0, %xmm1, %xmm2
+	vcmpngtpd	(%rax), %xmm3, %xmm4
+	vcmpngtpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpngtpd	%ymm0, %ymm1, %ymm2
+	vcmpngtpd	(%rbx), %ymm3, %ymm4
+	vcmpngtpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngtps	%xmm0, %xmm1, %xmm2
+	vcmpngtps	(%rax), %xmm3, %xmm4
+	vcmpngtps	0x42(%rcx), %xmm5, %xmm6
+	vcmpngtps	%ymm0, %ymm1, %ymm2
+	vcmpngtps	(%rbx), %ymm3, %ymm4
+	vcmpngtps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpngtsd	%xmm0, %xmm1, %xmm2
+	vcmpngtsd	(%rax), %xmm3, %xmm4
+	vcmpngtsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpngtss	%xmm0, %xmm1, %xmm2
+	vcmpngtss	(%rax), %xmm3, %xmm4
+	vcmpngtss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnle_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqpd	(%rax), %xmm3, %xmm4
+	vcmpnle_uqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpnle_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnle_uqpd	(%rbx), %ymm3, %ymm4
+	vcmpnle_uqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnle_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqps	(%rax), %xmm3, %xmm4
+	vcmpnle_uqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpnle_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnle_uqps	(%rbx), %ymm3, %ymm4
+	vcmpnle_uqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnle_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqsd	(%rax), %xmm3, %xmm4
+	vcmpnle_uqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnle_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnle_uqss	(%rax), %xmm3, %xmm4
+	vcmpnle_uqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnlepd	%xmm0, %xmm1, %xmm2
+	vcmpnlepd	(%rax), %xmm3, %xmm4
+	vcmpnlepd	0x42(%rcx), %xmm5, %xmm6
+	vcmpnlepd	%ymm0, %ymm1, %ymm2
+	vcmpnlepd	(%rbx), %ymm3, %ymm4
+	vcmpnlepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnleps	%xmm0, %xmm1, %xmm2
+	vcmpnleps	(%rax), %xmm3, %xmm4
+	vcmpnleps	0x42(%rcx), %xmm5, %xmm6
+	vcmpnleps	%ymm0, %ymm1, %ymm2
+	vcmpnleps	(%rbx), %ymm3, %ymm4
+	vcmpnleps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnlesd	%xmm0, %xmm1, %xmm2
+	vcmpnlesd	(%rax), %xmm3, %xmm4
+	vcmpnlesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnless	%xmm0, %xmm1, %xmm2
+	vcmpnless	(%rax), %xmm3, %xmm4
+	vcmpnless	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnlt_uqpd	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqpd	(%rax), %xmm3, %xmm4
+	vcmpnlt_uqpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpnlt_uqpd	%ymm0, %ymm1, %ymm2
+	vcmpnlt_uqpd	(%rbx), %ymm3, %ymm4
+	vcmpnlt_uqpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnlt_uqps	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqps	(%rax), %xmm3, %xmm4
+	vcmpnlt_uqps	0x42(%rcx), %xmm5, %xmm6
+	vcmpnlt_uqps	%ymm0, %ymm1, %ymm2
+	vcmpnlt_uqps	(%rbx), %ymm3, %ymm4
+	vcmpnlt_uqps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnlt_uqsd	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqsd	(%rax), %xmm3, %xmm4
+	vcmpnlt_uqsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnlt_uqss	%xmm0, %xmm1, %xmm2
+	vcmpnlt_uqss	(%rax), %xmm3, %xmm4
+	vcmpnlt_uqss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnltpd	%xmm0, %xmm1, %xmm2
+	vcmpnltpd	(%rax), %xmm3, %xmm4
+	vcmpnltpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpnltpd	%ymm0, %ymm1, %ymm2
+	vcmpnltpd	(%rbx), %ymm3, %ymm4
+	vcmpnltpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnltps	%xmm0, %xmm1, %xmm2
+	vcmpnltps	(%rax), %xmm3, %xmm4
+	vcmpnltps	0x42(%rcx), %xmm5, %xmm6
+	vcmpnltps	%ymm0, %ymm1, %ymm2
+	vcmpnltps	(%rbx), %ymm3, %ymm4
+	vcmpnltps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpnltsd	%xmm0, %xmm1, %xmm2
+	vcmpnltsd	(%rax), %xmm3, %xmm4
+	vcmpnltsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpnltss	%xmm0, %xmm1, %xmm2
+	vcmpnltss	(%rax), %xmm3, %xmm4
+	vcmpnltss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpord_spd	%xmm0, %xmm1, %xmm2
+	vcmpord_spd	(%rax), %xmm3, %xmm4
+	vcmpord_spd	0x42(%rcx), %xmm5, %xmm6
+	vcmpord_spd	%ymm0, %ymm1, %ymm2
+	vcmpord_spd	(%rbx), %ymm3, %ymm4
+	vcmpord_spd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpord_sps	%xmm0, %xmm1, %xmm2
+	vcmpord_sps	(%rax), %xmm3, %xmm4
+	vcmpord_sps	0x42(%rcx), %xmm5, %xmm6
+	vcmpord_sps	%ymm0, %ymm1, %ymm2
+	vcmpord_sps	(%rbx), %ymm3, %ymm4
+	vcmpord_sps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpord_ssd	%xmm0, %xmm1, %xmm2
+	vcmpord_ssd	(%rax), %xmm3, %xmm4
+	vcmpord_ssd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpord_sss	%xmm0, %xmm1, %xmm2
+	vcmpord_sss	(%rax), %xmm3, %xmm4
+	vcmpord_sss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpordpd	%xmm0, %xmm1, %xmm2
+	vcmpordpd	(%rax), %xmm3, %xmm4
+	vcmpordpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpordpd	%ymm0, %ymm1, %ymm2
+	vcmpordpd	(%rbx), %ymm3, %ymm4
+	vcmpordpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpordps	%xmm0, %xmm1, %xmm2
+	vcmpordps	(%rax), %xmm3, %xmm4
+	vcmpordps	0x42(%rcx), %xmm5, %xmm6
+	vcmpordps	%ymm0, %ymm1, %ymm2
+	vcmpordps	(%rbx), %ymm3, %ymm4
+	vcmpordps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpordsd	%xmm0, %xmm1, %xmm2
+	vcmpordsd	(%rax), %xmm3, %xmm4
+	vcmpordsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpordss	%xmm0, %xmm1, %xmm2
+	vcmpordss	(%rax), %xmm3, %xmm4
+	vcmpordss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmppd	$0x48, %xmm3, %xmm5, %xmm7
+	vcmppd	$0x48, (%rbx), %xmm2, %xmm4
+	vcmppd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vcmppd	$0x48, %ymm3, %ymm5, %ymm7
+	vcmppd	$0x48, (%rbx), %ymm2, %ymm4
+	vcmppd	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vcmpps	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpps	$0x48, (%rbx), %xmm2, %xmm4
+	vcmpps	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vcmpps	$0x48, %ymm3, %ymm5, %ymm7
+	vcmpps	$0x48, (%rbx), %ymm2, %ymm4
+	vcmpps	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vcmpsd	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpsd	$0x48, (%rbx), %xmm2, %xmm4
+	vcmpsd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vcmpss	$0x48, %xmm3, %xmm5, %xmm7
+	vcmpss	$0x48, (%rbx), %xmm2, %xmm4
+	vcmpss	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vcmptrue_uspd	%xmm0, %xmm1, %xmm2
+	vcmptrue_uspd	(%rax), %xmm3, %xmm4
+	vcmptrue_uspd	0x42(%rcx), %xmm5, %xmm6
+	vcmptrue_uspd	%ymm0, %ymm1, %ymm2
+	vcmptrue_uspd	(%rbx), %ymm3, %ymm4
+	vcmptrue_uspd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmptrue_usps	%xmm0, %xmm1, %xmm2
+	vcmptrue_usps	(%rax), %xmm3, %xmm4
+	vcmptrue_usps	0x42(%rcx), %xmm5, %xmm6
+	vcmptrue_usps	%ymm0, %ymm1, %ymm2
+	vcmptrue_usps	(%rbx), %ymm3, %ymm4
+	vcmptrue_usps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmptrue_ussd	%xmm0, %xmm1, %xmm2
+	vcmptrue_ussd	(%rax), %xmm3, %xmm4
+	vcmptrue_ussd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmptrue_usss	%xmm0, %xmm1, %xmm2
+	vcmptrue_usss	(%rax), %xmm3, %xmm4
+	vcmptrue_usss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmptruepd	%xmm0, %xmm1, %xmm2
+	vcmptruepd	(%rax), %xmm3, %xmm4
+	vcmptruepd	0x42(%rcx), %xmm5, %xmm6
+	vcmptruepd	%ymm0, %ymm1, %ymm2
+	vcmptruepd	(%rbx), %ymm3, %ymm4
+	vcmptruepd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmptrueps	%xmm0, %xmm1, %xmm2
+	vcmptrueps	(%rax), %xmm3, %xmm4
+	vcmptrueps	0x42(%rcx), %xmm5, %xmm6
+	vcmptrueps	%ymm0, %ymm1, %ymm2
+	vcmptrueps	(%rbx), %ymm3, %ymm4
+	vcmptrueps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmptruesd	%xmm0, %xmm1, %xmm2
+	vcmptruesd	(%rax), %xmm3, %xmm4
+	vcmptruesd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmptruess	%xmm0, %xmm1, %xmm2
+	vcmptruess	(%rax), %xmm3, %xmm4
+	vcmptruess	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpunord_spd	%xmm0, %xmm1, %xmm2
+	vcmpunord_spd	(%rax), %xmm3, %xmm4
+	vcmpunord_spd	0x42(%rcx), %xmm5, %xmm6
+	vcmpunord_spd	%ymm0, %ymm1, %ymm2
+	vcmpunord_spd	(%rbx), %ymm3, %ymm4
+	vcmpunord_spd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpunord_sps	%xmm0, %xmm1, %xmm2
+	vcmpunord_sps	(%rax), %xmm3, %xmm4
+	vcmpunord_sps	0x42(%rcx), %xmm5, %xmm6
+	vcmpunord_sps	%ymm0, %ymm1, %ymm2
+	vcmpunord_sps	(%rbx), %ymm3, %ymm4
+	vcmpunord_sps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpunord_ssd	%xmm0, %xmm1, %xmm2
+	vcmpunord_ssd	(%rax), %xmm3, %xmm4
+	vcmpunord_ssd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpunord_sss	%xmm0, %xmm1, %xmm2
+	vcmpunord_sss	(%rax), %xmm3, %xmm4
+	vcmpunord_sss	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpunordpd	%xmm0, %xmm1, %xmm2
+	vcmpunordpd	(%rax), %xmm3, %xmm4
+	vcmpunordpd	0x42(%rcx), %xmm5, %xmm6
+	vcmpunordpd	%ymm0, %ymm1, %ymm2
+	vcmpunordpd	(%rbx), %ymm3, %ymm4
+	vcmpunordpd	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpunordps	%xmm0, %xmm1, %xmm2
+	vcmpunordps	(%rax), %xmm3, %xmm4
+	vcmpunordps	0x42(%rcx), %xmm5, %xmm6
+	vcmpunordps	%ymm0, %ymm1, %ymm2
+	vcmpunordps	(%rbx), %ymm3, %ymm4
+	vcmpunordps	0x42(%rdx), %ymm5, %ymm6
+
+	vcmpunordsd	%xmm0, %xmm1, %xmm2
+	vcmpunordsd	(%rax), %xmm3, %xmm4
+	vcmpunordsd	0x42(%rcx), %xmm5, %xmm6
+
+	vcmpunordss	%xmm0, %xmm1, %xmm2
+	vcmpunordss	(%rax), %xmm3, %xmm4
+	vcmpunordss	0x42(%rcx), %xmm5, %xmm6
+
+	vcomisd	%xmm0, %xmm1
+	vcomisd	(%rsi), %xmm3
+	vcomisd	0x42(%rdi), %xmm3
+
+	vcomiss	%xmm0, %xmm1
+	vcomiss	(%rsi), %xmm3
+	vcomiss	0x42(%rdi), %xmm3
+
+	vcvtdq2pd	%xmm0, %xmm1
+	vcvtdq2pd	(%rsi), %xmm3
+	vcvtdq2pd	0x42(%rdi), %xmm3
+	vcvtdq2pd	%xmm7, %ymm6
+	vcvtdq2pd	(%rbp), %ymm4
+	vcvtdq2pd	0x42(%rsp), %ymm4
+
+	vcvtdq2ps	%xmm0, %xmm1
+	vcvtdq2ps	(%rsi), %xmm3
+	vcvtdq2ps	0x42(%rdi), %xmm3
+	vcvtdq2ps	%ymm7, %ymm6
+	vcvtdq2ps	(%rbp), %ymm4
+	vcvtdq2ps	0x42(%rsp), %ymm4
+
+	vcvtpd2dq	%ymm6, %xmm3
+
+	vcvtpd2dqx	%xmm0, %xmm1
+	vcvtpd2dqx	(%rsi), %xmm3
+	vcvtpd2dqx	0x42(%rdi), %xmm3
+
+	vcvtpd2dqy	%ymm7, %xmm6
+	vcvtpd2dqy	(%rbp), %xmm4
+	vcvtpd2dqy	0x42(%rsp), %xmm4
+
+	vcvtpd2ps	%ymm6, %xmm3
+
+	vcvtpd2psx	%xmm0, %xmm1
+	vcvtpd2psx	(%rsi), %xmm3
+	vcvtpd2psx	0x42(%rdi), %xmm3
+
+	vcvtpd2psy	%ymm7, %xmm6
+	vcvtpd2psy	(%rbp), %xmm4
+	vcvtpd2psy	0x42(%rsp), %xmm4
+
+	vcvtps2dq	%xmm0, %xmm1
+	vcvtps2dq	(%rsi), %xmm3
+	vcvtps2dq	0x42(%rdi), %xmm3
+	vcvtps2dq	%ymm7, %ymm6
+	vcvtps2dq	(%rbp), %ymm4
+	vcvtps2dq	0x42(%rsp), %ymm4
+
+	vcvtps2pd	%xmm0, %xmm1
+	vcvtps2pd	(%rsi), %xmm3
+	vcvtps2pd	0x42(%rdi), %xmm3
+	vcvtps2pd	%xmm7, %ymm6
+	vcvtps2pd	(%rbp), %ymm4
+	vcvtps2pd	0x42(%rsp), %ymm4
+
+	vcvtsd2si	%xmm6, %rax
+	vcvtsd2si	(%rbx), %rax
+	vcvtsd2si	0x24(%rbx), %rax
+
+	vcvtsd2ss	%xmm0, %xmm1, %xmm2
+	vcvtsd2ss	(%rax), %xmm3, %xmm4
+	vcvtsd2ss	0x42(%rcx), %xmm5, %xmm6
+
+	vcvtss2sd	%xmm0, %xmm1, %xmm2
+	vcvtss2sd	(%rax), %xmm3, %xmm4
+	vcvtss2sd	0x42(%rcx), %xmm5, %xmm6
+
+	vcvtss2si	%xmm6, %rax
+	vcvtss2si	(%rbx), %rax
+	vcvtss2si	0x24(%rbx), %rax
+
+	vcvttpd2dq	%xmm0, %xmm5
+
+	vcvttpd2dqx	%xmm0, %xmm1
+	vcvttpd2dqx	(%rsi), %xmm3
+	vcvttpd2dqx	0x42(%rdi), %xmm3
+
+	vcvttpd2dqy	%ymm7, %xmm6
+	vcvttpd2dqy	(%rbp), %xmm4
+	vcvttpd2dqy	0x42(%rsp), %xmm4
+
+	vcvttps2dq	%xmm0, %xmm1
+	vcvttps2dq	(%rsi), %xmm3
+	vcvttps2dq	0x42(%rdi), %xmm3
+	vcvttps2dq	%ymm7, %ymm6
+	vcvttps2dq	(%rbp), %ymm4
+	vcvttps2dq	0x42(%rsp), %ymm4
+
+	vcvttsd2si	%xmm6, %rax
+	vcvttsd2si	(%rbx), %rax
+	vcvttsd2si	0x24(%rbx), %rax
+
+	vcvttss2si	%xmm6, %rax
+	vcvttss2si	(%rbx), %rax
+	vcvttss2si	0x24(%rbx), %rax
+
+	vdivpd	%xmm0, %xmm1, %xmm2
+	vdivpd	(%rax), %xmm3, %xmm4
+	vdivpd	0x42(%rcx), %xmm5, %xmm6
+	vdivpd	%ymm0, %ymm1, %ymm2
+	vdivpd	(%rbx), %ymm3, %ymm4
+	vdivpd	0x42(%rdx), %ymm5, %ymm6
+
+	vdivps	%xmm0, %xmm1, %xmm2
+	vdivps	(%rax), %xmm3, %xmm4
+	vdivps	0x42(%rcx), %xmm5, %xmm6
+	vdivps	%ymm0, %ymm1, %ymm2
+	vdivps	(%rbx), %ymm3, %ymm4
+	vdivps	0x42(%rdx), %ymm5, %ymm6
+
+	vdivsd	%xmm0, %xmm1, %xmm2
+	vdivsd	(%rax), %xmm3, %xmm4
+	vdivsd	0x42(%rcx), %xmm5, %xmm6
+
+	vdivss	%xmm0, %xmm1, %xmm2
+	vdivss	(%rax), %xmm3, %xmm4
+	vdivss	0x42(%rcx), %xmm5, %xmm6
+
+	vdppd	$0x48, %xmm3, %xmm5, %xmm7
+	vdppd	$0x48, (%rbx), %xmm2, %xmm4
+	vdppd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vdpps	$0x48, %xmm3, %xmm5, %xmm7
+	vdpps	$0x48, (%rbx), %xmm2, %xmm4
+	vdpps	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vdpps	$0x48, %ymm3, %ymm5, %ymm7
+	vdpps	$0x48, (%rbx), %ymm2, %ymm4
+	vdpps	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vextractf128	$0x30, %ymm0, %xmm1
+	vextractf128	$0x30, %ymm0, (%rcx)
+	vextractf128	$0x30, %ymm0, 0x24(%rdx)
+
+	vextractps	$0x30, %xmm0, %rax
+	vextractps	$0x30, %xmm0, (%rcx)
+	vextractps	$0x30, %xmm0, 0x24(%rdx)
+
+	vhaddpd	%xmm0, %xmm1, %xmm2
+	vhaddpd	(%rax), %xmm3, %xmm4
+	vhaddpd	0x42(%rcx), %xmm5, %xmm6
+	vhaddpd	%ymm0, %ymm1, %ymm2
+	vhaddpd	(%rbx), %ymm3, %ymm4
+	vhaddpd	0x42(%rdx), %ymm5, %ymm6
+
+	vhaddps	%xmm0, %xmm1, %xmm2
+	vhaddps	(%rax), %xmm3, %xmm4
+	vhaddps	0x42(%rcx), %xmm5, %xmm6
+	vhaddps	%ymm0, %ymm1, %ymm2
+	vhaddps	(%rbx), %ymm3, %ymm4
+	vhaddps	0x42(%rdx), %ymm5, %ymm6
+
+	vhsubpd	%xmm0, %xmm1, %xmm2
+	vhsubpd	(%rax), %xmm3, %xmm4
+	vhsubpd	0x42(%rcx), %xmm5, %xmm6
+	vhsubpd	%ymm0, %ymm1, %ymm2
+	vhsubpd	(%rbx), %ymm3, %ymm4
+	vhsubpd	0x42(%rdx), %ymm5, %ymm6
+
+	vhsubps	%xmm0, %xmm1, %xmm2
+	vhsubps	(%rax), %xmm3, %xmm4
+	vhsubps	0x42(%rcx), %xmm5, %xmm6
+	vhsubps	%ymm0, %ymm1, %ymm2
+	vhsubps	(%rbx), %ymm3, %ymm4
+	vhsubps	0x42(%rdx), %ymm5, %ymm6
+
+	vinsertf128	$0x48, %xmm3, %ymm5, %ymm7
+	vinsertf128	$0x48, (%rbx), %ymm2, %ymm4
+	vinsertf128	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vinsertps	$0x48, %xmm3, %xmm5, %xmm7
+	vinsertps	$0x48, (%rbx), %xmm2, %xmm4
+	vinsertps	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vlddqu	(%rbx), %xmm2
+	vlddqu	0x8(%rbx), %xmm1
+	vlddqu	(%rbx), %ymm2
+	vlddqu	0x8(%rbx), %ymm1
+
+	vldmxcsr	(%rdx)
+	vldmxcsr	0x8(%rdx)
+
+	vmaskmovdqu	%xmm0, %xmm5
+
+	vmaskmovpd	(%rbx), %xmm4, %xmm2
+	vmaskmovpd	0x8(%rbx), %xmm2, %xmm1
+
+	vmaskmovps	(%rbx), %ymm4, %ymm2
+	vmaskmovps	0x8(%rbx), %ymm3, %ymm1
+
+	vmaxpd	%xmm0, %xmm1, %xmm2
+	vmaxpd	(%rax), %xmm3, %xmm4
+	vmaxpd	0x42(%rcx), %xmm5, %xmm6
+	vmaxpd	%ymm0, %ymm1, %ymm2
+	vmaxpd	(%rbx), %ymm3, %ymm4
+	vmaxpd	0x42(%rdx), %ymm5, %ymm6
+
+	vmaxps	%xmm0, %xmm1, %xmm2
+	vmaxps	(%rax), %xmm3, %xmm4
+	vmaxps	0x42(%rcx), %xmm5, %xmm6
+	vmaxps	%ymm0, %ymm1, %ymm2
+	vmaxps	(%rbx), %ymm3, %ymm4
+	vmaxps	0x42(%rdx), %ymm5, %ymm6
+
+	vmaxsd	%xmm0, %xmm1, %xmm2
+	vmaxsd	(%rax), %xmm3, %xmm4
+	vmaxsd	0x42(%rcx), %xmm5, %xmm6
+
+	vmaxss	%xmm0, %xmm1, %xmm2
+	vmaxss	(%rax), %xmm3, %xmm4
+	vmaxss	0x42(%rcx), %xmm5, %xmm6
+
+	vminpd	%xmm0, %xmm1, %xmm2
+	vminpd	(%rax), %xmm3, %xmm4
+	vminpd	0x42(%rcx), %xmm5, %xmm6
+	vminpd	%ymm0, %ymm1, %ymm2
+	vminpd	(%rbx), %ymm3, %ymm4
+	vminpd	0x42(%rdx), %ymm5, %ymm6
+
+	vminps	%xmm0, %xmm1, %xmm2
+	vminps	(%rax), %xmm3, %xmm4
+	vminps	0x42(%rcx), %xmm5, %xmm6
+	vminps	%ymm0, %ymm1, %ymm2
+	vminps	(%rbx), %ymm3, %ymm4
+	vminps	0x42(%rdx), %ymm5, %ymm6
+
+	vminsd	%xmm0, %xmm1, %xmm2
+	vminsd	(%rax), %xmm3, %xmm4
+	vminsd	0x42(%rcx), %xmm5, %xmm6
+
+	vminss	%xmm0, %xmm1, %xmm2
+	vminss	(%rax), %xmm3, %xmm4
+	vminss	0x42(%rcx), %xmm5, %xmm6
+
+	vmovapd	%xmm0, %xmm1
+	vmovapd	(%rsi), %xmm3
+	vmovapd	0x42(%rdi), %xmm3
+	vmovapd	%ymm7, %ymm6
+	vmovapd	(%rbp), %ymm4
+	vmovapd	0x42(%rsp), %ymm4
+	vmovapd	%xmm1, %xmm0
+	vmovapd	%xmm3, (%rsi)
+	vmovapd	%xmm3, 0x42(%rdi)
+	vmovapd	%ymm1, %ymm0
+	vmovapd	%ymm3, (%rsi)
+	vmovapd	%ymm3, 0x42(%rdi)
+
+	vmovaps	%xmm0, %xmm1
+	vmovaps	(%rsi), %xmm3
+	vmovaps	0x42(%rdi), %xmm3
+	vmovaps	%ymm7, %ymm6
+	vmovaps	(%rbp), %ymm4
+	vmovaps	0x42(%rsp), %ymm4
+	vmovaps	%xmm1, %xmm0
+	vmovaps	%xmm3, (%rsi)
+	vmovaps	%xmm3, 0x42(%rdi)
+	vmovaps	%ymm1, %ymm0
+	vmovaps	%ymm3, (%rsi)
+	vmovaps	%ymm3, 0x42(%rdi)
+
+	vmovd	%rax, %xmm0
+	vmovd	(%rax), %xmm1
+	vmovd	0x14(%rax), %xmm1
+
+	vmovddup	%xmm0, %xmm1
+	vmovddup	(%rsi), %xmm3
+	vmovddup	0x42(%rdi), %xmm3
+	vmovddup	%ymm7, %ymm6
+	vmovddup	(%rbp), %ymm4
+	vmovddup	0x42(%rsp), %ymm4
+
+	vmovdqa	%xmm0, %xmm1
+	vmovdqa	(%rsi), %xmm3
+	vmovdqa	0x42(%rdi), %xmm3
+	vmovdqa	%ymm7, %ymm6
+	vmovdqa	(%rbp), %ymm4
+	vmovdqa	0x42(%rsp), %ymm4
+	vmovdqa	%xmm1, %xmm0
+	vmovdqa	%xmm3, (%rsi)
+	vmovdqa	%xmm3, 0x42(%rdi)
+	vmovdqa	%ymm1, %ymm0
+	vmovdqa	%ymm3, (%rsi)
+	vmovdqa	%ymm3, 0x42(%rdi)
+
+	vmovdqu	%xmm0, %xmm1
+	vmovdqu	(%rsi), %xmm3
+	vmovdqu	0x42(%rdi), %xmm3
+	vmovdqu	%ymm7, %ymm6
+	vmovdqu	(%rbp), %ymm4
+	vmovdqu	0x42(%rsp), %ymm4
+	vmovdqu	%xmm1, %xmm0
+	vmovdqu	%xmm3, (%rsi)
+	vmovdqu	%xmm3, 0x42(%rdi)
+	vmovdqu	%ymm1, %ymm0
+	vmovdqu	%ymm3, (%rsi)
+	vmovdqu	%ymm3, 0x42(%rdi)
+
+	vmovhlps	%xmm0, %xmm2, %xmm4
+
+	vmovhpd	(%rbx), %xmm4, %xmm2
+	vmovhpd	0x8(%rbx), %xmm3, %xmm1
+	vmovhpd	%xmm3, (%rsi)
+	vmovhpd	%xmm3, 0x42(%rdi)
+
+	vmovhps	(%rbx), %xmm4, %xmm2
+	vmovhps	0x8(%rbx), %xmm3, %xmm1
+	vmovhps	%xmm3, (%rsi)
+	vmovhps	%xmm3, 0x42(%rdi)
+
+	vmovlhps	%xmm1, %xmm3, %xmm5
+
+	vmovlpd	(%rbx), %xmm4, %xmm2
+	vmovlpd	0x8(%rbx), %xmm3, %xmm1
+	vmovlpd	%xmm3, (%rsi)
+	vmovlpd	%xmm3, 0x42(%rdi)
+
+	vmovlps	(%rbx), %xmm4, %xmm2
+	vmovlps	0x8(%rbx), %xmm3, %xmm1
+	vmovlps	%xmm3, (%rsi)
+	vmovlps	%xmm3, 0x42(%rdi)
+
+	vmovmskpd	%xmm0, %rax
+	vmovmskpd	%ymm1, %rbx
+
+	vmovmskps	%xmm2, %rcx
+	vmovmskps	%ymm3, %rdx
+
+	vmovntdq	%xmm5, (%rdi)
+	vmovntdq	%xmm5, 0x24(%rdi)
+	vmovntdq	%ymm6, (%rsi)
+	vmovntdq	%ymm6, 0x24(%rsi)
+
+	vmovntdqa	(%rbx), %xmm2
+	vmovntdqa	0x8(%rbx), %xmm1
+	vmovntdqa	(%rbx), %ymm2
+	vmovntdqa	0x8(%rbx), %ymm1
+
+	vmovntpd	%xmm3, (%rsi)
+	vmovntpd	%xmm3, 0x42(%rdi)
+	vmovntpd	%ymm3, (%rsi)
+	vmovntpd	%ymm3, 0x42(%rdi)
+
+	vmovntps	%xmm3, (%rsi)
+	vmovntps	%xmm3, 0x42(%rdi)
+	vmovntps	%ymm3, (%rsi)
+	vmovntps	%ymm3, 0x42(%rdi)
+
+	vmovq	%xmm0, %rax
+	vmovq	%xmm0, (%rax)
+	vmovq	%xmm0, 0x10(%rax)
+	vmovq	0x10(%rbx), %xmm1
+	vmovq	(%rbx), %xmm1
+	vmovq	%rbx, %xmm1
+
+	vmovsd	%xmm0, %xmm2, %xmm4
+	vmovsd	(%rax), %xmm1
+	vmovsd	0x32(%rax), %xmm2
+
+	vmovshdup	%xmm0, %xmm2
+	vmovshdup	(%rax), %xmm1
+	vmovshdup	0x10(%rax), %xmm1
+	vmovshdup	%ymm0, %ymm2
+	vmovshdup	(%rbx), %ymm1
+	vmovshdup	0x10(%rbx), %ymm3
+
+	vmovsldup	%xmm0, %xmm2
+	vmovsldup	(%rax), %xmm1
+	vmovsldup	0x10(%rax), %xmm1
+	vmovsldup	%ymm0, %ymm2
+	vmovsldup	(%rbx), %ymm1
+	vmovsldup	0x10(%rbx), %ymm3
+
+	vmovss	%xmm0, %xmm2, %xmm4
+	vmovss	(%rax), %xmm1
+	vmovss	0x32(%rax), %xmm2
+
+	vmovupd	%xmm0, %xmm1
+	vmovupd	(%rsi), %xmm3
+	vmovupd	0x42(%rdi), %xmm3
+	vmovupd	%ymm7, %ymm6
+	vmovupd	(%rbp), %ymm4
+	vmovupd	0x42(%rsp), %ymm4
+	vmovupd	%xmm1, %xmm0
+	vmovupd	%xmm3, (%rsi)
+	vmovupd	%xmm3, 0x42(%rdi)
+	vmovupd	%ymm1, %ymm0
+	vmovupd	%ymm3, (%rsi)
+	vmovupd	%ymm3, 0x42(%rdi)
+
+	vmovups	%xmm0, %xmm1
+	vmovups	(%rsi), %xmm3
+	vmovups	0x42(%rdi), %xmm3
+	vmovups	%ymm7, %ymm6
+	vmovups	(%rbp), %ymm4
+	vmovups	0x42(%rsp), %ymm4
+	vmovups	%xmm1, %xmm0
+	vmovups	%xmm3, (%rsi)
+	vmovups	%xmm3, 0x42(%rdi)
+	vmovups	%ymm1, %ymm0
+	vmovups	%ymm3, (%rsi)
+	vmovups	%ymm3, 0x42(%rdi)
+
+	vmpsadbw	$0x48, %xmm3, %xmm5, %xmm7
+	vmpsadbw	$0x48, (%rbx), %xmm2, %xmm4
+	vmpsadbw	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vmpsadbw	$0x48, %ymm3, %ymm5, %ymm7
+	vmpsadbw	$0x48, (%rbx), %ymm2, %ymm4
+	vmpsadbw	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vmulpd	%xmm0, %xmm1, %xmm2
+	vmulpd	(%rax), %xmm3, %xmm4
+	vmulpd	0x42(%rcx), %xmm5, %xmm6
+	vmulpd	%ymm0, %ymm1, %ymm2
+	vmulpd	(%rbx), %ymm3, %ymm4
+	vmulpd	0x42(%rdx), %ymm5, %ymm6
+
+	vmulps	%xmm0, %xmm1, %xmm2
+	vmulps	(%rax), %xmm3, %xmm4
+	vmulps	0x42(%rcx), %xmm5, %xmm6
+	vmulps	%ymm0, %ymm1, %ymm2
+	vmulps	(%rbx), %ymm3, %ymm4
+	vmulps	0x42(%rdx), %ymm5, %ymm6
+
+	vmulsd	%xmm0, %xmm1, %xmm2
+	vmulsd	(%rax), %xmm3, %xmm4
+	vmulsd	0x42(%rcx), %xmm5, %xmm6
+
+	vmulss	%xmm0, %xmm1, %xmm2
+	vmulss	(%rax), %xmm3, %xmm4
+	vmulss	0x42(%rcx), %xmm5, %xmm6
+
+	vorpd	%xmm0, %xmm1, %xmm2
+	vorpd	(%rax), %xmm3, %xmm4
+	vorpd	0x42(%rcx), %xmm5, %xmm6
+	vorpd	%ymm0, %ymm1, %ymm2
+	vorpd	(%rbx), %ymm3, %ymm4
+	vorpd	0x42(%rdx), %ymm5, %ymm6
+
+	vorps	%xmm0, %xmm1, %xmm2
+	vorps	(%rax), %xmm3, %xmm4
+	vorps	0x42(%rcx), %xmm5, %xmm6
+	vorps	%ymm0, %ymm1, %ymm2
+	vorps	(%rbx), %ymm3, %ymm4
+	vorps	0x42(%rdx), %ymm5, %ymm6
+
+	vpabsb	%xmm0, %xmm1
+	vpabsb	(%rsi), %xmm3
+	vpabsb	0x42(%rdi), %xmm3
+	vpabsb	%ymm7, %ymm6
+	vpabsb	(%rbp), %ymm4
+	vpabsb	0x42(%rsp), %ymm4
+
+	vpabsd	%xmm0, %xmm1
+	vpabsd	(%rsi), %xmm3
+	vpabsd	0x42(%rdi), %xmm3
+	vpabsd	%ymm7, %ymm6
+	vpabsd	(%rbp), %ymm4
+	vpabsd	0x42(%rsp), %ymm4
+
+	vpabsw	%xmm0, %xmm1
+	vpabsw	(%rsi), %xmm3
+	vpabsw	0x42(%rdi), %xmm3
+	vpabsw	%ymm7, %ymm6
+	vpabsw	(%rbp), %ymm4
+	vpabsw	0x42(%rsp), %ymm4
+
+	vpackssdw	%xmm0, %xmm1, %xmm2
+	vpackssdw	(%rax), %xmm3, %xmm4
+	vpackssdw	0x42(%rcx), %xmm5, %xmm6
+	vpackssdw	%ymm0, %ymm1, %ymm2
+	vpackssdw	(%rbx), %ymm3, %ymm4
+	vpackssdw	0x42(%rdx), %ymm5, %ymm6
+
+	vpacksswb	%xmm0, %xmm1, %xmm2
+	vpacksswb	(%rax), %xmm3, %xmm4
+	vpacksswb	0x42(%rcx), %xmm5, %xmm6
+	vpacksswb	%ymm0, %ymm1, %ymm2
+	vpacksswb	(%rbx), %ymm3, %ymm4
+	vpacksswb	0x42(%rdx), %ymm5, %ymm6
+
+	vpackusdw	%xmm0, %xmm1, %xmm2
+	vpackusdw	(%rax), %xmm3, %xmm4
+	vpackusdw	0x42(%rcx), %xmm5, %xmm6
+	vpackusdw	%ymm0, %ymm1, %ymm2
+	vpackusdw	(%rbx), %ymm3, %ymm4
+	vpackusdw	0x42(%rdx), %ymm5, %ymm6
+
+	vpackuswb	%xmm0, %xmm1, %xmm2
+	vpackuswb	(%rax), %xmm3, %xmm4
+	vpackuswb	0x42(%rcx), %xmm5, %xmm6
+	vpackuswb	%ymm0, %ymm1, %ymm2
+	vpackuswb	(%rbx), %ymm3, %ymm4
+	vpackuswb	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddb	%xmm0, %xmm1, %xmm2
+	vpaddb	(%rax), %xmm3, %xmm4
+	vpaddb	0x42(%rcx), %xmm5, %xmm6
+	vpaddb	%ymm0, %ymm1, %ymm2
+	vpaddb	(%rbx), %ymm3, %ymm4
+	vpaddb	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddd	%xmm0, %xmm1, %xmm2
+	vpaddd	(%rax), %xmm3, %xmm4
+	vpaddd	0x42(%rcx), %xmm5, %xmm6
+	vpaddd	%ymm0, %ymm1, %ymm2
+	vpaddd	(%rbx), %ymm3, %ymm4
+	vpaddd	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddq	%xmm0, %xmm1, %xmm2
+	vpaddq	(%rax), %xmm3, %xmm4
+	vpaddq	0x42(%rcx), %xmm5, %xmm6
+	vpaddq	%ymm0, %ymm1, %ymm2
+	vpaddq	(%rbx), %ymm3, %ymm4
+	vpaddq	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddsb	%xmm0, %xmm1, %xmm2
+	vpaddsb	(%rax), %xmm3, %xmm4
+	vpaddsb	0x42(%rcx), %xmm5, %xmm6
+	vpaddsb	%ymm0, %ymm1, %ymm2
+	vpaddsb	(%rbx), %ymm3, %ymm4
+	vpaddsb	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddsw	%xmm0, %xmm1, %xmm2
+	vpaddsw	(%rax), %xmm3, %xmm4
+	vpaddsw	0x42(%rcx), %xmm5, %xmm6
+	vpaddsw	%ymm0, %ymm1, %ymm2
+	vpaddsw	(%rbx), %ymm3, %ymm4
+	vpaddsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddusb	%xmm0, %xmm1, %xmm2
+	vpaddusb	(%rax), %xmm3, %xmm4
+	vpaddusb	0x42(%rcx), %xmm5, %xmm6
+	vpaddusb	%ymm0, %ymm1, %ymm2
+	vpaddusb	(%rbx), %ymm3, %ymm4
+	vpaddusb	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddusw	%xmm0, %xmm1, %xmm2
+	vpaddusw	(%rax), %xmm3, %xmm4
+	vpaddusw	0x42(%rcx), %xmm5, %xmm6
+	vpaddusw	%ymm0, %ymm1, %ymm2
+	vpaddusw	(%rbx), %ymm3, %ymm4
+	vpaddusw	0x42(%rdx), %ymm5, %ymm6
+
+	vpaddw	%xmm0, %xmm1, %xmm2
+	vpaddw	(%rax), %xmm3, %xmm4
+	vpaddw	0x42(%rcx), %xmm5, %xmm6
+	vpaddw	%ymm0, %ymm1, %ymm2
+	vpaddw	(%rbx), %ymm3, %ymm4
+	vpaddw	0x42(%rdx), %ymm5, %ymm6
+
+	vpalignr	$0x48, %xmm3, %xmm5, %xmm7
+	vpalignr	$0x48, (%rbx), %xmm2, %xmm4
+	vpalignr	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vpalignr	$0x48, %ymm3, %ymm5, %ymm7
+	vpalignr	$0x48, (%rbx), %ymm2, %ymm4
+	vpalignr	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vpand	%xmm0, %xmm1, %xmm2
+	vpand	(%rax), %xmm3, %xmm4
+	vpand	0x42(%rcx), %xmm5, %xmm6
+	vpand	%ymm0, %ymm1, %ymm2
+	vpand	(%rbx), %ymm3, %ymm4
+	vpand	0x42(%rdx), %ymm5, %ymm6
+
+	vpandn	%xmm0, %xmm1, %xmm2
+	vpandn	(%rax), %xmm3, %xmm4
+	vpandn	0x42(%rcx), %xmm5, %xmm6
+	vpandn	%ymm0, %ymm1, %ymm2
+	vpandn	(%rbx), %ymm3, %ymm4
+	vpandn	0x42(%rdx), %ymm5, %ymm6
+
+	vpavgb	%xmm0, %xmm1, %xmm2
+	vpavgb	(%rax), %xmm3, %xmm4
+	vpavgb	0x42(%rcx), %xmm5, %xmm6
+	vpavgb	%ymm0, %ymm1, %ymm2
+	vpavgb	(%rbx), %ymm3, %ymm4
+	vpavgb	0x42(%rdx), %ymm5, %ymm6
+
+	vpavgw	%xmm0, %xmm1, %xmm2
+	vpavgw	(%rax), %xmm3, %xmm4
+	vpavgw	0x42(%rcx), %xmm5, %xmm6
+	vpavgw	%ymm0, %ymm1, %ymm2
+	vpavgw	(%rbx), %ymm3, %ymm4
+	vpavgw	0x42(%rdx), %ymm5, %ymm6
+
+	vpblendvb	%xmm0, %xmm1, %xmm2, %xmm3
+	vpblendvb	%xmm0, (%rax), %xmm2, %xmm3
+	vpblendvb	%xmm0, 0x10(%rbx), %xmm2, %xmm3
+	vpblendvb	%ymm0, %ymm1, %ymm2, %ymm3
+	vpblendvb	%ymm0, (%rax), %ymm2, %ymm3
+	vpblendvb	%ymm0, 0x10(%rbx), %ymm2, %ymm3
+
+	vpblendw	$0x48, %xmm3, %xmm5, %xmm7
+	vpblendw	$0x48, (%rbx), %xmm2, %xmm4
+	vpblendw	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vpblendw	$0x48, %ymm3, %ymm5, %ymm7
+	vpblendw	$0x48, (%rbx), %ymm2, %ymm4
+	vpblendw	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vpclmulqdq	$0x48, %xmm3, %xmm5, %xmm7
+	vpclmulqdq	$0x48, (%rbx), %xmm2, %xmm4
+	vpclmulqdq	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vpcmpeqb	%xmm0, %xmm1, %xmm2
+	vpcmpeqb	(%rax), %xmm3, %xmm4
+	vpcmpeqb	0x42(%rcx), %xmm5, %xmm6
+	vpcmpeqb	%ymm0, %ymm1, %ymm2
+	vpcmpeqb	(%rbx), %ymm3, %ymm4
+	vpcmpeqb	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpeqd	%xmm0, %xmm1, %xmm2
+	vpcmpeqd	(%rax), %xmm3, %xmm4
+	vpcmpeqd	0x42(%rcx), %xmm5, %xmm6
+	vpcmpeqd	%ymm0, %ymm1, %ymm2
+	vpcmpeqd	(%rbx), %ymm3, %ymm4
+	vpcmpeqd	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpeqq	%xmm0, %xmm1, %xmm2
+	vpcmpeqq	(%rax), %xmm3, %xmm4
+	vpcmpeqq	0x42(%rcx), %xmm5, %xmm6
+	vpcmpeqq	%ymm0, %ymm1, %ymm2
+	vpcmpeqq	(%rbx), %ymm3, %ymm4
+	vpcmpeqq	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpeqw	%xmm0, %xmm1, %xmm2
+	vpcmpeqw	(%rax), %xmm3, %xmm4
+	vpcmpeqw	0x42(%rcx), %xmm5, %xmm6
+	vpcmpeqw	%ymm0, %ymm1, %ymm2
+	vpcmpeqw	(%rbx), %ymm3, %ymm4
+	vpcmpeqw	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpestri	$0x42, %xmm0, %xmm1
+	vpcmpestri	$0x23, 	(%rsi), %xmm3
+	vpcmpestri	$0x42, 0x42(%rdi), %xmm3
+
+	vpcmpestrm	$0x42, %xmm0, %xmm1
+	vpcmpestrm	$0x23, 	(%rsi), %xmm3
+	vpcmpestrm	$0x42, 0x42(%rdi), %xmm3
+
+	vpcmpgtb	%xmm0, %xmm1, %xmm2
+	vpcmpgtb	(%rax), %xmm3, %xmm4
+	vpcmpgtb	0x42(%rcx), %xmm5, %xmm6
+	vpcmpgtb	%ymm0, %ymm1, %ymm2
+	vpcmpgtb	(%rbx), %ymm3, %ymm4
+	vpcmpgtb	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpgtd	%xmm0, %xmm1, %xmm2
+	vpcmpgtd	(%rax), %xmm3, %xmm4
+	vpcmpgtd	0x42(%rcx), %xmm5, %xmm6
+	vpcmpgtd	%ymm0, %ymm1, %ymm2
+	vpcmpgtd	(%rbx), %ymm3, %ymm4
+	vpcmpgtd	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpgtq	%xmm0, %xmm1, %xmm2
+	vpcmpgtq	(%rax), %xmm3, %xmm4
+	vpcmpgtq	0x42(%rcx), %xmm5, %xmm6
+	vpcmpgtq	%ymm0, %ymm1, %ymm2
+	vpcmpgtq	(%rbx), %ymm3, %ymm4
+	vpcmpgtq	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpgtw	%xmm0, %xmm1, %xmm2
+	vpcmpgtw	(%rax), %xmm3, %xmm4
+	vpcmpgtw	0x42(%rcx), %xmm5, %xmm6
+	vpcmpgtw	%ymm0, %ymm1, %ymm2
+	vpcmpgtw	(%rbx), %ymm3, %ymm4
+	vpcmpgtw	0x42(%rdx), %ymm5, %ymm6
+
+	vpcmpistri	$0x42, %xmm0, %xmm1
+	vpcmpistri	$0x23, 	(%rsi), %xmm3
+	vpcmpistri	$0x42, 0x42(%rdi), %xmm3
+
+	vpcmpistrm	$0x42, %xmm0, %xmm1
+	vpcmpistrm	$0x23, 	(%rsi), %xmm3
+	vpcmpistrm	$0x42, 0x42(%rdi), %xmm3
+
+	vperm2f128	$0x48, %ymm3, %ymm5, %ymm7
+	vperm2f128	$0x48, (%rbx), %ymm2, %ymm4
+	vperm2f128	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vpermilpd	%xmm0, %xmm1, %xmm2
+	vpermilpd	(%rax), %xmm3, %xmm4
+	vpermilpd	0x42(%rcx), %xmm5, %xmm6
+	vpermilpd	%ymm0, %ymm1, %ymm2
+	vpermilpd	(%rbx), %ymm3, %ymm4
+	vpermilpd	0x42(%rdx), %ymm5, %ymm6
+	vpermilpd	$0x42, %ymm0, %ymm1
+	vpermilpd	$0x23, 	(%rsi), %ymm3
+	vpermilpd	$0x42, 0x42(%rdi), %ymm3
+
+	vpermilps	%xmm0, %xmm1, %xmm2
+	vpermilps	(%rax), %xmm3, %xmm4
+	vpermilps	0x42(%rcx), %xmm5, %xmm6
+	vpermilps	%ymm0, %ymm1, %ymm2
+	vpermilps	(%rbx), %ymm3, %ymm4
+	vpermilps	0x42(%rdx), %ymm5, %ymm6
+	vpermilps	$0x42, %ymm0, %ymm1
+	vpermilps	$0x23, 	(%rsi), %ymm3
+	vpermilps	$0x42, 0x42(%rdi), %ymm3
+
+	vpextrb	$0x23, %xmm0, %rax
+	vpextrb	$0x23, %xmm1, (%rbx)
+	vpextrb	$0x23, %xmm2, 0x16(%rcx)
+
+	vpextrd	$0x23, %xmm1, (%rbx)
+	vpextrd	$0x23, %xmm2, 0x16(%rcx)
+
+	vpextrq	$0x23, %xmm0, %rax
+	vpextrq	$0x23, %xmm1, (%rbx)
+	vpextrq	$0x23, %xmm2, 0x16(%rcx)
+
+	vpextrw	$0x23, %xmm0, %rax
+	vpextrw	$0x23, %xmm1, (%rbx)
+	vpextrw	$0x23, %xmm2, 0x16(%rcx)
+
+	vphaddd	%xmm0, %xmm1, %xmm2
+	vphaddd	(%rax), %xmm3, %xmm4
+	vphaddd	0x42(%rcx), %xmm5, %xmm6
+	vphaddd	%ymm0, %ymm1, %ymm2
+	vphaddd	(%rbx), %ymm3, %ymm4
+	vphaddd	0x42(%rdx), %ymm5, %ymm6
+
+	vphaddsw	%xmm0, %xmm1, %xmm2
+	vphaddsw	(%rax), %xmm3, %xmm4
+	vphaddsw	0x42(%rcx), %xmm5, %xmm6
+	vphaddsw	%ymm0, %ymm1, %ymm2
+	vphaddsw	(%rbx), %ymm3, %ymm4
+	vphaddsw	0x42(%rdx), %ymm5, %ymm6
+
+	vphaddw	%xmm0, %xmm1, %xmm2
+	vphaddw	(%rax), %xmm3, %xmm4
+	vphaddw	0x42(%rcx), %xmm5, %xmm6
+	vphaddw	%ymm0, %ymm1, %ymm2
+	vphaddw	(%rbx), %ymm3, %ymm4
+	vphaddw	0x42(%rdx), %ymm5, %ymm6
+
+	vphminposuw	%xmm0, %xmm1
+	vphminposuw	(%rsi), %xmm3
+	vphminposuw	0x42(%rdi), %xmm3
+
+	vphsubd	%xmm0, %xmm1, %xmm2
+	vphsubd	(%rax), %xmm3, %xmm4
+	vphsubd	0x42(%rcx), %xmm5, %xmm6
+	vphsubd	%ymm0, %ymm1, %ymm2
+	vphsubd	(%rbx), %ymm3, %ymm4
+	vphsubd	0x42(%rdx), %ymm5, %ymm6
+
+	vphsubsw	%xmm0, %xmm1, %xmm2
+	vphsubsw	(%rax), %xmm3, %xmm4
+	vphsubsw	0x42(%rcx), %xmm5, %xmm6
+	vphsubsw	%ymm0, %ymm1, %ymm2
+	vphsubsw	(%rbx), %ymm3, %ymm4
+	vphsubsw	0x42(%rdx), %ymm5, %ymm6
+
+	vphsubw	%xmm0, %xmm1, %xmm2
+	vphsubw	(%rax), %xmm3, %xmm4
+	vphsubw	0x42(%rcx), %xmm5, %xmm6
+	vphsubw	%ymm0, %ymm1, %ymm2
+	vphsubw	(%rbx), %ymm3, %ymm4
+	vphsubw	0x42(%rdx), %ymm5, %ymm6
+
+	vpinsrb	$0x20, %rax, %xmm0, %xmm1
+	vpinsrb	$0x20, (%rbx), %xmm2, %xmm3
+	vpinsrb	$0x20, 0x10(%rbx), %xmm2, %xmm3
+
+	vpinsrd	$0x20, (%rbx), %xmm2, %xmm3
+	vpinsrd	$0x20, 0x10(%rbx), %xmm2, %xmm3
+
+	vpinsrq	$0x20, %rax, %xmm0, %xmm1
+	vpinsrq	$0x20, (%rbx), %xmm2, %xmm3
+	vpinsrq	$0x20, 0x10(%rbx), %xmm2, %xmm3
+
+	vpinsrw	$0x20, %rax, %xmm0, %xmm1
+	vpinsrw	$0x20, (%rbx), %xmm2, %xmm3
+	vpinsrw	$0x20, 0x10(%rbx), %xmm2, %xmm3
+
+	vpmaddubsw	%xmm0, %xmm1, %xmm2
+	vpmaddubsw	(%rax), %xmm3, %xmm4
+	vpmaddubsw	0x42(%rcx), %xmm5, %xmm6
+	vpmaddubsw	%ymm0, %ymm1, %ymm2
+	vpmaddubsw	(%rbx), %ymm3, %ymm4
+	vpmaddubsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaddwd	%xmm0, %xmm1, %xmm2
+	vpmaddwd	(%rax), %xmm3, %xmm4
+	vpmaddwd	0x42(%rcx), %xmm5, %xmm6
+	vpmaddwd	%ymm0, %ymm1, %ymm2
+	vpmaddwd	(%rbx), %ymm3, %ymm4
+	vpmaddwd	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxsb	%xmm0, %xmm1, %xmm2
+	vpmaxsb	(%rax), %xmm3, %xmm4
+	vpmaxsb	0x42(%rcx), %xmm5, %xmm6
+	vpmaxsb	%ymm0, %ymm1, %ymm2
+	vpmaxsb	(%rbx), %ymm3, %ymm4
+	vpmaxsb	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxsd	%xmm0, %xmm1, %xmm2
+	vpmaxsd	(%rax), %xmm3, %xmm4
+	vpmaxsd	0x42(%rcx), %xmm5, %xmm6
+	vpmaxsd	%ymm0, %ymm1, %ymm2
+	vpmaxsd	(%rbx), %ymm3, %ymm4
+	vpmaxsd	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxsw	%xmm0, %xmm1, %xmm2
+	vpmaxsw	(%rax), %xmm3, %xmm4
+	vpmaxsw	0x42(%rcx), %xmm5, %xmm6
+	vpmaxsw	%ymm0, %ymm1, %ymm2
+	vpmaxsw	(%rbx), %ymm3, %ymm4
+	vpmaxsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxub	%xmm0, %xmm1, %xmm2
+	vpmaxub	(%rax), %xmm3, %xmm4
+	vpmaxub	0x42(%rcx), %xmm5, %xmm6
+	vpmaxub	%ymm0, %ymm1, %ymm2
+	vpmaxub	(%rbx), %ymm3, %ymm4
+	vpmaxub	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxud	%xmm0, %xmm1, %xmm2
+	vpmaxud	(%rax), %xmm3, %xmm4
+	vpmaxud	0x42(%rcx), %xmm5, %xmm6
+	vpmaxud	%ymm0, %ymm1, %ymm2
+	vpmaxud	(%rbx), %ymm3, %ymm4
+	vpmaxud	0x42(%rdx), %ymm5, %ymm6
+
+	vpmaxuw	%xmm0, %xmm1, %xmm2
+	vpmaxuw	(%rax), %xmm3, %xmm4
+	vpmaxuw	0x42(%rcx), %xmm5, %xmm6
+	vpmaxuw	%ymm0, %ymm1, %ymm2
+	vpmaxuw	(%rbx), %ymm3, %ymm4
+	vpmaxuw	0x42(%rdx), %ymm5, %ymm6
+
+	vpminsb	%xmm0, %xmm1, %xmm2
+	vpminsb	(%rax), %xmm3, %xmm4
+	vpminsb	0x42(%rcx), %xmm5, %xmm6
+	vpminsb	%ymm0, %ymm1, %ymm2
+	vpminsb	(%rbx), %ymm3, %ymm4
+	vpminsb	0x42(%rdx), %ymm5, %ymm6
+
+	vpminsd	%xmm0, %xmm1, %xmm2
+	vpminsd	(%rax), %xmm3, %xmm4
+	vpminsd	0x42(%rcx), %xmm5, %xmm6
+	vpminsd	%ymm0, %ymm1, %ymm2
+	vpminsd	(%rbx), %ymm3, %ymm4
+	vpminsd	0x42(%rdx), %ymm5, %ymm6
+
+	vpminsw	%xmm0, %xmm1, %xmm2
+	vpminsw	(%rax), %xmm3, %xmm4
+	vpminsw	0x42(%rcx), %xmm5, %xmm6
+	vpminsw	%ymm0, %ymm1, %ymm2
+	vpminsw	(%rbx), %ymm3, %ymm4
+	vpminsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpminub	%xmm0, %xmm1, %xmm2
+	vpminub	(%rax), %xmm3, %xmm4
+	vpminub	0x42(%rcx), %xmm5, %xmm6
+	vpminub	%ymm0, %ymm1, %ymm2
+	vpminub	(%rbx), %ymm3, %ymm4
+	vpminub	0x42(%rdx), %ymm5, %ymm6
+
+	vpminud	%xmm0, %xmm1, %xmm2
+	vpminud	(%rax), %xmm3, %xmm4
+	vpminud	0x42(%rcx), %xmm5, %xmm6
+	vpminud	%ymm0, %ymm1, %ymm2
+	vpminud	(%rbx), %ymm3, %ymm4
+	vpminud	0x42(%rdx), %ymm5, %ymm6
+
+	vpminuw	%xmm0, %xmm1, %xmm2
+	vpminuw	(%rax), %xmm3, %xmm4
+	vpminuw	0x42(%rcx), %xmm5, %xmm6
+	vpminuw	%ymm0, %ymm1, %ymm2
+	vpminuw	(%rbx), %ymm3, %ymm4
+	vpminuw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmovmskb	%xmm0, %rax
+	vpmovmskb	%ymm1, %rbx
+
+	vpmovsxbd	%xmm0, %xmm1
+	vpmovsxbd	(%rsi), %xmm3
+	vpmovsxbd	0x42(%rdi), %xmm3
+	vpmovsxbd	%xmm7, %ymm6
+	vpmovsxbd	(%rbp), %ymm4
+	vpmovsxbd	0x42(%rsp), %ymm4
+
+	vpmovsxbq	%xmm0, %xmm1
+	vpmovsxbq	(%rsi), %xmm3
+	vpmovsxbq	0x42(%rdi), %xmm3
+	vpmovsxbq	%xmm7, %ymm6
+	vpmovsxbq	(%rbp), %ymm4
+	vpmovsxbq	0x42(%rsp), %ymm4
+
+	vpmovsxbw	%xmm0, %xmm1
+	vpmovsxbw	(%rsi), %xmm3
+	vpmovsxbw	0x42(%rdi), %xmm3
+	vpmovsxbw	%xmm7, %ymm6
+	vpmovsxbw	(%rbp), %ymm4
+	vpmovsxbw	0x42(%rsp), %ymm4
+
+	vpmovsxdq	%xmm0, %xmm1
+	vpmovsxdq	(%rsi), %xmm3
+	vpmovsxdq	0x42(%rdi), %xmm3
+	vpmovsxdq	%xmm7, %ymm6
+	vpmovsxdq	(%rbp), %ymm4
+	vpmovsxdq	0x42(%rsp), %ymm4
+
+	vpmovsxwd	%xmm0, %xmm1
+	vpmovsxwd	(%rsi), %xmm3
+	vpmovsxwd	0x42(%rdi), %xmm3
+	vpmovsxwd	%xmm7, %ymm6
+	vpmovsxwd	(%rbp), %ymm4
+	vpmovsxwd	0x42(%rsp), %ymm4
+
+	vpmovsxwq	%xmm0, %xmm1
+	vpmovsxwq	(%rsi), %xmm3
+	vpmovsxwq	0x42(%rdi), %xmm3
+	vpmovsxwq	%xmm7, %ymm6
+	vpmovsxwq	(%rbp), %ymm4
+	vpmovsxwq	0x42(%rsp), %ymm4
+
+	vpmovzxbd	%xmm0, %xmm1
+	vpmovzxbd	(%rsi), %xmm3
+	vpmovzxbd	0x42(%rdi), %xmm3
+	vpmovzxbd	%xmm7, %ymm6
+	vpmovzxbd	(%rbp), %ymm4
+	vpmovzxbd	0x42(%rsp), %ymm4
+
+	vpmovzxbq	%xmm0, %xmm1
+	vpmovzxbq	(%rsi), %xmm3
+	vpmovzxbq	0x42(%rdi), %xmm3
+	vpmovzxbq	%xmm7, %ymm6
+	vpmovzxbq	(%rbp), %ymm4
+	vpmovzxbq	0x42(%rsp), %ymm4
+
+	vpmovzxbw	%xmm0, %xmm1
+	vpmovzxbw	(%rsi), %xmm3
+	vpmovzxbw	0x42(%rdi), %xmm3
+	vpmovzxbw	%xmm7, %ymm6
+	vpmovzxbw	(%rbp), %ymm4
+	vpmovzxbw	0x42(%rsp), %ymm4
+
+	vpmovzxdq	%xmm0, %xmm1
+	vpmovzxdq	(%rsi), %xmm3
+	vpmovzxdq	0x42(%rdi), %xmm3
+	vpmovzxdq	%xmm7, %ymm6
+	vpmovzxdq	(%rbp), %ymm4
+	vpmovzxdq	0x42(%rsp), %ymm4
+
+	vpmovzxwd	%xmm0, %xmm1
+	vpmovzxwd	(%rsi), %xmm3
+	vpmovzxwd	0x42(%rdi), %xmm3
+	vpmovzxwd	%xmm7, %ymm6
+	vpmovzxwd	(%rbp), %ymm4
+	vpmovzxwd	0x42(%rsp), %ymm4
+
+	vpmovzxwq	%xmm0, %xmm1
+	vpmovzxwq	(%rsi), %xmm3
+	vpmovzxwq	0x42(%rdi), %xmm3
+	vpmovzxwq	%xmm7, %ymm6
+	vpmovzxwq	(%rbp), %ymm4
+	vpmovzxwq	0x42(%rsp), %ymm4
+
+	vpmuldq	%xmm0, %xmm1, %xmm2
+	vpmuldq	(%rax), %xmm3, %xmm4
+	vpmuldq	0x42(%rcx), %xmm5, %xmm6
+	vpmuldq	%ymm0, %ymm1, %ymm2
+	vpmuldq	(%rbx), %ymm3, %ymm4
+	vpmuldq	0x42(%rdx), %ymm5, %ymm6
+
+	vpmulhrsw	%xmm0, %xmm1, %xmm2
+	vpmulhrsw	(%rax), %xmm3, %xmm4
+	vpmulhrsw	0x42(%rcx), %xmm5, %xmm6
+	vpmulhrsw	%ymm0, %ymm1, %ymm2
+	vpmulhrsw	(%rbx), %ymm3, %ymm4
+	vpmulhrsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmulhuw	%xmm0, %xmm1, %xmm2
+	vpmulhuw	(%rax), %xmm3, %xmm4
+	vpmulhuw	0x42(%rcx), %xmm5, %xmm6
+	vpmulhuw	%ymm0, %ymm1, %ymm2
+	vpmulhuw	(%rbx), %ymm3, %ymm4
+	vpmulhuw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmulhw	%xmm0, %xmm1, %xmm2
+	vpmulhw	(%rax), %xmm3, %xmm4
+	vpmulhw	0x42(%rcx), %xmm5, %xmm6
+	vpmulhw	%ymm0, %ymm1, %ymm2
+	vpmulhw	(%rbx), %ymm3, %ymm4
+	vpmulhw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmulld	%xmm0, %xmm1, %xmm2
+	vpmulld	(%rax), %xmm3, %xmm4
+	vpmulld	0x42(%rcx), %xmm5, %xmm6
+	vpmulld	%ymm0, %ymm1, %ymm2
+	vpmulld	(%rbx), %ymm3, %ymm4
+	vpmulld	0x42(%rdx), %ymm5, %ymm6
+
+	vpmullw	%xmm0, %xmm1, %xmm2
+	vpmullw	(%rax), %xmm3, %xmm4
+	vpmullw	0x42(%rcx), %xmm5, %xmm6
+	vpmullw	%ymm0, %ymm1, %ymm2
+	vpmullw	(%rbx), %ymm3, %ymm4
+	vpmullw	0x42(%rdx), %ymm5, %ymm6
+
+	vpmuludq	%xmm0, %xmm1, %xmm2
+	vpmuludq	(%rax), %xmm3, %xmm4
+	vpmuludq	0x42(%rcx), %xmm5, %xmm6
+	vpmuludq	%ymm0, %ymm1, %ymm2
+	vpmuludq	(%rbx), %ymm3, %ymm4
+	vpmuludq	0x42(%rdx), %ymm5, %ymm6
+
+	vpor	%xmm0, %xmm1, %xmm2
+	vpor	(%rax), %xmm3, %xmm4
+	vpor	0x42(%rcx), %xmm5, %xmm6
+	vpor	%ymm0, %ymm1, %ymm2
+	vpor	(%rbx), %ymm3, %ymm4
+	vpor	0x42(%rdx), %ymm5, %ymm6
+
+	vpsadbw	%xmm0, %xmm1, %xmm2
+	vpsadbw	(%rax), %xmm3, %xmm4
+	vpsadbw	0x42(%rcx), %xmm5, %xmm6
+	vpsadbw	%ymm0, %ymm1, %ymm2
+	vpsadbw	(%rbx), %ymm3, %ymm4
+	vpsadbw	0x42(%rdx), %ymm5, %ymm6
+
+	vpshufb	%xmm0, %xmm1, %xmm2
+	vpshufb	(%rax), %xmm3, %xmm4
+	vpshufb	0x42(%rcx), %xmm5, %xmm6
+	vpshufb	%ymm0, %ymm1, %ymm2
+	vpshufb	(%rbx), %ymm3, %ymm4
+	vpshufb	0x42(%rdx), %ymm5, %ymm6
+
+	vpshufd	$0x42, %xmm0, %xmm1
+	vpshufd	$0x23, 	(%rsi), %xmm3
+	vpshufd	$0x42, 0x42(%rdi), %xmm3
+	vpshufd	$0x42, %ymm0, %ymm1
+	vpshufd	$0x23, 	(%rsi), %ymm3
+	vpshufd	$0x42, 0x42(%rdi), %ymm3
+
+	vpshufhw	$0x42, %xmm0, %xmm1
+	vpshufhw	$0x23, 	(%rsi), %xmm3
+	vpshufhw	$0x42, 0x42(%rdi), %xmm3
+	vpshufhw	$0x42, %ymm0, %ymm1
+	vpshufhw	$0x23, 	(%rsi), %ymm3
+	vpshufhw	$0x42, 0x42(%rdi), %ymm3
+
+	vpshuflw	$0x42, %xmm0, %xmm1
+	vpshuflw	$0x23, 	(%rsi), %xmm3
+	vpshuflw	$0x42, 0x42(%rdi), %xmm3
+	vpshuflw	$0x42, %ymm0, %ymm1
+	vpshuflw	$0x23, 	(%rsi), %ymm3
+	vpshuflw	$0x42, 0x42(%rdi), %ymm3
+
+	vpsignb	%xmm0, %xmm1, %xmm2
+	vpsignb	(%rax), %xmm3, %xmm4
+	vpsignb	0x42(%rcx), %xmm5, %xmm6
+	vpsignb	%ymm0, %ymm1, %ymm2
+	vpsignb	(%rbx), %ymm3, %ymm4
+	vpsignb	0x42(%rdx), %ymm5, %ymm6
+
+	vpsignd	%xmm0, %xmm1, %xmm2
+	vpsignd	(%rax), %xmm3, %xmm4
+	vpsignd	0x42(%rcx), %xmm5, %xmm6
+	vpsignd	%ymm0, %ymm1, %ymm2
+	vpsignd	(%rbx), %ymm3, %ymm4
+	vpsignd	0x42(%rdx), %ymm5, %ymm6
+
+	vpsignw	%xmm0, %xmm1, %xmm2
+	vpsignw	(%rax), %xmm3, %xmm4
+	vpsignw	0x42(%rcx), %xmm5, %xmm6
+	vpsignw	%ymm0, %ymm1, %ymm2
+	vpsignw	(%rbx), %ymm3, %ymm4
+	vpsignw	0x42(%rdx), %ymm5, %ymm6
+
+	vpslld	%xmm0, %xmm1, %xmm2
+	vpslld	(%rax), %xmm3, %xmm4
+	vpslld	0x10(%rbx), %xmm4, %xmm5
+	vpslld	$0x4, %xmm6, %xmm7
+	vpslld	%xmm0, %ymm1, %ymm2
+	vpslld	(%rax), %ymm3, %ymm4
+	vpslld	0x10(%rbx), %ymm4, %ymm5
+	vpslld	$0x4, %ymm6, %ymm7
+
+	vpslldq	$0x7, %xmm0, %xmm1
+	vpslldq	$0x7, %ymm0, %ymm1
+
+	vpsllq	%xmm0, %xmm1, %xmm2
+	vpsllq	(%rax), %xmm3, %xmm4
+	vpsllq	0x10(%rbx), %xmm4, %xmm5
+	vpsllq	$0x4, %xmm6, %xmm7
+	vpsllq	%xmm0, %ymm1, %ymm2
+	vpsllq	(%rax), %ymm3, %ymm4
+	vpsllq	0x10(%rbx), %ymm4, %ymm5
+	vpsllq	$0x4, %ymm6, %ymm7
+
+	vpsllw	%xmm0, %xmm1, %xmm2
+	vpsllw	(%rax), %xmm3, %xmm4
+	vpsllw	0x10(%rbx), %xmm4, %xmm5
+	vpsllw	$0x4, %xmm6, %xmm7
+	vpsllw	%xmm0, %ymm1, %ymm2
+	vpsllw	(%rax), %ymm3, %ymm4
+	vpsllw	0x10(%rbx), %ymm4, %ymm5
+	vpsllw	$0x4, %ymm6, %ymm7
+
+	vpsrad	%xmm0, %xmm1, %xmm2
+	vpsrad	(%rax), %xmm3, %xmm4
+	vpsrad	0x10(%rbx), %xmm4, %xmm5
+	vpsrad	$0x4, %xmm6, %xmm7
+	vpsrad	%xmm0, %ymm1, %ymm2
+	vpsrad	(%rax), %ymm3, %ymm4
+	vpsrad	0x10(%rbx), %ymm4, %ymm5
+	vpsrad	$0x4, %ymm6, %ymm7
+
+	vpsraw	%xmm0, %xmm1, %xmm2
+	vpsraw	(%rax), %xmm3, %xmm4
+	vpsraw	0x10(%rbx), %xmm4, %xmm5
+	vpsraw	$0x4, %xmm6, %xmm7
+	vpsraw	%xmm0, %ymm1, %ymm2
+	vpsraw	(%rax), %ymm3, %ymm4
+	vpsraw	0x10(%rbx), %ymm4, %ymm5
+	vpsraw	$0x4, %ymm6, %ymm7
+
+	vpsrld	%xmm0, %xmm1, %xmm2
+	vpsrld	(%rax), %xmm3, %xmm4
+	vpsrld	0x10(%rbx), %xmm4, %xmm5
+	vpsrld	$0x4, %xmm6, %xmm7
+	vpsrld	%xmm0, %ymm1, %ymm2
+	vpsrld	(%rax), %ymm3, %ymm4
+	vpsrld	0x10(%rbx), %ymm4, %ymm5
+	vpsrld	$0x4, %ymm6, %ymm7
+
+	vpsrldq	$0x7, %xmm0, %xmm1
+	vpsrldq	$0x7, %ymm0, %ymm1
+
+	vpsrlq	%xmm0, %xmm1, %xmm2
+	vpsrlq	(%rax), %xmm3, %xmm4
+	vpsrlq	0x10(%rbx), %xmm4, %xmm5
+	vpsrlq	$0x4, %xmm6, %xmm7
+	vpsrlq	%xmm0, %ymm1, %ymm2
+	vpsrlq	(%rax), %ymm3, %ymm4
+	vpsrlq	0x10(%rbx), %ymm4, %ymm5
+	vpsrlq	$0x4, %ymm6, %ymm7
+
+	vpsrlw	%xmm0, %xmm1, %xmm2
+	vpsrlw	(%rax), %xmm3, %xmm4
+	vpsrlw	0x10(%rbx), %xmm4, %xmm5
+	vpsrlw	$0x4, %xmm6, %xmm7
+	vpsrlw	%xmm0, %ymm1, %ymm2
+	vpsrlw	(%rax), %ymm3, %ymm4
+	vpsrlw	0x10(%rbx), %ymm4, %ymm5
+	vpsrlw	$0x4, %ymm6, %ymm7
+
+	vpsubb	%xmm0, %xmm1, %xmm2
+	vpsubb	(%rax), %xmm3, %xmm4
+	vpsubb	0x42(%rcx), %xmm5, %xmm6
+	vpsubb	%ymm0, %ymm1, %ymm2
+	vpsubb	(%rbx), %ymm3, %ymm4
+	vpsubb	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubd	%xmm0, %xmm1, %xmm2
+	vpsubd	(%rax), %xmm3, %xmm4
+	vpsubd	0x42(%rcx), %xmm5, %xmm6
+	vpsubd	%ymm0, %ymm1, %ymm2
+	vpsubd	(%rbx), %ymm3, %ymm4
+	vpsubd	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubq	%xmm0, %xmm1, %xmm2
+	vpsubq	(%rax), %xmm3, %xmm4
+	vpsubq	0x42(%rcx), %xmm5, %xmm6
+	vpsubq	%ymm0, %ymm1, %ymm2
+	vpsubq	(%rbx), %ymm3, %ymm4
+	vpsubq	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubsb	%xmm0, %xmm1, %xmm2
+	vpsubsb	(%rax), %xmm3, %xmm4
+	vpsubsb	0x42(%rcx), %xmm5, %xmm6
+	vpsubsb	%ymm0, %ymm1, %ymm2
+	vpsubsb	(%rbx), %ymm3, %ymm4
+	vpsubsb	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubsw	%xmm0, %xmm1, %xmm2
+	vpsubsw	(%rax), %xmm3, %xmm4
+	vpsubsw	0x42(%rcx), %xmm5, %xmm6
+	vpsubsw	%ymm0, %ymm1, %ymm2
+	vpsubsw	(%rbx), %ymm3, %ymm4
+	vpsubsw	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubusb	%xmm0, %xmm1, %xmm2
+	vpsubusb	(%rax), %xmm3, %xmm4
+	vpsubusb	0x42(%rcx), %xmm5, %xmm6
+	vpsubusb	%ymm0, %ymm1, %ymm2
+	vpsubusb	(%rbx), %ymm3, %ymm4
+	vpsubusb	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubusw	%xmm0, %xmm1, %xmm2
+	vpsubusw	(%rax), %xmm3, %xmm4
+	vpsubusw	0x42(%rcx), %xmm5, %xmm6
+	vpsubusw	%ymm0, %ymm1, %ymm2
+	vpsubusw	(%rbx), %ymm3, %ymm4
+	vpsubusw	0x42(%rdx), %ymm5, %ymm6
+
+	vpsubw	%xmm0, %xmm1, %xmm2
+	vpsubw	(%rax), %xmm3, %xmm4
+	vpsubw	0x42(%rcx), %xmm5, %xmm6
+	vpsubw	%ymm0, %ymm1, %ymm2
+	vpsubw	(%rbx), %ymm3, %ymm4
+	vpsubw	0x42(%rdx), %ymm5, %ymm6
+
+	vptest	%xmm0, %xmm1
+	vptest	(%rsi), %xmm3
+	vptest	0x42(%rdi), %xmm3
+	vptest	%ymm7, %ymm6
+	vptest	(%rbp), %ymm4
+	vptest	0x42(%rsp), %ymm4
+
+	vpunpckhbw	%xmm0, %xmm1, %xmm2
+	vpunpckhbw	(%rax), %xmm3, %xmm4
+	vpunpckhbw	0x42(%rcx), %xmm5, %xmm6
+	vpunpckhbw	%ymm0, %ymm1, %ymm2
+	vpunpckhbw	(%rbx), %ymm3, %ymm4
+	vpunpckhbw	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpckhdq	%xmm0, %xmm1, %xmm2
+	vpunpckhdq	(%rax), %xmm3, %xmm4
+	vpunpckhdq	0x42(%rcx), %xmm5, %xmm6
+	vpunpckhdq	%ymm0, %ymm1, %ymm2
+	vpunpckhdq	(%rbx), %ymm3, %ymm4
+	vpunpckhdq	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpckhqdq	%xmm0, %xmm1, %xmm2
+	vpunpckhqdq	(%rax), %xmm3, %xmm4
+	vpunpckhqdq	0x42(%rcx), %xmm5, %xmm6
+	vpunpckhqdq	%ymm0, %ymm1, %ymm2
+	vpunpckhqdq	(%rbx), %ymm3, %ymm4
+	vpunpckhqdq	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpckhwd	%xmm0, %xmm1, %xmm2
+	vpunpckhwd	(%rax), %xmm3, %xmm4
+	vpunpckhwd	0x42(%rcx), %xmm5, %xmm6
+	vpunpckhwd	%ymm0, %ymm1, %ymm2
+	vpunpckhwd	(%rbx), %ymm3, %ymm4
+	vpunpckhwd	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpcklbw	%xmm0, %xmm1, %xmm2
+	vpunpcklbw	(%rax), %xmm3, %xmm4
+	vpunpcklbw	0x42(%rcx), %xmm5, %xmm6
+	vpunpcklbw	%ymm0, %ymm1, %ymm2
+	vpunpcklbw	(%rbx), %ymm3, %ymm4
+	vpunpcklbw	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpckldq	%xmm0, %xmm1, %xmm2
+	vpunpckldq	(%rax), %xmm3, %xmm4
+	vpunpckldq	0x42(%rcx), %xmm5, %xmm6
+	vpunpckldq	%ymm0, %ymm1, %ymm2
+	vpunpckldq	(%rbx), %ymm3, %ymm4
+	vpunpckldq	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpcklqdq	%xmm0, %xmm1, %xmm2
+	vpunpcklqdq	(%rax), %xmm3, %xmm4
+	vpunpcklqdq	0x42(%rcx), %xmm5, %xmm6
+	vpunpcklqdq	%ymm0, %ymm1, %ymm2
+	vpunpcklqdq	(%rbx), %ymm3, %ymm4
+	vpunpcklqdq	0x42(%rdx), %ymm5, %ymm6
+
+	vpunpcklwd	%xmm0, %xmm1, %xmm2
+	vpunpcklwd	(%rax), %xmm3, %xmm4
+	vpunpcklwd	0x42(%rcx), %xmm5, %xmm6
+	vpunpcklwd	%ymm0, %ymm1, %ymm2
+	vpunpcklwd	(%rbx), %ymm3, %ymm4
+	vpunpcklwd	0x42(%rdx), %ymm5, %ymm6
+
+	vpxor	%xmm0, %xmm1, %xmm2
+	vpxor	(%rax), %xmm3, %xmm4
+	vpxor	0x42(%rcx), %xmm5, %xmm6
+	vpxor	%ymm0, %ymm1, %ymm2
+	vpxor	(%rbx), %ymm3, %ymm4
+	vpxor	0x42(%rdx), %ymm5, %ymm6
+
+	vrcpps	%xmm0, %xmm1
+	vrcpps	(%rsi), %xmm3
+	vrcpps	0x42(%rdi), %xmm3
+	vrcpps	%ymm7, %ymm6
+	vrcpps	(%rbp), %ymm4
+	vrcpps	0x42(%rsp), %ymm4
+
+	vrcpss	%xmm0, %xmm1, %xmm2
+	vrcpss	(%rax), %xmm3, %xmm4
+	vrcpss	0x42(%rcx), %xmm5, %xmm6
+
+	vroundpd	$0x42, %xmm0, %xmm1
+	vroundpd	$0x23, 	(%rsi), %xmm3
+	vroundpd	$0x42, 0x42(%rdi), %xmm3
+	vroundpd	$0x42, %ymm0, %ymm1
+	vroundpd	$0x23, 	(%rsi), %ymm3
+	vroundpd	$0x42, 0x42(%rdi), %ymm3
+
+	vroundps	$0x42, %xmm0, %xmm1
+	vroundps	$0x23, 	(%rsi), %xmm3
+	vroundps	$0x42, 0x42(%rdi), %xmm3
+	vroundps	$0x42, %ymm0, %ymm1
+	vroundps	$0x23, 	(%rsi), %ymm3
+	vroundps	$0x42, 0x42(%rdi), %ymm3
+
+	vroundsd	$0x48, %xmm3, %xmm5, %xmm7
+	vroundsd	$0x48, (%rbx), %xmm2, %xmm4
+	vroundsd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vroundss	$0x48, %xmm3, %xmm5, %xmm7
+	vroundss	$0x48, (%rbx), %xmm2, %xmm4
+	vroundss	$0x48, 0x8(%rbx), %xmm1, %xmm6
+
+	vrsqrtps	%xmm0, %xmm1
+	vrsqrtps	(%rsi), %xmm3
+	vrsqrtps	0x42(%rdi), %xmm3
+	vrsqrtps	%ymm7, %ymm6
+	vrsqrtps	(%rbp), %ymm4
+	vrsqrtps	0x42(%rsp), %ymm4
+
+	vrsqrtss	%xmm0, %xmm1, %xmm2
+	vrsqrtss	(%rax), %xmm3, %xmm4
+	vrsqrtss	0x42(%rcx), %xmm5, %xmm6
+
+	vshufpd	$0x48, %xmm3, %xmm5, %xmm7
+	vshufpd	$0x48, (%rbx), %xmm2, %xmm4
+	vshufpd	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vshufpd	$0x48, %ymm3, %ymm5, %ymm7
+	vshufpd	$0x48, (%rbx), %ymm2, %ymm4
+	vshufpd	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vshufps	$0x48, %xmm3, %xmm5, %xmm7
+	vshufps	$0x48, (%rbx), %xmm2, %xmm4
+	vshufps	$0x48, 0x8(%rbx), %xmm1, %xmm6
+	vshufps	$0x48, %ymm3, %ymm5, %ymm7
+	vshufps	$0x48, (%rbx), %ymm2, %ymm4
+	vshufps	$0x48, 0x8(%rbx), %ymm1, %ymm6
+
+	vsqrtpd	%xmm0, %xmm1
+	vsqrtpd	(%rsi), %xmm3
+	vsqrtpd	0x42(%rdi), %xmm3
+	vsqrtpd	%ymm7, %ymm6
+	vsqrtpd	(%rbp), %ymm4
+	vsqrtpd	0x42(%rsp), %ymm4
+
+	vsqrtps	%xmm0, %xmm1
+	vsqrtps	(%rsi), %xmm3
+	vsqrtps	0x42(%rdi), %xmm3
+	vsqrtps	%ymm7, %ymm6
+	vsqrtps	(%rbp), %ymm4
+	vsqrtps	0x42(%rsp), %ymm4
+
+	vsqrtsd	%xmm0, %xmm1, %xmm2
+	vsqrtsd	(%rax), %xmm3, %xmm4
+	vsqrtsd	0x42(%rcx), %xmm5, %xmm6
+
+	vsqrtss	%xmm0, %xmm1, %xmm2
+	vsqrtss	(%rax), %xmm3, %xmm4
+	vsqrtss	0x42(%rcx), %xmm5, %xmm6
+
+	vstmxcsr	(%rdx)
+	vstmxcsr	0x8(%rdx)
+
+	vsubpd	%xmm0, %xmm1, %xmm2
+	vsubpd	(%rax), %xmm3, %xmm4
+	vsubpd	0x42(%rcx), %xmm5, %xmm6
+	vsubpd	%ymm0, %ymm1, %ymm2
+	vsubpd	(%rbx), %ymm3, %ymm4
+	vsubpd	0x42(%rdx), %ymm5, %ymm6
+
+	vsubps	%xmm0, %xmm1, %xmm2
+	vsubps	(%rax), %xmm3, %xmm4
+	vsubps	0x42(%rcx), %xmm5, %xmm6
+	vsubps	%ymm0, %ymm1, %ymm2
+	vsubps	(%rbx), %ymm3, %ymm4
+	vsubps	0x42(%rdx), %ymm5, %ymm6
+
+	vsubsd	%xmm0, %xmm1, %xmm2
+	vsubsd	(%rax), %xmm3, %xmm4
+	vsubsd	0x42(%rcx), %xmm5, %xmm6
+
+	vsubss	%xmm0, %xmm1, %xmm2
+	vsubss	(%rax), %xmm3, %xmm4
+	vsubss	0x42(%rcx), %xmm5, %xmm6
+
+	vtestpd	%xmm0, %xmm1
+	vtestpd	(%rsi), %xmm3
+	vtestpd	0x42(%rdi), %xmm3
+	vtestpd	%ymm7, %ymm6
+	vtestpd	(%rbp), %ymm4
+	vtestpd	0x42(%rsp), %ymm4
+
+	vtestps	%xmm0, %xmm1
+	vtestps	(%rsi), %xmm3
+	vtestps	0x42(%rdi), %xmm3
+	vtestps	%ymm7, %ymm6
+	vtestps	(%rbp), %ymm4
+	vtestps	0x42(%rsp), %ymm4
+
+	vucomisd	%xmm0, %xmm1
+	vucomisd	(%rsi), %xmm3
+	vucomisd	0x42(%rdi), %xmm3
+
+	vucomiss	%xmm0, %xmm1
+	vucomiss	(%rsi), %xmm3
+	vucomiss	0x42(%rdi), %xmm3
+
+	vunpckhpd	%xmm0, %xmm1, %xmm2
+	vunpckhpd	(%rax), %xmm3, %xmm4
+	vunpckhpd	0x42(%rcx), %xmm5, %xmm6
+	vunpckhpd	%ymm0, %ymm1, %ymm2
+	vunpckhpd	(%rbx), %ymm3, %ymm4
+	vunpckhpd	0x42(%rdx), %ymm5, %ymm6
+
+	vunpckhps	%xmm0, %xmm1, %xmm2
+	vunpckhps	(%rax), %xmm3, %xmm4
+	vunpckhps	0x42(%rcx), %xmm5, %xmm6
+	vunpckhps	%ymm0, %ymm1, %ymm2
+	vunpckhps	(%rbx), %ymm3, %ymm4
+	vunpckhps	0x42(%rdx), %ymm5, %ymm6
+
+	vunpcklpd	%xmm0, %xmm1, %xmm2
+	vunpcklpd	(%rax), %xmm3, %xmm4
+	vunpcklpd	0x42(%rcx), %xmm5, %xmm6
+	vunpcklpd	%ymm0, %ymm1, %ymm2
+	vunpcklpd	(%rbx), %ymm3, %ymm4
+	vunpcklpd	0x42(%rdx), %ymm5, %ymm6
+
+	vunpcklps	%xmm0, %xmm1, %xmm2
+	vunpcklps	(%rax), %xmm3, %xmm4
+	vunpcklps	0x42(%rcx), %xmm5, %xmm6
+	vunpcklps	%ymm0, %ymm1, %ymm2
+	vunpcklps	(%rbx), %ymm3, %ymm4
+	vunpcklps	0x42(%rdx), %ymm5, %ymm6
+
+	vxorpd	%xmm0, %xmm1, %xmm2
+	vxorpd	(%rax), %xmm3, %xmm4
+	vxorpd	0x42(%rcx), %xmm5, %xmm6
+	vxorpd	%ymm0, %ymm1, %ymm2
+	vxorpd	(%rbx), %ymm3, %ymm4
+	vxorpd	0x42(%rdx), %ymm5, %ymm6
+
+	vxorps	%xmm0, %xmm1, %xmm2
+	vxorps	(%rax), %xmm3, %xmm4
+	vxorps	0x42(%rcx), %xmm5, %xmm6
+	vxorps	%ymm0, %ymm1, %ymm2
+	vxorps	(%rbx), %ymm3, %ymm4
+	vxorps	0x42(%rdx), %ymm5, %ymm6
+
+	vzeroall
+
+	vzeroupper
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.f16c.out b/usr/src/test/util-tests/tests/dis/i386/64.f16c.out
new file mode 100644
index 0000000000..06492d86e5
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.f16c.out
@@ -0,0 +1,14 @@
+    libdis_test:      c4 e2 79 13 c8     vcvtph2ps %xmm0,%xmm1
+    libdis_test+0x5:  c4 e2 79 13 08     vcvtph2ps (%rax),%xmm1
+    libdis_test+0xa:  c4 e2 79 13 48 24  vcvtph2ps 0x24(%rax),%xmm1
+    libdis_test+0x10: c4 e2 7d 13 c8     vcvtph2ps %xmm0,%ymm1
+    libdis_test+0x15: c4 e2 7d 13 08     vcvtph2ps (%rax),%ymm1
+    libdis_test+0x1a: c4 e2 7d 13 48 24  vcvtph2ps 0x24(%rax),%ymm1
+    libdis_test+0x20: c4 e3 79 1d c1 10  vcvtps2ph $0x10,%xmm0,%xmm1
+    libdis_test+0x26: c4 e3 79 1d 1b 10  vcvtps2ph $0x10,%xmm3,(%rbx)
+    libdis_test+0x2c: c4 e3 79 1d 61 10  vcvtps2ph $0x10,%xmm4,0x10(%rcx)
+                      10 
+    libdis_test+0x33: c4 e3 7d 1d c1 10  vcvtps2ph $0x10,%ymm0,%xmm1
+    libdis_test+0x39: c4 e3 7d 1d 1b 10  vcvtps2ph $0x10,%ymm3,(%rbx)
+    libdis_test+0x3f: c4 e3 7d 1d 61 10  vcvtps2ph $0x10,%ymm4,0x10(%rcx)
+                      10 
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.f16c.s b/usr/src/test/util-tests/tests/dis/i386/64.f16c.s
new file mode 100644
index 0000000000..e1163e8411
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.f16c.s
@@ -0,0 +1,38 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test F16C related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	vcvtph2ps	%xmm0, %xmm1
+	vcvtph2ps	(%rax), %xmm1
+	vcvtph2ps	0x24(%rax), %xmm1
+	vcvtph2ps	%xmm0, %ymm1
+	vcvtph2ps	(%rax), %ymm1
+	vcvtph2ps	0x24(%rax), %ymm1
+
+	vcvtps2ph	$0x10, %xmm0, %xmm1
+	vcvtps2ph	$0x10, %xmm3, (%rbx)
+	vcvtps2ph	$0x10, %xmm4, 0x10(%rcx)
+	vcvtps2ph	$0x10, %ymm0, %xmm1
+	vcvtps2ph	$0x10, %ymm3, (%rbx)
+	vcvtps2ph	$0x10, %ymm4, 0x10(%rcx)
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.movbe.out b/usr/src/test/util-tests/tests/dis/i386/64.movbe.out
new file mode 100644
index 0000000000..7933b1468e
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.movbe.out
@@ -0,0 +1,6 @@
+    libdis_test:      66 0f 38 f1 03     movbew %ax,(%rbx)
+    libdis_test+0x5:  0f 38 f1 03        movbel %eax,(%rbx)
+    libdis_test+0x9:  48 0f 38 f1 03     movbeq %rax,(%rbx)
+    libdis_test+0xe:  66 0f 38 f0 18     movbew (%rax),%bx
+    libdis_test+0x13: 0f 38 f0 18        movbel (%rax),%ebx
+    libdis_test+0x17: 48 0f 38 f0 18     movbeq (%rax),%rbx
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.movbe.s b/usr/src/test/util-tests/tests/dis/i386/64.movbe.s
new file mode 100644
index 0000000000..717534c5e5
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.movbe.s
@@ -0,0 +1,31 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test MOVBE related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	movbew	%ax, (%rbx)
+	movbel	%eax, (%rbx)
+	movbeq	%rax, (%rbx)
+	movbew	(%rax), %bx
+	movbel	(%rax), %ebx
+	movbeq	(%rax), %rbx
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.out b/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.out
new file mode 100644
index 0000000000..6d4d164f8f
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.out
@@ -0,0 +1,20 @@
+    libdis_test:      66 0f 3a 44 c8 02  pclmulqdq $0x2,%xmm0,%xmm1
+    libdis_test+0x6:  66 0f 3a 44 10 02  pclmulqdq $0x2,(%rax),%xmm2
+    libdis_test+0xc:  66 0f 3a 44 5b 10  pclmulqdq $0x2,0x10(%rbx),%xmm3
+                      02 
+    libdis_test+0x13: 66 0f 3a 44 c8 00  pclmullqlqdq %xmm0,%xmm1
+    libdis_test+0x19: 66 0f 3a 44 10 00  pclmullqlqdq (%rax),%xmm2
+    libdis_test+0x1f: 66 0f 3a 44 53 04  pclmullqlqdq 0x4(%rbx),%xmm2
+                      00 
+    libdis_test+0x26: 66 0f 3a 44 c8 01  pclmulhqlqdq %xmm0,%xmm1
+    libdis_test+0x2c: 66 0f 3a 44 10 01  pclmulhqlqdq (%rax),%xmm2
+    libdis_test+0x32: 66 0f 3a 44 53 04  pclmulhqlqdq 0x4(%rbx),%xmm2
+                      01 
+    libdis_test+0x39: 66 0f 3a 44 c8 10  pclmullqhqdq %xmm0,%xmm1
+    libdis_test+0x3f: 66 0f 3a 44 10 10  pclmullqhqdq (%rax),%xmm2
+    libdis_test+0x45: 66 0f 3a 44 53 04  pclmullqhqdq 0x4(%rbx),%xmm2
+                      10 
+    libdis_test+0x4c: 66 0f 3a 44 c8 11  pclmulhqhqdq %xmm0,%xmm1
+    libdis_test+0x52: 66 0f 3a 44 10 11  pclmulhqhqdq (%rax),%xmm2
+    libdis_test+0x58: 66 0f 3a 44 53 04  pclmulhqhqdq 0x4(%rbx),%xmm2
+                      11 
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.s b/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.s
new file mode 100644
index 0000000000..65bf1c4476
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.pclmulqdq.s
@@ -0,0 +1,44 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test PCLMULQDQ related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	pclmulqdq	$0x2, %xmm0, %xmm1
+	pclmulqdq	$0x2, (%rax), %xmm2
+	pclmulqdq	$0x2, 0x10(%rbx), %xmm3
+
+	pclmullqlqdq	%xmm0, %xmm1
+	pclmullqlqdq	(%rax), %xmm2
+	pclmullqlqdq	0x4(%rbx), %xmm2
+
+	pclmulhqlqdq	%xmm0, %xmm1
+	pclmulhqlqdq	(%rax), %xmm2
+	pclmulhqlqdq	0x4(%rbx), %xmm2
+
+	pclmullqhqdq	%xmm0, %xmm1
+	pclmullqhqdq	(%rax), %xmm2
+	pclmullqhqdq	0x4(%rbx), %xmm2
+
+	pclmulhqhqdq	%xmm0, %xmm1
+	pclmulhqhqdq	(%rax), %xmm2
+	pclmulhqhqdq	0x4(%rbx), %xmm2
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.out b/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.out
new file mode 100644
index 0000000000..40189ebf84
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.out
@@ -0,0 +1,150 @@
+    libdis_test:       66 0f 3a 0d c8 42  blendpd $0x42,%xmm0,%xmm1
+    libdis_test+0x6:   66 0f 3a 0d 0b 42  blendpd $0x42,(%rbx),%xmm1
+    libdis_test+0xc:   66 0f 3a 0c c8 42  blendps $0x42,%xmm0,%xmm1
+    libdis_test+0x12:  66 0f 3a 0c 0b 42  blendps $0x42,(%rbx),%xmm1
+    libdis_test+0x18:  66 0f 38 15 d1     blendvpd %xmm1,%xmm2
+    libdis_test+0x1d:  66 0f 38 15 13     blendvpd (%rbx),%xmm2
+    libdis_test+0x22:  66 0f 38 15 53 42  blendvpd 0x42(%rbx),%xmm2
+    libdis_test+0x28:  66 0f 38 14 d1     blendvps %xmm1,%xmm2
+    libdis_test+0x2d:  66 0f 38 14 13     blendvps (%rbx),%xmm2
+    libdis_test+0x32:  66 0f 38 14 53 42  blendvps 0x42(%rbx),%xmm2
+    libdis_test+0x38:  66 0f 3a 41 c8 42  dppd   $0x42,%xmm0,%xmm1
+    libdis_test+0x3e:  66 0f 3a 41 0b 42  dppd   $0x42,(%rbx),%xmm1
+    libdis_test+0x44:  66 0f 3a 40 c8 42  dpps   $0x42,%xmm0,%xmm1
+    libdis_test+0x4a:  66 0f 3a 40 0b 42  dpps   $0x42,(%rbx),%xmm1
+    libdis_test+0x50:  66 0f 3a 17 f3 23  extractps $0x23,%xmm6,%ebx
+    libdis_test+0x56:  66 0f 3a 17 33 23  extractps $0x23,%xmm6,(%rbx)
+    libdis_test+0x5c:  66 0f 3a 21 d1 23  insertps $0x23,%xmm1,%xmm2
+    libdis_test+0x62:  66 0f 3a 21 13 23  insertps $0x23,(%rbx),%xmm2
+    libdis_test+0x68:  66 0f 3a 21 53 42  insertps $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x6f:  66 0f 38 2a 03     movntdqa (%rbx),%xmm0
+    libdis_test+0x74:  66 0f 3a 42 d1 23  mpsadbw $0x23,%xmm1,%xmm2
+    libdis_test+0x7a:  66 0f 3a 42 13 23  mpsadbw $0x23,(%rbx),%xmm2
+    libdis_test+0x80:  66 0f 3a 42 53 42  mpsadbw $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x87:  66 0f 38 2b d1     packusdw %xmm1,%xmm2
+    libdis_test+0x8c:  66 0f 38 2b 13     packusdw (%rbx),%xmm2
+    libdis_test+0x91:  66 0f 38 2b 53 42  packusdw 0x42(%rbx),%xmm2
+    libdis_test+0x97:  66 0f 38 10 d1     pblendvb %xmm1,%xmm2
+    libdis_test+0x9c:  66 0f 38 10 13     pblendvb (%rbx),%xmm2
+    libdis_test+0xa1:  66 0f 38 10 53 42  pblendvb 0x42(%rbx),%xmm2
+    libdis_test+0xa7:  66 0f 3a 0e d1 23  pblendw $0x23,%xmm1,%xmm2
+    libdis_test+0xad:  66 0f 3a 0e 13 23  pblendw $0x23,(%rbx),%xmm2
+    libdis_test+0xb3:  66 0f 3a 0e 53 42  pblendw $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0xba:  66 0f 38 29 d1     pcmpeqq %xmm1,%xmm2
+    libdis_test+0xbf:  66 0f 38 29 13     pcmpeqq (%rbx),%xmm2
+    libdis_test+0xc4:  66 0f 38 29 53 42  pcmpeqq 0x42(%rbx),%xmm2
+    libdis_test+0xca:  66 0f 3a 14 e2 23  pextrb $0x23,%xmm4,%edx
+    libdis_test+0xd0:  66 0f 3a 14 22 23  pextrb $0x23,%xmm4,(%rdx)
+    libdis_test+0xd6:  66 0f 3a 16 e2 23  pextrd $0x23,%xmm4,%edx
+    libdis_test+0xdc:  66 0f 3a 16 22 23  pextrd $0x23,%xmm4,(%rdx)
+    libdis_test+0xe2:  66 48 0f 3a 16 e2  pextrq $0x23,%xmm4,%rdx
+                       23 
+    libdis_test+0xe9:  66 48 0f 3a 16 22  pextrq $0x23,%xmm4,(%rdx)
+                       23 
+    libdis_test+0xf0:  66 0f c5 d4 23     pextrw $0x23,%xmm4,%edx
+    libdis_test+0xf5:  66 0f 3a 15 22 23  pextrw $0x23,%xmm4,(%rdx)
+    libdis_test+0xfb:  66 0f 38 41 d1     phminposuw %xmm1,%xmm2
+    libdis_test+0x100: 66 0f 38 41 13     phminposuw (%rbx),%xmm2
+    libdis_test+0x105: 66 0f 38 41 53 42  phminposuw 0x42(%rbx),%xmm2
+    libdis_test+0x10b: 66 0f 3a 20 d3 23  pinsrb $0x23,%ebx,%xmm2
+    libdis_test+0x111: 66 0f 3a 20 13 23  pinsrb $0x23,(%rbx),%xmm2
+    libdis_test+0x117: 66 0f 3a 20 53 42  pinsrb $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x11e: 66 0f 3a 22 d3 23  pinsrd $0x23,%ebx,%xmm2
+    libdis_test+0x124: 66 0f 3a 22 13 23  pinsrd $0x23,(%rbx),%xmm2
+    libdis_test+0x12a: 66 0f 3a 22 53 42  pinsrd $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x131: 66 48 0f 3a 22 d3  pinsrq $0x23,%rbx,%xmm2
+                       23 
+    libdis_test+0x138: 66 48 0f 3a 22 13  pinsrq $0x23,(%rbx),%xmm2
+                       23 
+    libdis_test+0x13f: 66 48 0f 3a 22 53  pinsrq $0x23,0x42(%rbx),%xmm2
+                       42 23 
+    libdis_test+0x147: 66 0f 38 3c d1     pmaxsb %xmm1,%xmm2
+    libdis_test+0x14c: 66 0f 38 3c 13     pmaxsb (%rbx),%xmm2
+    libdis_test+0x151: 66 0f 38 3c 53 42  pmaxsb 0x42(%rbx),%xmm2
+    libdis_test+0x157: 66 0f 38 3d d1     pmaxsd %xmm1,%xmm2
+    libdis_test+0x15c: 66 0f 38 3d 13     pmaxsd (%rbx),%xmm2
+    libdis_test+0x161: 66 0f 38 3d 53 42  pmaxsd 0x42(%rbx),%xmm2
+    libdis_test+0x167: 66 0f 38 3f d1     pmaxud %xmm1,%xmm2
+    libdis_test+0x16c: 66 0f 38 3f 13     pmaxud (%rbx),%xmm2
+    libdis_test+0x171: 66 0f 38 3f 53 42  pmaxud 0x42(%rbx),%xmm2
+    libdis_test+0x177: 66 0f 38 3e d1     pmaxuw %xmm1,%xmm2
+    libdis_test+0x17c: 66 0f 38 3e 13     pmaxuw (%rbx),%xmm2
+    libdis_test+0x181: 66 0f 38 3e 53 42  pmaxuw 0x42(%rbx),%xmm2
+    libdis_test+0x187: 66 0f 38 38 d1     pminsb %xmm1,%xmm2
+    libdis_test+0x18c: 66 0f 38 38 13     pminsb (%rbx),%xmm2
+    libdis_test+0x191: 66 0f 38 38 53 42  pminsb 0x42(%rbx),%xmm2
+    libdis_test+0x197: 66 0f 38 39 d1     pminsd %xmm1,%xmm2
+    libdis_test+0x19c: 66 0f 38 39 13     pminsd (%rbx),%xmm2
+    libdis_test+0x1a1: 66 0f 38 39 53 42  pminsd 0x42(%rbx),%xmm2
+    libdis_test+0x1a7: 66 0f 38 3b d1     pminud %xmm1,%xmm2
+    libdis_test+0x1ac: 66 0f 38 3b 13     pminud (%rbx),%xmm2
+    libdis_test+0x1b1: 66 0f 38 3b 53 42  pminud 0x42(%rbx),%xmm2
+    libdis_test+0x1b7: 66 0f 38 3a d1     pminuw %xmm1,%xmm2
+    libdis_test+0x1bc: 66 0f 38 3a 13     pminuw (%rbx),%xmm2
+    libdis_test+0x1c1: 66 0f 38 3a 53 42  pminuw 0x42(%rbx),%xmm2
+    libdis_test+0x1c7: 66 0f 38 21 d1     pmovsxbd %xmm1,%xmm2
+    libdis_test+0x1cc: 66 0f 38 21 13     pmovsxbd (%rbx),%xmm2
+    libdis_test+0x1d1: 66 0f 38 21 53 42  pmovsxbd 0x42(%rbx),%xmm2
+    libdis_test+0x1d7: 66 0f 38 22 d1     pmovsxbq %xmm1,%xmm2
+    libdis_test+0x1dc: 66 0f 38 22 13     pmovsxbq (%rbx),%xmm2
+    libdis_test+0x1e1: 66 0f 38 22 53 42  pmovsxbq 0x42(%rbx),%xmm2
+    libdis_test+0x1e7: 66 0f 38 20 d1     pmovsxbw %xmm1,%xmm2
+    libdis_test+0x1ec: 66 0f 38 20 13     pmovsxbw (%rbx),%xmm2
+    libdis_test+0x1f1: 66 0f 38 20 53 42  pmovsxbw 0x42(%rbx),%xmm2
+    libdis_test+0x1f7: 66 0f 38 25 d1     pmovsxdq %xmm1,%xmm2
+    libdis_test+0x1fc: 66 0f 38 25 13     pmovsxdq (%rbx),%xmm2
+    libdis_test+0x201: 66 0f 38 25 53 42  pmovsxdq 0x42(%rbx),%xmm2
+    libdis_test+0x207: 66 0f 38 23 d1     pmovsxwd %xmm1,%xmm2
+    libdis_test+0x20c: 66 0f 38 23 13     pmovsxwd (%rbx),%xmm2
+    libdis_test+0x211: 66 0f 38 23 53 42  pmovsxwd 0x42(%rbx),%xmm2
+    libdis_test+0x217: 66 0f 38 24 d1     pmovsxwq %xmm1,%xmm2
+    libdis_test+0x21c: 66 0f 38 24 13     pmovsxwq (%rbx),%xmm2
+    libdis_test+0x221: 66 0f 38 24 53 42  pmovsxwq 0x42(%rbx),%xmm2
+    libdis_test+0x227: 66 0f 38 31 d1     pmovzxbd %xmm1,%xmm2
+    libdis_test+0x22c: 66 0f 38 31 13     pmovzxbd (%rbx),%xmm2
+    libdis_test+0x231: 66 0f 38 31 53 42  pmovzxbd 0x42(%rbx),%xmm2
+    libdis_test+0x237: 66 0f 38 32 d1     pmovzxbq %xmm1,%xmm2
+    libdis_test+0x23c: 66 0f 38 32 13     pmovzxbq (%rbx),%xmm2
+    libdis_test+0x241: 66 0f 38 32 53 42  pmovzxbq 0x42(%rbx),%xmm2
+    libdis_test+0x247: 66 0f 38 30 d1     pmovzxbw %xmm1,%xmm2
+    libdis_test+0x24c: 66 0f 38 30 13     pmovzxbw (%rbx),%xmm2
+    libdis_test+0x251: 66 0f 38 30 53 42  pmovzxbw 0x42(%rbx),%xmm2
+    libdis_test+0x257: 66 0f 38 35 d1     pmovzxdq %xmm1,%xmm2
+    libdis_test+0x25c: 66 0f 38 35 13     pmovzxdq (%rbx),%xmm2
+    libdis_test+0x261: 66 0f 38 35 53 42  pmovzxdq 0x42(%rbx),%xmm2
+    libdis_test+0x267: 66 0f 38 33 d1     pmovzxwd %xmm1,%xmm2
+    libdis_test+0x26c: 66 0f 38 33 13     pmovzxwd (%rbx),%xmm2
+    libdis_test+0x271: 66 0f 38 33 53 42  pmovzxwd 0x42(%rbx),%xmm2
+    libdis_test+0x277: 66 0f 38 34 d1     pmovzxwq %xmm1,%xmm2
+    libdis_test+0x27c: 66 0f 38 34 13     pmovzxwq (%rbx),%xmm2
+    libdis_test+0x281: 66 0f 38 34 53 42  pmovzxwq 0x42(%rbx),%xmm2
+    libdis_test+0x287: 66 0f 38 28 d1     pmuldq %xmm1,%xmm2
+    libdis_test+0x28c: 66 0f 38 28 13     pmuldq (%rbx),%xmm2
+    libdis_test+0x291: 66 0f 38 28 53 42  pmuldq 0x42(%rbx),%xmm2
+    libdis_test+0x297: 66 0f 38 40 d1     pmulld %xmm1,%xmm2
+    libdis_test+0x29c: 66 0f 38 40 13     pmulld (%rbx),%xmm2
+    libdis_test+0x2a1: 66 0f 38 40 53 42  pmulld 0x42(%rbx),%xmm2
+    libdis_test+0x2a7: 66 0f 38 17 d1     ptest  %xmm1,%xmm2
+    libdis_test+0x2ac: 66 0f 38 17 13     ptest  (%rbx),%xmm2
+    libdis_test+0x2b1: 66 0f 38 17 53 42  ptest  0x42(%rbx),%xmm2
+    libdis_test+0x2b7: 66 0f 3a 09 d1 23  roundpd $0x23,%xmm1,%xmm2
+    libdis_test+0x2bd: 66 0f 3a 09 13 23  roundpd $0x23,(%rbx),%xmm2
+    libdis_test+0x2c3: 66 0f 3a 09 53 42  roundpd $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x2ca: 66 0f 3a 08 d1 23  roundps $0x23,%xmm1,%xmm2
+    libdis_test+0x2d0: 66 0f 3a 08 13 23  roundps $0x23,(%rbx),%xmm2
+    libdis_test+0x2d6: 66 0f 3a 08 53 42  roundps $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x2dd: 66 0f 3a 0b d1 23  roundsd $0x23,%xmm1,%xmm2
+    libdis_test+0x2e3: 66 0f 3a 0b 13 23  roundsd $0x23,(%rbx),%xmm2
+    libdis_test+0x2e9: 66 0f 3a 0b 53 42  roundsd $0x23,0x42(%rbx),%xmm2
+                       23 
+    libdis_test+0x2f0: 66 0f 3a 0a d1 23  roundss $0x23,%xmm1,%xmm2
+    libdis_test+0x2f6: 66 0f 3a 0a 13 23  roundss $0x23,(%rbx),%xmm2
+    libdis_test+0x2fc: 66 0f 3a 0a 53 42  roundss $0x23,0x42(%rbx),%xmm2
+                       23 
diff --git a/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.s b/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.s
new file mode 100644
index 0000000000..80d17b8c54
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/64.sse-4.1.s
@@ -0,0 +1,161 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test SSE 4.2 related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	blendpd		$0x42, %xmm0, %xmm1
+	blendpd		$0x42, (%rbx), %xmm1
+	blendps		$0x42, %xmm0, %xmm1
+	blendps		$0x42, (%rbx), %xmm1
+	blendvpd	%xmm1, %xmm2
+	blendvpd	(%rbx), %xmm2
+	blendvpd	0x42(%rbx), %xmm2
+	blendvps	%xmm1, %xmm2
+	blendvps	(%rbx), %xmm2
+	blendvps	0x42(%rbx), %xmm2
+	dppd		$0x42, %xmm0, %xmm1
+	dppd		$0x42, (%rbx), %xmm1
+	dpps		$0x42, %xmm0, %xmm1
+	dpps		$0x42, (%rbx), %xmm1
+	extractps	$0x23, %xmm6, %rbx
+	extractps	$0x23, %xmm6, (%rbx)
+	insertps	$0x23, %xmm1, %xmm2
+	insertps	$0x23, (%rbx), %xmm2
+	insertps	$0x23, 0x42(%rbx), %xmm2
+	movntdqa	(%rbx), %xmm0
+	mpsadbw		$0x23, %xmm1, %xmm2
+	mpsadbw		$0x23, (%rbx), %xmm2
+	mpsadbw		$0x23, 0x42(%rbx), %xmm2
+	packusdw	%xmm1, %xmm2
+	packusdw	(%rbx), %xmm2
+	packusdw	0x42(%rbx), %xmm2
+	pblendvb	%xmm1, %xmm2
+	pblendvb	(%rbx), %xmm2
+	pblendvb	0x42(%rbx), %xmm2
+	pblendw		$0x23, %xmm1, %xmm2
+	pblendw		$0x23, (%rbx), %xmm2
+	pblendw		$0x23, 0x42(%rbx), %xmm2
+	pcmpeqq		%xmm1, %xmm2
+	pcmpeqq		(%rbx), %xmm2
+	pcmpeqq		0x42(%rbx), %xmm2
+	pextrb		$0x23, %xmm4, %rdx
+	pextrb		$0x23, %xmm4, (%rdx)
+	pextrd		$0x23, %xmm4, %edx
+	pextrd		$0x23, %xmm4, (%rdx)
+	pextrq		$0x23, %xmm4, %rdx
+	pextrq		$0x23, %xmm4, (%rdx)
+	pextrw		$0x23, %xmm4, %rdx
+	pextrw		$0x23, %xmm4, (%rdx)
+	phminposuw	%xmm1, %xmm2
+	phminposuw	(%rbx), %xmm2
+	phminposuw	0x42(%rbx), %xmm2
+	pinsrb		$0x23, %rbx, %xmm2
+	pinsrb		$0x23, (%rbx), %xmm2
+	pinsrb		$0x23, 0x42(%rbx), %xmm2
+	pinsrd		$0x23, %ebx, %xmm2
+	pinsrd		$0x23, (%rbx), %xmm2
+	pinsrd		$0x23, 0x42(%rbx), %xmm2
+	pinsrq		$0x23, %rbx, %xmm2
+	pinsrq		$0x23, (%rbx), %xmm2
+	pinsrq		$0x23, 0x42(%rbx), %xmm2
+	pmaxsb		%xmm1, %xmm2
+	pmaxsb		(%rbx), %xmm2
+	pmaxsb		0x42(%rbx), %xmm2
+	pmaxsd		%xmm1, %xmm2
+	pmaxsd		(%rbx), %xmm2
+	pmaxsd		0x42(%rbx), %xmm2
+	pmaxud		%xmm1, %xmm2
+	pmaxud		(%rbx), %xmm2
+	pmaxud		0x42(%rbx), %xmm2
+	pmaxuw		%xmm1, %xmm2
+	pmaxuw		(%rbx), %xmm2
+	pmaxuw		0x42(%rbx), %xmm2
+	pminsb		%xmm1, %xmm2
+	pminsb		(%rbx), %xmm2
+	pminsb		0x42(%rbx), %xmm2
+	pminsd		%xmm1, %xmm2
+	pminsd		(%rbx), %xmm2
+	pminsd		0x42(%rbx), %xmm2
+	pminud		%xmm1, %xmm2
+	pminud		(%rbx), %xmm2
+	pminud		0x42(%rbx), %xmm2
+	pminuw		%xmm1, %xmm2
+	pminuw		(%rbx), %xmm2
+	pminuw		0x42(%rbx), %xmm2
+	pmovsxbd	%xmm1, %xmm2
+	pmovsxbd	(%rbx), %xmm2
+	pmovsxbd	0x42(%rbx), %xmm2
+	pmovsxbq	%xmm1, %xmm2
+	pmovsxbq	(%rbx), %xmm2
+	pmovsxbq	0x42(%rbx), %xmm2
+	pmovsxbw	%xmm1, %xmm2
+	pmovsxbw	(%rbx), %xmm2
+	pmovsxbw	0x42(%rbx), %xmm2
+	pmovsxdq	%xmm1, %xmm2
+	pmovsxdq	(%rbx), %xmm2
+	pmovsxdq	0x42(%rbx), %xmm2
+	pmovsxwd	%xmm1, %xmm2
+	pmovsxwd	(%rbx), %xmm2
+	pmovsxwd	0x42(%rbx), %xmm2
+	pmovsxwq	%xmm1, %xmm2
+	pmovsxwq	(%rbx), %xmm2
+	pmovsxwq	0x42(%rbx), %xmm2
+	pmovzxbd	%xmm1, %xmm2
+	pmovzxbd	(%rbx), %xmm2
+	pmovzxbd	0x42(%rbx), %xmm2
+	pmovzxbq	%xmm1, %xmm2
+	pmovzxbq	(%rbx), %xmm2
+	pmovzxbq	0x42(%rbx), %xmm2
+	pmovzxbw	%xmm1, %xmm2
+	pmovzxbw	(%rbx), %xmm2
+	pmovzxbw	0x42(%rbx), %xmm2
+	pmovzxdq	%xmm1, %xmm2
+	pmovzxdq	(%rbx), %xmm2
+	pmovzxdq	0x42(%rbx), %xmm2
+	pmovzxwd	%xmm1, %xmm2
+	pmovzxwd	(%rbx), %xmm2
+	pmovzxwd	0x42(%rbx), %xmm2
+	pmovzxwq	%xmm1, %xmm2
+	pmovzxwq	(%rbx), %xmm2
+	pmovzxwq	0x42(%rbx), %xmm2
+	pmuldq		%xmm1, %xmm2
+	pmuldq		(%rbx), %xmm2
+	pmuldq		0x42(%rbx), %xmm2
+	pmulld		%xmm1, %xmm2
+	pmulld		(%rbx), %xmm2
+	pmulld		0x42(%rbx), %xmm2
+	ptest		%xmm1, %xmm2
+	ptest		(%rbx), %xmm2
+	ptest		0x42(%rbx), %xmm2
+	roundpd		$0x23, %xmm1, %xmm2
+	roundpd		$0x23, (%rbx), %xmm2
+	roundpd		$0x23, 0x42(%rbx), %xmm2
+	roundps		$0x23, %xmm1, %xmm2
+	roundps		$0x23, (%rbx), %xmm2
+	roundps		$0x23, 0x42(%rbx), %xmm2
+	roundsd		$0x23, %xmm1, %xmm2
+	roundsd		$0x23, (%rbx), %xmm2
+	roundsd		$0x23, 0x42(%rbx), %xmm2
+	roundss		$0x23, %xmm1, %xmm2
+	roundss		$0x23, (%rbx), %xmm2
+	roundss		$0x23, 0x42(%rbx), %xmm2
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.out b/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.out
new file mode 100644
index 0000000000..f708700583
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.out
@@ -0,0 +1 @@
+    libdis_test:     0f a2              cpuid  
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.s b/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.s
new file mode 100644
index 0000000000..c0af97204a
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.cpuid.s
@@ -0,0 +1,26 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test cpuid related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	cpuid
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.fence.out b/usr/src/test/util-tests/tests/dis/i386/tst.fence.out
new file mode 100644
index 0000000000..7d73f98cb4
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.fence.out
@@ -0,0 +1,3 @@
+    libdis_test:     0f ae f0           mfence 
+    libdis_test+0x3: 0f ae e8           lfence 
+    libdis_test+0x6: 0f ae f8           sfence 
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.fence.s b/usr/src/test/util-tests/tests/dis/i386/tst.fence.s
new file mode 100644
index 0000000000..298f65d6de
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.fence.s
@@ -0,0 +1,29 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test fence related instructions (these nominally are part of SSE2, but broken
+ * out).
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	mfence
+	lfence
+	sfence
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.msr.out b/usr/src/test/util-tests/tests/dis/i386/tst.msr.out
new file mode 100644
index 0000000000..d8498208dd
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.msr.out
@@ -0,0 +1,2 @@
+    libdis_test:     0f 32              rdmsr  
+    libdis_test+0x2: 0f 30              wrmsr  
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.msr.s b/usr/src/test/util-tests/tests/dis/i386/tst.msr.s
new file mode 100644
index 0000000000..267f8e651b
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.msr.s
@@ -0,0 +1,27 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test MSR related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	rdmsr
+	wrmsr
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.sep.out b/usr/src/test/util-tests/tests/dis/i386/tst.sep.out
new file mode 100644
index 0000000000..e9b52a08ce
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.sep.out
@@ -0,0 +1,4 @@
+    libdis_test:     0f 34              sysenter 
+    libdis_test+0x2: 0f 35              sysexit 
+    libdis_test+0x4: 0f 05              syscall 
+    libdis_test+0x6: 0f 07              sysret 
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.sep.s b/usr/src/test/util-tests/tests/dis/i386/tst.sep.s
new file mode 100644
index 0000000000..0dc60966f7
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.sep.s
@@ -0,0 +1,29 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test SEP related instructions and the other syscall instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	sysenter
+	sysexit
+	syscall
+	sysret
+.size libdis_test, [.-libdis_test]
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.tsc.out b/usr/src/test/util-tests/tests/dis/i386/tst.tsc.out
new file mode 100644
index 0000000000..7e1d11f916
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.tsc.out
@@ -0,0 +1,2 @@
+    libdis_test:     0f 31              rdtsc  
+    libdis_test+0x2: 0f 01 f9           rdtscp 
diff --git a/usr/src/test/util-tests/tests/dis/i386/tst.tsc.s b/usr/src/test/util-tests/tests/dis/i386/tst.tsc.s
new file mode 100644
index 0000000000..da55a18bb5
--- /dev/null
+++ b/usr/src/test/util-tests/tests/dis/i386/tst.tsc.s
@@ -0,0 +1,27 @@
+/*
+ * This file and its contents are supplied under the terms of the
+ * Common Development and Distribution License ("CDDL"), version 1.0.
+ * You may only use this file in accordance with the terms of version
+ * 1.0 of the CDDL.
+ *
+ * A full copy of the text of the CDDL should have accompanied this
+ * source.  A copy of the CDDL is also available via the Internet at
+ * http://www.illumos.org/license/CDDL.
+ */
+
+/*
+ * Copyright 2016 Joyent, Inc.
+ */
+
+/*
+ * Test TSC related instructions
+ */
+
+.text
+.align 16
+.globl libdis_test
+.type libdis_test, @function
+libdis_test:
+	rdtsc
+	rdtscp
+.size libdis_test, [.-libdis_test]
-- 
2.21.0

