-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a_crc24a_Pipeline_VITIS_LOOP_53_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mux_case_01759_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_15211762_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_15351765_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_15491768_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_15631771_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_15771774_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_i_66181777_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_85171783_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_96101786_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_106111789_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_116121792_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_147111801_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_158061804_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_178081810_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_189031813_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_2110021822_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_2210971825_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_9_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_10_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_11_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_2814871843_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_12_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    lhs_V_13_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    mux_case_3146316811852_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    startIdx_out : OUT STD_LOGIC_VECTOR (4 downto 0);
    startIdx_out_ap_vld : OUT STD_LOGIC;
    icmp_ln53_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln53_out_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of crc24a_crc24a_Pipeline_VITIS_LOOP_53_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_fu_354_p34 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_phi_mux_UnifiedRetVal_phi_fu_321_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal startIdx_fu_106 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_fu_348_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_startIdx_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln53_fu_337_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_mux_325_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (0 downto 0);
        din17 : IN STD_LOGIC_VECTOR (0 downto 0);
        din18 : IN STD_LOGIC_VECTOR (0 downto 0);
        din19 : IN STD_LOGIC_VECTOR (0 downto 0);
        din20 : IN STD_LOGIC_VECTOR (0 downto 0);
        din21 : IN STD_LOGIC_VECTOR (0 downto 0);
        din22 : IN STD_LOGIC_VECTOR (0 downto 0);
        din23 : IN STD_LOGIC_VECTOR (0 downto 0);
        din24 : IN STD_LOGIC_VECTOR (0 downto 0);
        din25 : IN STD_LOGIC_VECTOR (0 downto 0);
        din26 : IN STD_LOGIC_VECTOR (0 downto 0);
        din27 : IN STD_LOGIC_VECTOR (0 downto 0);
        din28 : IN STD_LOGIC_VECTOR (0 downto 0);
        din29 : IN STD_LOGIC_VECTOR (0 downto 0);
        din30 : IN STD_LOGIC_VECTOR (0 downto 0);
        din31 : IN STD_LOGIC_VECTOR (0 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_325_1_1_1_U100 : component crc24a_mux_325_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 1,
        din17_WIDTH => 1,
        din18_WIDTH => 1,
        din19_WIDTH => 1,
        din20_WIDTH => 1,
        din21_WIDTH => 1,
        din22_WIDTH => 1,
        din23_WIDTH => 1,
        din24_WIDTH => 1,
        din25_WIDTH => 1,
        din26_WIDTH => 1,
        din27_WIDTH => 1,
        din28_WIDTH => 1,
        din29_WIDTH => 1,
        din30_WIDTH => 1,
        din31_WIDTH => 1,
        din32_WIDTH => 5,
        dout_WIDTH => 1)
    port map (
        din0 => mux_case_01759_reload,
        din1 => conv3_i_15211762_reload,
        din2 => conv3_i_15351765_reload,
        din3 => conv3_i_15491768_reload,
        din4 => conv3_i_15631771_reload,
        din5 => conv3_i_15771774_reload,
        din6 => conv3_i_66181777_reload,
        din7 => lhs_V_1_reload,
        din8 => mux_case_85171783_reload,
        din9 => mux_case_96101786_reload,
        din10 => mux_case_106111789_reload,
        din11 => mux_case_116121792_reload,
        din12 => lhs_V_2_reload,
        din13 => lhs_V_3_reload,
        din14 => mux_case_147111801_reload,
        din15 => mux_case_158061804_reload,
        din16 => lhs_V_4_reload,
        din17 => mux_case_178081810_reload,
        din18 => mux_case_189031813_reload,
        din19 => lhs_V_5_reload,
        din20 => lhs_V_6_reload,
        din21 => mux_case_2110021822_reload,
        din22 => mux_case_2210971825_reload,
        din23 => lhs_V_7_reload,
        din24 => lhs_V_8_reload,
        din25 => lhs_V_9_reload,
        din26 => lhs_V_10_reload,
        din27 => lhs_V_11_reload,
        din28 => mux_case_2814871843_reload,
        din29 => lhs_V_12_reload,
        din30 => lhs_V_13_reload,
        din31 => mux_case_3146316811852_reload,
        din32 => trunc_ln53_fu_337_p1,
        dout => tmp_fu_354_p34);

    flow_control_loop_pipe_sequential_init_U : component crc24a_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1) and ((icmp_ln53_fu_342_p2 = ap_const_lv1_1) or (tmp_fu_354_p34 = ap_const_lv1_1)))) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_321_p4;
                end if; 
            end if;
        end if;
    end process;


    startIdx_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                if (((icmp_ln53_fu_342_p2 = ap_const_lv1_0) and (tmp_fu_354_p34 = ap_const_lv1_0))) then 
                    startIdx_fu_106 <= add_ln55_fu_348_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    startIdx_fu_106 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln55_fu_348_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_startIdx_1) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1) and ((icmp_ln53_fu_342_p2 = ap_const_lv1_1) or (tmp_fu_354_p34 = ap_const_lv1_1)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_UnifiedRetVal_phi_fu_321_p4_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if (((icmp_ln53_fu_342_p2 = ap_const_lv1_0) and (tmp_fu_354_p34 = ap_const_lv1_1))) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_321_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln53_fu_342_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_321_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_UnifiedRetVal_phi_fu_321_p4 <= "X";
            end if;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_321_p4 <= "X";
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2, ap_phi_mux_UnifiedRetVal_phi_fu_321_p4, ap_return_preg, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1) and ((icmp_ln53_fu_342_p2 = ap_const_lv1_1) or (tmp_fu_354_p34 = ap_const_lv1_1)))) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_321_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_allocacmp_startIdx_1_assign_proc : process(ap_CS_fsm_state1, startIdx_fu_106, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_startIdx_1 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_startIdx_1 <= startIdx_fu_106;
        end if; 
    end process;

    icmp_ln53_fu_342_p2 <= "1" when (ap_sig_allocacmp_startIdx_1 = ap_const_lv6_20) else "0";

    icmp_ln53_out_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
            if ((icmp_ln53_fu_342_p2 = ap_const_lv1_1)) then 
                icmp_ln53_out <= ap_const_lv1_1;
            elsif (((icmp_ln53_fu_342_p2 = ap_const_lv1_0) and (tmp_fu_354_p34 = ap_const_lv1_1))) then 
                icmp_ln53_out <= ap_const_lv1_0;
            else 
                icmp_ln53_out <= "X";
            end if;
        else 
            icmp_ln53_out <= "X";
        end if; 
    end process;


    icmp_ln53_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2, ap_start_int)
    begin
        if ((((icmp_ln53_fu_342_p2 = ap_const_lv1_0) and (tmp_fu_354_p34 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1)) or ((icmp_ln53_fu_342_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1)))) then 
            icmp_ln53_out_ap_vld <= ap_const_logic_1;
        else 
            icmp_ln53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    startIdx_out <= trunc_ln53_fu_337_p1;

    startIdx_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, tmp_fu_354_p34, icmp_ln53_fu_342_p2, ap_start_int)
    begin
        if ((((icmp_ln53_fu_342_p2 = ap_const_lv1_0) and (tmp_fu_354_p34 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1)) or ((icmp_ln53_fu_342_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1)))) then 
            startIdx_out_ap_vld <= ap_const_logic_1;
        else 
            startIdx_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln53_fu_337_p1 <= ap_sig_allocacmp_startIdx_1(5 - 1 downto 0);
end behav;
