Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b67e97843bf4726afa244ad4a711332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <seletor> does not exist in entity <main>.  Please compare the definition of block <main> to its component declaration and its instantion to detect the mismatch. [C:/Users/Caetano/Desktop/PED1/Semana 10/Trabalho_4_Grupo_12/Semana10_Trabalho4.srcs/sim_1/new/main_tb.vhd:12]
ERROR: [VRFC 10-664] expression has 7 elements ; expected 8 [C:/Users/Caetano/Desktop/PED1/Semana 10/Trabalho_4_Grupo_12/Semana10_Trabalho4.srcs/sim_1/new/main_tb.vhd:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_tb in library work failed.
