[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 171
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetInterf/dut.v
n<> u<170> t<Top_level_rule> c<1> l<2:1> el<17:1>
  n<> u<1> t<Null_rule> p<170> s<169> l<2:1> el<2:1>
  n<> u<169> t<Source_text> p<170> c<61> l<2:1> el<16:10>
    n<> u<61> t<Description> p<169> c<60> s<85> l<2:1> el<5:10>
      n<> u<60> t<Module_declaration> p<61> c<21> l<2:1> el<5:10>
        n<> u<21> t<Module_ansi_header> p<60> c<2> s<45> l<2:1> el<2:41>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<STRING_CONST> p<21> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<21> s<20> l<2:12> el<2:12>
          n<> u<20> t<Port_declaration_list> p<21> c<11> l<2:12> el<2:40>
            n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<2:13> el<2:25>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<2:13> el<2:23>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<2:13> el<2:18>
                n<> u<8> t<Net_port_type> p<9> c<6> l<2:19> el<2:23>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<2:19> el<2:23>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<2:24> el<2:24>
              n<i> u<10> t<STRING_CONST> p<11> l<2:24> el<2:25>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<2:27> el<2:39>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<2:27> el<2:37>
                n<> u<12> t<PortDir_Out> p<17> s<16> l<2:27> el<2:33>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:34> el<2:37>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:34> el<2:37>
                    n<> u<14> t<Data_type> p<15> c<13> l<2:34> el<2:37>
                      n<> u<13> t<IntVec_TypeReg> p<14> l<2:34> el<2:37>
              n<o> u<18> t<STRING_CONST> p<19> l<2:38> el<2:39>
        n<> u<45> t<Non_port_module_item> p<60> c<44> s<58> l<3:3> el<3:41>
          n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:3> el<3:41>
            n<> u<43> t<Module_instantiation> p<44> c<22> l<3:3> el<3:41>
              n<ConnectTB> u<22> t<STRING_CONST> p<43> s<42> l<3:3> el<3:12>
              n<> u<42> t<Hierarchical_instance> p<43> c<24> l<3:13> el<3:40>
                n<> u<24> t<Name_of_instance> p<42> c<23> s<41> l<3:13> el<3:19>
                  n<conntb> u<23> t<STRING_CONST> p<24> l<3:13> el<3:19>
                n<> u<41> t<Port_connection_list> p<42> c<32> l<3:20> el<3:39>
                  n<> u<32> t<Named_port_connection> p<41> c<25> s<40> l<3:20> el<3:29>
                    n<con_i> u<25> t<STRING_CONST> p<32> s<30> l<3:21> el<3:26>
                    n<> u<30> t<OPEN_PARENS> p<32> s<29> l<3:26> el<3:27>
                    n<> u<29> t<Expression> p<32> c<28> s<31> l<3:27> el<3:28>
                      n<> u<28> t<Primary> p<29> c<27> l<3:27> el<3:28>
                        n<> u<27> t<Primary_literal> p<28> c<26> l<3:27> el<3:28>
                          n<i> u<26> t<STRING_CONST> p<27> l<3:27> el<3:28>
                    n<> u<31> t<CLOSE_PARENS> p<32> l<3:28> el<3:29>
                  n<> u<40> t<Named_port_connection> p<41> c<33> l<3:30> el<3:39>
                    n<con_o> u<33> t<STRING_CONST> p<40> s<38> l<3:31> el<3:36>
                    n<> u<38> t<OPEN_PARENS> p<40> s<37> l<3:36> el<3:37>
                    n<> u<37> t<Expression> p<40> c<36> s<39> l<3:37> el<3:38>
                      n<> u<36> t<Primary> p<37> c<35> l<3:37> el<3:38>
                        n<> u<35> t<Primary_literal> p<36> c<34> l<3:37> el<3:38>
                          n<o> u<34> t<STRING_CONST> p<35> l<3:37> el<3:38>
                    n<> u<39> t<CLOSE_PARENS> p<40> l<3:38> el<3:39>
        n<> u<58> t<Non_port_module_item> p<60> c<57> s<59> l<4:3> el<4:26>
          n<> u<57> t<Module_or_generate_item> p<58> c<56> l<4:3> el<4:26>
            n<> u<56> t<Module_instantiation> p<57> c<46> l<4:3> el<4:26>
              n<middle> u<46> t<STRING_CONST> p<56> s<55> l<4:3> el<4:9>
              n<> u<55> t<Hierarchical_instance> p<56> c<48> l<4:10> el<4:25>
                n<> u<48> t<Name_of_instance> p<55> c<47> s<54> l<4:10> el<4:17>
                  n<middle1> u<47> t<STRING_CONST> p<48> l<4:10> el<4:17>
                n<> u<54> t<Port_connection_list> p<55> c<53> l<4:18> el<4:24>
                  n<> u<53> t<Ordered_port_connection> p<54> c<52> l<4:18> el<4:24>
                    n<> u<52> t<Expression> p<53> c<51> l<4:18> el<4:24>
                      n<> u<51> t<Primary> p<52> c<50> l<4:18> el<4:24>
                        n<> u<50> t<Primary_literal> p<51> c<49> l<4:18> el<4:24>
                          n<conntb> u<49> t<STRING_CONST> p<50> l<4:18> el<4:24>
        n<> u<59> t<ENDMODULE> p<60> l<5:1> el<5:10>
    n<> u<85> t<Description> p<169> c<84> s<130> l<7:1> el<8:13>
      n<> u<84> t<Interface_declaration> p<85> c<82> l<7:1> el<8:13>
        n<> u<82> t<Interface_ansi_header> p<84> c<62> s<83> l<7:1> el<7:59>
          n<> u<62> t<INTERFACE> p<82> s<64> l<7:1> el<7:10>
          n<ConnectTB> u<64> t<Interface_identifier> p<82> c<63> s<65> l<7:11> el<7:20>
            n<ConnectTB> u<63> t<STRING_CONST> p<64> l<7:11> el<7:20>
          n<> u<65> t<Package_import_declaration_list> p<82> s<81> l<7:21> el<7:21>
          n<> u<81> t<Port_declaration_list> p<82> c<72> l<7:21> el<7:57>
            n<> u<72> t<Ansi_port_declaration> p<81> c<70> s<80> l<7:22> el<7:38>
              n<> u<70> t<Net_port_header> p<72> c<66> s<71> l<7:22> el<7:32>
                n<> u<66> t<PortDir_Inp> p<70> s<69> l<7:22> el<7:27>
                n<> u<69> t<Net_port_type> p<70> c<67> l<7:28> el<7:32>
                  n<> u<67> t<NetType_Wire> p<69> s<68> l<7:28> el<7:32>
                  n<> u<68> t<Data_type_or_implicit> p<69> l<7:33> el<7:33>
              n<con_i> u<71> t<STRING_CONST> p<72> l<7:33> el<7:38>
            n<> u<80> t<Ansi_port_declaration> p<81> c<78> l<7:40> el<7:56>
              n<> u<78> t<Net_port_header> p<80> c<73> s<79> l<7:40> el<7:50>
                n<> u<73> t<PortDir_Out> p<78> s<77> l<7:40> el<7:46>
                n<> u<77> t<Net_port_type> p<78> c<76> l<7:47> el<7:50>
                  n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<7:47> el<7:50>
                    n<> u<75> t<Data_type> p<76> c<74> l<7:47> el<7:50>
                      n<> u<74> t<IntVec_TypeReg> p<75> l<7:47> el<7:50>
              n<con_o> u<79> t<STRING_CONST> p<80> l<7:51> el<7:56>
        n<> u<83> t<ENDINTERFACE> p<84> l<8:1> el<8:13>
    n<> u<130> t<Description> p<169> c<129> s<168> l<10:1> el<12:10>
      n<> u<129> t<Module_declaration> p<130> c<97> l<10:1> el<12:10>
        n<> u<97> t<Module_ansi_header> p<129> c<86> s<127> l<10:1> el<10:32>
          n<module> u<86> t<Module_keyword> p<97> s<87> l<10:1> el<10:7>
          n<middle> u<87> t<STRING_CONST> p<97> s<88> l<10:8> el<10:14>
          n<> u<88> t<Package_import_declaration_list> p<97> s<96> l<10:15> el<10:15>
          n<> u<96> t<Port_declaration_list> p<97> c<95> l<10:15> el<10:31>
            n<> u<95> t<Ansi_port_declaration> p<96> c<93> l<10:16> el<10:30>
              n<> u<93> t<Net_port_header> p<95> c<92> s<94> l<10:16> el<10:25>
                n<> u<92> t<Net_port_type> p<93> c<91> l<10:16> el<10:25>
                  n<> u<91> t<Data_type_or_implicit> p<92> c<90> l<10:16> el<10:25>
                    n<ConnectTB> u<90> t<Data_type> p<91> c<89> l<10:16> el<10:25>
                      n<ConnectTB> u<89> t<STRING_CONST> p<90> l<10:16> el<10:25>
              n<conn> u<94> t<STRING_CONST> p<95> l<10:26> el<10:30>
        n<> u<127> t<Non_port_module_item> p<129> c<126> s<128> l<11:3> el<11:47>
          n<> u<126> t<Module_or_generate_item> p<127> c<125> l<11:3> el<11:47>
            n<> u<125> t<Module_instantiation> p<126> c<98> l<11:3> el<11:47>
              n<SUB> u<98> t<STRING_CONST> p<125> s<124> l<11:3> el<11:6>
              n<> u<124> t<Hierarchical_instance> p<125> c<100> l<11:7> el<11:46>
                n<> u<100> t<Name_of_instance> p<124> c<99> s<123> l<11:7> el<11:11>
                  n<sub1> u<99> t<STRING_CONST> p<100> l<11:7> el<11:11>
                n<> u<123> t<Port_connection_list> p<124> c<111> l<11:12> el<11:45>
                  n<> u<111> t<Named_port_connection> p<123> c<101> s<122> l<11:12> el<11:28>
                    n<inp> u<101> t<STRING_CONST> p<111> s<109> l<11:13> el<11:16>
                    n<> u<109> t<OPEN_PARENS> p<111> s<108> l<11:16> el<11:17>
                    n<> u<108> t<Expression> p<111> c<107> s<110> l<11:17> el<11:27>
                      n<> u<107> t<Primary> p<108> c<106> l<11:17> el<11:27>
                        n<> u<106> t<Complex_func_call> p<107> c<102> l<11:17> el<11:27>
                          n<conn> u<102> t<STRING_CONST> p<106> s<103> l<11:17> el<11:21>
                          n<con_i> u<103> t<STRING_CONST> p<106> s<105> l<11:22> el<11:27>
                          n<> u<105> t<Select> p<106> c<104> l<11:27> el<11:27>
                            n<> u<104> t<Bit_select> p<105> l<11:27> el<11:27>
                    n<> u<110> t<CLOSE_PARENS> p<111> l<11:27> el<11:28>
                  n<> u<122> t<Named_port_connection> p<123> c<112> l<11:29> el<11:45>
                    n<out> u<112> t<STRING_CONST> p<122> s<120> l<11:30> el<11:33>
                    n<> u<120> t<OPEN_PARENS> p<122> s<119> l<11:33> el<11:34>
                    n<> u<119> t<Expression> p<122> c<118> s<121> l<11:34> el<11:44>
                      n<> u<118> t<Primary> p<119> c<117> l<11:34> el<11:44>
                        n<> u<117> t<Complex_func_call> p<118> c<113> l<11:34> el<11:44>
                          n<conn> u<113> t<STRING_CONST> p<117> s<114> l<11:34> el<11:38>
                          n<con_o> u<114> t<STRING_CONST> p<117> s<116> l<11:39> el<11:44>
                          n<> u<116> t<Select> p<117> c<115> l<11:44> el<11:44>
                            n<> u<115> t<Bit_select> p<116> l<11:44> el<11:44>
                    n<> u<121> t<CLOSE_PARENS> p<122> l<11:44> el<11:45>
        n<> u<128> t<ENDMODULE> p<129> l<12:1> el<12:10>
    n<> u<168> t<Description> p<169> c<167> l<14:1> el<16:10>
      n<> u<167> t<Module_declaration> p<168> c<150> l<14:1> el<16:10>
        n<> u<150> t<Module_ansi_header> p<167> c<131> s<165> l<14:1> el<14:45>
          n<module> u<131> t<Module_keyword> p<150> s<132> l<14:1> el<14:7>
          n<SUB> u<132> t<STRING_CONST> p<150> s<133> l<14:8> el<14:11>
          n<> u<133> t<Package_import_declaration_list> p<150> s<149> l<14:12> el<14:12>
          n<> u<149> t<Port_declaration_list> p<150> c<140> l<14:12> el<14:44>
            n<> u<140> t<Ansi_port_declaration> p<149> c<138> s<148> l<14:13> el<14:27>
              n<> u<138> t<Net_port_header> p<140> c<134> s<139> l<14:13> el<14:23>
                n<> u<134> t<PortDir_Inp> p<138> s<137> l<14:13> el<14:18>
                n<> u<137> t<Net_port_type> p<138> c<135> l<14:19> el<14:23>
                  n<> u<135> t<NetType_Wire> p<137> s<136> l<14:19> el<14:23>
                  n<> u<136> t<Data_type_or_implicit> p<137> l<14:24> el<14:24>
              n<inp> u<139> t<STRING_CONST> p<140> l<14:24> el<14:27>
            n<> u<148> t<Ansi_port_declaration> p<149> c<146> l<14:29> el<14:43>
              n<> u<146> t<Net_port_header> p<148> c<141> s<147> l<14:29> el<14:39>
                n<> u<141> t<PortDir_Out> p<146> s<145> l<14:29> el<14:35>
                n<> u<145> t<Net_port_type> p<146> c<144> l<14:36> el<14:39>
                  n<> u<144> t<Data_type_or_implicit> p<145> c<143> l<14:36> el<14:39>
                    n<> u<143> t<Data_type> p<144> c<142> l<14:36> el<14:39>
                      n<> u<142> t<IntVec_TypeReg> p<143> l<14:36> el<14:39>
              n<out> u<147> t<STRING_CONST> p<148> l<14:40> el<14:43>
        n<> u<165> t<Non_port_module_item> p<167> c<164> s<166> l<15:3> el<15:20>
          n<> u<164> t<Module_or_generate_item> p<165> c<163> l<15:3> el<15:20>
            n<> u<163> t<Module_common_item> p<164> c<162> l<15:3> el<15:20>
              n<> u<162> t<Continuous_assign> p<163> c<161> l<15:3> el<15:20>
                n<> u<161> t<Net_assignment_list> p<162> c<160> l<15:10> el<15:19>
                  n<> u<160> t<Net_assignment> p<161> c<155> l<15:10> el<15:19>
                    n<> u<155> t<Net_lvalue> p<160> c<152> s<159> l<15:10> el<15:13>
                      n<> u<152> t<Ps_or_hierarchical_identifier> p<155> c<151> s<154> l<15:10> el<15:13>
                        n<out> u<151> t<STRING_CONST> p<152> l<15:10> el<15:13>
                      n<> u<154> t<Constant_select> p<155> c<153> l<15:14> el<15:14>
                        n<> u<153> t<Constant_bit_select> p<154> l<15:14> el<15:14>
                    n<> u<159> t<Expression> p<160> c<158> l<15:16> el<15:19>
                      n<> u<158> t<Primary> p<159> c<157> l<15:16> el<15:19>
                        n<> u<157> t<Primary_literal> p<158> c<156> l<15:16> el<15:19>
                          n<inp> u<156> t<STRING_CONST> p<157> l<15:16> el<15:19>
        n<> u<166> t<ENDMODULE> p<167> l<16:1> el<16:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 335
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetInterf/tb.v
n<> u<334> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<334> s<333> l<1:1>
  n<> u<333> t<Source_text> p<334> c<240> l<1:1> el<19:10>
    n<> u<240> t<Description> p<333> c<239> s<332> l<1:1> el<12:11>
      n<> u<239> t<Program_declaration> p<240> c<21> l<1:1> el<12:11>
        n<> u<21> t<Program_ansi_header> p<239> c<2> s<237> l<1:1> el<1:57>
          n<> u<2> t<PROGRAM> p<21> s<3> l<1:1> el<1:8>
          n<TESTBENCH> u<3> t<STRING_CONST> p<21> s<4> l<1:9> el<1:18>
          n<> u<4> t<Package_import_declaration_list> p<21> s<20> l<1:18> el<1:18>
          n<> u<20> t<Port_declaration_list> p<21> c<11> l<1:18> el<1:56>
            n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<1:19> el<1:37>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<1:19> el<1:29>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<1:19> el<1:24>
                n<> u<8> t<Net_port_type> p<9> c<6> l<1:25> el<1:29>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<1:25> el<1:29>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<1:30> el<1:30>
              n<observe> u<10> t<STRING_CONST> p<11> l<1:30> el<1:37>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<1:39> el<1:55>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<1:39> el<1:49>
                n<> u<12> t<PortDir_Out> p<17> s<16> l<1:39> el<1:45>
                n<> u<16> t<Net_port_type> p<17> c<15> l<1:46> el<1:49>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<1:46> el<1:49>
                    n<> u<14> t<Data_type> p<15> c<13> l<1:46> el<1:49>
                      n<> u<13> t<IntVec_TypeReg> p<14> l<1:46> el<1:49>
              n<drive> u<18> t<STRING_CONST> p<19> l<1:50> el<1:55>
        n<> u<237> t<Non_port_program_item> p<239> c<236> s<238> l<2:3> el<11:6>
          n<> u<236> t<Initial_construct> p<237> c<235> l<2:3> el<11:6>
            n<> u<235> t<Statement_or_null> p<236> c<234> l<2:11> el<11:6>
              n<> u<234> t<Statement> p<235> c<233> l<2:11> el<11:6>
                n<> u<233> t<Statement_item> p<234> c<232> l<2:11> el<11:6>
                  n<> u<232> t<Seq_block> p<233> c<33> l<2:11> el<11:6>
                    n<> u<33> t<Statement_or_null> p<232> c<32> s<42> l<3:5> el<3:27>
                      n<> u<32> t<Statement> p<33> c<31> l<3:5> el<3:27>
                        n<> u<31> t<Statement_item> p<32> c<30> l<3:5> el<3:27>
                          n<> u<30> t<Subroutine_call_statement> p<31> c<29> l<3:5> el<3:27>
                            n<> u<29> t<Subroutine_call> p<30> c<22> l<3:5> el<3:26>
                              n<> u<22> t<Dollar_keyword> p<29> s<23> l<3:5> el<3:6>
                              n<dumpfile> u<23> t<STRING_CONST> p<29> s<28> l<3:6> el<3:14>
                              n<> u<28> t<Argument_list> p<29> c<27> l<3:15> el<3:25>
                                n<> u<27> t<Expression> p<28> c<26> l<3:15> el<3:25>
                                  n<> u<26> t<Primary> p<27> c<25> l<3:15> el<3:25>
                                    n<> u<25> t<Primary_literal> p<26> c<24> l<3:15> el<3:25>
                                      n<"test.vcd"> u<24> t<STRING_LITERAL> p<25> l<3:15> el<3:25>
                    n<> u<42> t<Statement_or_null> p<232> c<41> s<70> l<4:5> el<4:15>
                      n<> u<41> t<Statement> p<42> c<40> l<4:5> el<4:15>
                        n<> u<40> t<Statement_item> p<41> c<39> l<4:5> el<4:15>
                          n<> u<39> t<Subroutine_call_statement> p<40> c<38> l<4:5> el<4:15>
                            n<> u<38> t<Subroutine_call> p<39> c<34> l<4:5> el<4:14>
                              n<> u<34> t<Dollar_keyword> p<38> s<35> l<4:5> el<4:6>
                              n<dumpvars> u<35> t<STRING_CONST> p<38> s<37> l<4:6> el<4:14>
                              n<> u<37> t<Select> p<38> c<36> l<4:14> el<4:14>
                                n<> u<36> t<Bit_select> p<37> l<4:14> el<4:14>
                    n<> u<70> t<Statement_or_null> p<232> c<69> s<85> l<5:5> el<5:62>
                      n<> u<69> t<Statement> p<70> c<68> l<5:5> el<5:62>
                        n<> u<68> t<Statement_item> p<69> c<67> l<5:5> el<5:62>
                          n<> u<67> t<Subroutine_call_statement> p<68> c<66> l<5:5> el<5:62>
                            n<> u<66> t<Subroutine_call> p<67> c<43> l<5:5> el<5:61>
                              n<> u<43> t<Dollar_keyword> p<66> s<44> l<5:5> el<5:6>
                              n<monitor> u<44> t<STRING_CONST> p<66> s<65> l<5:6> el<5:13>
                              n<> u<65> t<Argument_list> p<66> c<48> l<5:14> el<5:60>
                                n<> u<48> t<Expression> p<65> c<47> s<54> l<5:14> el<5:39>
                                  n<> u<47> t<Primary> p<48> c<46> l<5:14> el<5:39>
                                    n<> u<46> t<Primary_literal> p<47> c<45> l<5:14> el<5:39>
                                      n<"@%0dns i = %0d, o = %0d"> u<45> t<STRING_LITERAL> p<46> l<5:14> el<5:39>
                                n<> u<54> t<Argument> p<65> c<53> s<59> l<5:40> el<5:45>
                                  n<> u<53> t<Expression> p<54> c<52> l<5:40> el<5:45>
                                    n<> u<52> t<Primary> p<53> c<51> l<5:40> el<5:45>
                                      n<> u<51> t<System_task> p<52> c<50> l<5:40> el<5:45>
                                        n<> u<50> t<System_task_names> p<51> c<49> l<5:40> el<5:45>
                                          n<$time> u<49> t<STRING_CONST> p<50> l<5:41> el<5:45>
                                n<> u<59> t<Argument> p<65> c<58> s<64> l<5:46> el<5:51>
                                  n<> u<58> t<Expression> p<59> c<57> l<5:46> el<5:51>
                                    n<> u<57> t<Primary> p<58> c<56> l<5:46> el<5:51>
                                      n<> u<56> t<Primary_literal> p<57> c<55> l<5:46> el<5:51>
                                        n<drive> u<55> t<STRING_CONST> p<56> l<5:46> el<5:51>
                                n<> u<64> t<Argument> p<65> c<63> l<5:53> el<5:60>
                                  n<> u<63> t<Expression> p<64> c<62> l<5:53> el<5:60>
                                    n<> u<62> t<Primary> p<63> c<61> l<5:53> el<5:60>
                                      n<> u<61> t<Primary_literal> p<62> c<60> l<5:53> el<5:60>
                                        n<observe> u<60> t<STRING_CONST> p<61> l<5:53> el<5:60>
                    n<> u<85> t<Statement_or_null> p<232> c<84> s<139> l<6:5> el<6:15>
                      n<> u<84> t<Statement> p<85> c<83> l<6:5> el<6:15>
                        n<> u<83> t<Statement_item> p<84> c<82> l<6:5> el<6:15>
                          n<> u<82> t<Blocking_assignment> p<83> c<81> l<6:5> el<6:14>
                            n<> u<81> t<Operator_assignment> p<82> c<75> l<6:5> el<6:14>
                              n<> u<75> t<Variable_lvalue> p<81> c<72> s<76> l<6:5> el<6:10>
                                n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<6:5> el<6:10>
                                  n<drive> u<71> t<STRING_CONST> p<72> l<6:5> el<6:10>
                                n<> u<74> t<Select> p<75> c<73> l<6:11> el<6:11>
                                  n<> u<73> t<Bit_select> p<74> l<6:11> el<6:11>
                              n<> u<76> t<AssignOp_Assign> p<81> s<80> l<6:11> el<6:12>
                              n<> u<80> t<Expression> p<81> c<79> l<6:13> el<6:14>
                                n<> u<79> t<Primary> p<80> c<78> l<6:13> el<6:14>
                                  n<> u<78> t<Primary_literal> p<79> c<77> l<6:13> el<6:14>
                                    n<0> u<77> t<INT_CONST> p<78> l<6:13> el<6:14>
                    n<> u<139> t<Statement_or_null> p<232> c<138> s<161> l<7:5> el<7:86>
                      n<> u<138> t<Statement> p<139> c<137> l<7:5> el<7:86>
                        n<> u<137> t<Statement_item> p<138> c<136> l<7:5> el<7:86>
                          n<> u<136> t<Procedural_timing_control_statement> p<137> c<88> l<7:5> el<7:86>
                            n<> u<88> t<Procedural_timing_control> p<136> c<87> s<135> l<7:5> el<7:7>
                              n<> u<87> t<Delay_control> p<88> c<86> l<7:5> el<7:7>
                                n<#1> u<86> t<INT_CONST> p<87> l<7:5> el<7:7>
                            n<> u<135> t<Statement_or_null> p<136> c<134> l<7:8> el<7:86>
                              n<> u<134> t<Statement> p<135> c<133> l<7:8> el<7:86>
                                n<> u<133> t<Statement_item> p<134> c<132> l<7:8> el<7:86>
                                  n<> u<132> t<Procedural_assertion_statement> p<133> c<131> l<7:8> el<7:86>
                                    n<> u<131> t<Immediate_assertion_statement> p<132> c<130> l<7:8> el<7:86>
                                      n<> u<130> t<Simple_immediate_assertion_statement> p<131> c<129> l<7:8> el<7:86>
                                        n<> u<129> t<Simple_immediate_assert_statement> p<130> c<98> l<7:8> el<7:86>
                                          n<> u<98> t<Expression> p<129> c<92> s<128> l<7:15> el<7:31>
                                            n<> u<92> t<Expression> p<98> c<91> s<97> l<7:15> el<7:20>
                                              n<> u<91> t<Primary> p<92> c<90> l<7:15> el<7:20>
                                                n<> u<90> t<Primary_literal> p<91> c<89> l<7:15> el<7:20>
                                                  n<drive> u<89> t<STRING_CONST> p<90> l<7:15> el<7:20>
                                            n<> u<97> t<BinOp_Equiv> p<98> s<96> l<7:21> el<7:23>
                                            n<> u<96> t<Expression> p<98> c<95> l<7:24> el<7:31>
                                              n<> u<95> t<Primary> p<96> c<94> l<7:24> el<7:31>
                                                n<> u<94> t<Primary_literal> p<95> c<93> l<7:24> el<7:31>
                                                  n<observe> u<93> t<STRING_CONST> p<94> l<7:24> el<7:31>
                                          n<> u<128> t<Action_block> p<129> c<109> l<7:33> el<7:86>
                                            n<> u<109> t<Statement> p<128> c<108> s<127> l<7:33> el<7:49>
                                              n<> u<108> t<Statement_item> p<109> c<107> l<7:33> el<7:49>
                                                n<> u<107> t<Subroutine_call_statement> p<108> c<106> l<7:33> el<7:49>
                                                  n<> u<106> t<Subroutine_call> p<107> c<99> l<7:33> el<7:48>
                                                    n<> u<99> t<Dollar_keyword> p<106> s<100> l<7:33> el<7:34>
                                                    n<display> u<100> t<STRING_CONST> p<106> s<105> l<7:34> el<7:41>
                                                    n<> u<105> t<Argument_list> p<106> c<104> l<7:42> el<7:47>
                                                      n<> u<104> t<Expression> p<105> c<103> l<7:42> el<7:47>
                                                        n<> u<103> t<Primary> p<104> c<102> l<7:42> el<7:47>
                                                          n<> u<102> t<Primary_literal> p<103> c<101> l<7:42> el<7:47>
                                                            n<"OK!"> u<101> t<STRING_LITERAL> p<102> l<7:42> el<7:47>
                                            n<> u<127> t<ELSE> p<128> s<126> l<7:50> el<7:54>
                                            n<> u<126> t<Statement_or_null> p<128> c<125> l<7:55> el<7:86>
                                              n<> u<125> t<Statement> p<126> c<124> l<7:55> el<7:86>
                                                n<> u<124> t<Statement_item> p<125> c<123> l<7:55> el<7:86>
                                                  n<> u<123> t<Subroutine_call_statement> p<124> c<122> l<7:55> el<7:86>
                                                    n<> u<122> t<Subroutine_call> p<123> c<110> l<7:55> el<7:85>
                                                      n<> u<110> t<Dollar_keyword> p<122> s<111> l<7:55> el<7:56>
                                                      n<fatal> u<111> t<STRING_CONST> p<122> s<121> l<7:56> el<7:61>
                                                      n<> u<121> t<Argument_list> p<122> c<115> l<7:62> el<7:84>
                                                        n<> u<115> t<Expression> p<121> c<114> s<120> l<7:62> el<7:63>
                                                          n<> u<114> t<Primary> p<115> c<113> l<7:62> el<7:63>
                                                            n<> u<113> t<Primary_literal> p<114> c<112> l<7:62> el<7:63>
                                                              n<1> u<112> t<INT_CONST> p<113> l<7:62> el<7:63>
                                                        n<> u<120> t<Argument> p<121> c<119> l<7:65> el<7:84>
                                                          n<> u<119> t<Expression> p<120> c<118> l<7:65> el<7:84>
                                                            n<> u<118> t<Primary> p<119> c<117> l<7:65> el<7:84>
                                                              n<> u<117> t<Primary_literal> p<118> c<116> l<7:65> el<7:84>
                                                                n<"drive != observe!"> u<116> t<STRING_LITERAL> p<117> l<7:65> el<7:84>
                    n<> u<161> t<Statement_or_null> p<232> c<160> s<215> l<8:5> el<8:18>
                      n<> u<160> t<Statement> p<161> c<159> l<8:5> el<8:18>
                        n<> u<159> t<Statement_item> p<160> c<158> l<8:5> el<8:18>
                          n<> u<158> t<Procedural_timing_control_statement> p<159> c<142> l<8:5> el<8:18>
                            n<> u<142> t<Procedural_timing_control> p<158> c<141> s<157> l<8:5> el<8:7>
                              n<> u<141> t<Delay_control> p<142> c<140> l<8:5> el<8:7>
                                n<#5> u<140> t<INT_CONST> p<141> l<8:5> el<8:7>
                            n<> u<157> t<Statement_or_null> p<158> c<156> l<8:8> el<8:18>
                              n<> u<156> t<Statement> p<157> c<155> l<8:8> el<8:18>
                                n<> u<155> t<Statement_item> p<156> c<154> l<8:8> el<8:18>
                                  n<> u<154> t<Blocking_assignment> p<155> c<153> l<8:8> el<8:17>
                                    n<> u<153> t<Operator_assignment> p<154> c<147> l<8:8> el<8:17>
                                      n<> u<147> t<Variable_lvalue> p<153> c<144> s<148> l<8:8> el<8:13>
                                        n<> u<144> t<Ps_or_hierarchical_identifier> p<147> c<143> s<146> l<8:8> el<8:13>
                                          n<drive> u<143> t<STRING_CONST> p<144> l<8:8> el<8:13>
                                        n<> u<146> t<Select> p<147> c<145> l<8:14> el<8:14>
                                          n<> u<145> t<Bit_select> p<146> l<8:14> el<8:14>
                                      n<> u<148> t<AssignOp_Assign> p<153> s<152> l<8:14> el<8:15>
                                      n<> u<152> t<Expression> p<153> c<151> l<8:16> el<8:17>
                                        n<> u<151> t<Primary> p<152> c<150> l<8:16> el<8:17>
                                          n<> u<150> t<Primary_literal> p<151> c<149> l<8:16> el<8:17>
                                            n<1> u<149> t<INT_CONST> p<150> l<8:16> el<8:17>
                    n<> u<215> t<Statement_or_null> p<232> c<214> s<230> l<9:5> el<9:86>
                      n<> u<214> t<Statement> p<215> c<213> l<9:5> el<9:86>
                        n<> u<213> t<Statement_item> p<214> c<212> l<9:5> el<9:86>
                          n<> u<212> t<Procedural_timing_control_statement> p<213> c<164> l<9:5> el<9:86>
                            n<> u<164> t<Procedural_timing_control> p<212> c<163> s<211> l<9:5> el<9:7>
                              n<> u<163> t<Delay_control> p<164> c<162> l<9:5> el<9:7>
                                n<#1> u<162> t<INT_CONST> p<163> l<9:5> el<9:7>
                            n<> u<211> t<Statement_or_null> p<212> c<210> l<9:8> el<9:86>
                              n<> u<210> t<Statement> p<211> c<209> l<9:8> el<9:86>
                                n<> u<209> t<Statement_item> p<210> c<208> l<9:8> el<9:86>
                                  n<> u<208> t<Procedural_assertion_statement> p<209> c<207> l<9:8> el<9:86>
                                    n<> u<207> t<Immediate_assertion_statement> p<208> c<206> l<9:8> el<9:86>
                                      n<> u<206> t<Simple_immediate_assertion_statement> p<207> c<205> l<9:8> el<9:86>
                                        n<> u<205> t<Simple_immediate_assert_statement> p<206> c<174> l<9:8> el<9:86>
                                          n<> u<174> t<Expression> p<205> c<168> s<204> l<9:15> el<9:31>
                                            n<> u<168> t<Expression> p<174> c<167> s<173> l<9:15> el<9:20>
                                              n<> u<167> t<Primary> p<168> c<166> l<9:15> el<9:20>
                                                n<> u<166> t<Primary_literal> p<167> c<165> l<9:15> el<9:20>
                                                  n<drive> u<165> t<STRING_CONST> p<166> l<9:15> el<9:20>
                                            n<> u<173> t<BinOp_Equiv> p<174> s<172> l<9:21> el<9:23>
                                            n<> u<172> t<Expression> p<174> c<171> l<9:24> el<9:31>
                                              n<> u<171> t<Primary> p<172> c<170> l<9:24> el<9:31>
                                                n<> u<170> t<Primary_literal> p<171> c<169> l<9:24> el<9:31>
                                                  n<observe> u<169> t<STRING_CONST> p<170> l<9:24> el<9:31>
                                          n<> u<204> t<Action_block> p<205> c<185> l<9:33> el<9:86>
                                            n<> u<185> t<Statement> p<204> c<184> s<203> l<9:33> el<9:49>
                                              n<> u<184> t<Statement_item> p<185> c<183> l<9:33> el<9:49>
                                                n<> u<183> t<Subroutine_call_statement> p<184> c<182> l<9:33> el<9:49>
                                                  n<> u<182> t<Subroutine_call> p<183> c<175> l<9:33> el<9:48>
                                                    n<> u<175> t<Dollar_keyword> p<182> s<176> l<9:33> el<9:34>
                                                    n<display> u<176> t<STRING_CONST> p<182> s<181> l<9:34> el<9:41>
                                                    n<> u<181> t<Argument_list> p<182> c<180> l<9:42> el<9:47>
                                                      n<> u<180> t<Expression> p<181> c<179> l<9:42> el<9:47>
                                                        n<> u<179> t<Primary> p<180> c<178> l<9:42> el<9:47>
                                                          n<> u<178> t<Primary_literal> p<179> c<177> l<9:42> el<9:47>
                                                            n<"OK!"> u<177> t<STRING_LITERAL> p<178> l<9:42> el<9:47>
                                            n<> u<203> t<ELSE> p<204> s<202> l<9:50> el<9:54>
                                            n<> u<202> t<Statement_or_null> p<204> c<201> l<9:55> el<9:86>
                                              n<> u<201> t<Statement> p<202> c<200> l<9:55> el<9:86>
                                                n<> u<200> t<Statement_item> p<201> c<199> l<9:55> el<9:86>
                                                  n<> u<199> t<Subroutine_call_statement> p<200> c<198> l<9:55> el<9:86>
                                                    n<> u<198> t<Subroutine_call> p<199> c<186> l<9:55> el<9:85>
                                                      n<> u<186> t<Dollar_keyword> p<198> s<187> l<9:55> el<9:56>
                                                      n<fatal> u<187> t<STRING_CONST> p<198> s<197> l<9:56> el<9:61>
                                                      n<> u<197> t<Argument_list> p<198> c<191> l<9:62> el<9:84>
                                                        n<> u<191> t<Expression> p<197> c<190> s<196> l<9:62> el<9:63>
                                                          n<> u<190> t<Primary> p<191> c<189> l<9:62> el<9:63>
                                                            n<> u<189> t<Primary_literal> p<190> c<188> l<9:62> el<9:63>
                                                              n<1> u<188> t<INT_CONST> p<189> l<9:62> el<9:63>
                                                        n<> u<196> t<Argument> p<197> c<195> l<9:65> el<9:84>
                                                          n<> u<195> t<Expression> p<196> c<194> l<9:65> el<9:84>
                                                            n<> u<194> t<Primary> p<195> c<193> l<9:65> el<9:84>
                                                              n<> u<193> t<Primary_literal> p<194> c<192> l<9:65> el<9:84>
                                                                n<"drive != observe!"> u<192> t<STRING_LITERAL> p<193> l<9:65> el<9:84>
                    n<> u<230> t<Statement_or_null> p<232> c<229> s<231> l<10:5> el<10:20>
                      n<> u<229> t<Statement> p<230> c<228> l<10:5> el<10:20>
                        n<> u<228> t<Statement_item> p<229> c<227> l<10:5> el<10:20>
                          n<> u<227> t<Procedural_timing_control_statement> p<228> c<218> l<10:5> el<10:20>
                            n<> u<218> t<Procedural_timing_control> p<227> c<217> s<226> l<10:5> el<10:9>
                              n<> u<217> t<Delay_control> p<218> c<216> l<10:5> el<10:9>
                                n<#100> u<216> t<INT_CONST> p<217> l<10:5> el<10:9>
                            n<> u<226> t<Statement_or_null> p<227> c<225> l<10:10> el<10:20>
                              n<> u<225> t<Statement> p<226> c<224> l<10:10> el<10:20>
                                n<> u<224> t<Statement_item> p<225> c<223> l<10:10> el<10:20>
                                  n<> u<223> t<Subroutine_call_statement> p<224> c<222> l<10:10> el<10:20>
                                    n<> u<222> t<Subroutine_call> p<223> c<219> l<10:10> el<10:19>
                                      n<> u<219> t<Dollar_keyword> p<222> s<220> l<10:10> el<10:11>
                                      n<finish> u<220> t<STRING_CONST> p<222> s<221> l<10:11> el<10:17>
                                      n<> u<221> t<Argument_list> p<222> l<10:18> el<10:18>
                    n<> u<231> t<END> p<232> l<11:3> el<11:6>
        n<> u<238> t<ENDPROGRAM> p<239> l<12:1> el<12:11>
    n<> u<332> t<Description> p<333> c<331> l<14:1> el<19:10>
      n<> u<331> t<Module_declaration> p<332> c<245> l<14:1> el<19:10>
        n<> u<245> t<Module_nonansi_header> p<331> c<241> s<259> l<14:1> el<14:13>
          n<module> u<241> t<Module_keyword> p<245> s<242> l<14:1> el<14:7>
          n<tb> u<242> t<STRING_CONST> p<245> s<243> l<14:8> el<14:10>
          n<> u<243> t<Package_import_declaration_list> p<245> s<244> l<14:10> el<14:10>
          n<> u<244> t<Port_list> p<245> l<14:10> el<14:12>
        n<> u<259> t<Module_item> p<331> c<258> s<284> l<15:3> el<15:12>
          n<> u<258> t<Non_port_module_item> p<259> c<257> l<15:3> el<15:12>
            n<> u<257> t<Module_or_generate_item> p<258> c<256> l<15:3> el<15:12>
              n<> u<256> t<Module_common_item> p<257> c<255> l<15:3> el<15:12>
                n<> u<255> t<Module_or_generate_item_declaration> p<256> c<254> l<15:3> el<15:12>
                  n<> u<254> t<Package_or_generate_item_declaration> p<255> c<253> l<15:3> el<15:12>
                    n<> u<253> t<Net_declaration> p<254> c<246> l<15:3> el<15:12>
                      n<> u<246> t<NetType_Wire> p<253> s<247> l<15:3> el<15:7>
                      n<> u<247> t<Data_type_or_implicit> p<253> s<252> l<15:8> el<15:8>
                      n<> u<252> t<Net_decl_assignment_list> p<253> c<249> l<15:8> el<15:11>
                        n<> u<249> t<Net_decl_assignment> p<252> c<248> s<251> l<15:8> el<15:9>
                          n<i> u<248> t<STRING_CONST> p<249> l<15:8> el<15:9>
                        n<> u<251> t<Net_decl_assignment> p<252> c<250> l<15:10> el<15:11>
                          n<o> u<250> t<STRING_CONST> p<251> l<15:10> el<15:11>
        n<> u<284> t<Module_item> p<331> c<283> s<298> l<16:3> el<16:41>
          n<> u<283> t<Non_port_module_item> p<284> c<282> l<16:3> el<16:41>
            n<> u<282> t<Module_or_generate_item> p<283> c<281> l<16:3> el<16:41>
              n<> u<281> t<Module_instantiation> p<282> c<260> l<16:3> el<16:41>
                n<ConnectTB> u<260> t<STRING_CONST> p<281> s<280> l<16:3> el<16:12>
                n<> u<280> t<Hierarchical_instance> p<281> c<262> l<16:13> el<16:40>
                  n<> u<262> t<Name_of_instance> p<280> c<261> s<279> l<16:13> el<16:19>
                    n<conntb> u<261> t<STRING_CONST> p<262> l<16:13> el<16:19>
                  n<> u<279> t<Port_connection_list> p<280> c<270> l<16:20> el<16:39>
                    n<> u<270> t<Named_port_connection> p<279> c<263> s<278> l<16:20> el<16:29>
                      n<con_i> u<263> t<STRING_CONST> p<270> s<268> l<16:21> el<16:26>
                      n<> u<268> t<OPEN_PARENS> p<270> s<267> l<16:26> el<16:27>
                      n<> u<267> t<Expression> p<270> c<266> s<269> l<16:27> el<16:28>
                        n<> u<266> t<Primary> p<267> c<265> l<16:27> el<16:28>
                          n<> u<265> t<Primary_literal> p<266> c<264> l<16:27> el<16:28>
                            n<i> u<264> t<STRING_CONST> p<265> l<16:27> el<16:28>
                      n<> u<269> t<CLOSE_PARENS> p<270> l<16:28> el<16:29>
                    n<> u<278> t<Named_port_connection> p<279> c<271> l<16:30> el<16:39>
                      n<con_o> u<271> t<STRING_CONST> p<278> s<276> l<16:31> el<16:36>
                      n<> u<276> t<OPEN_PARENS> p<278> s<275> l<16:36> el<16:37>
                      n<> u<275> t<Expression> p<278> c<274> s<277> l<16:37> el<16:38>
                        n<> u<274> t<Primary> p<275> c<273> l<16:37> el<16:38>
                          n<> u<273> t<Primary_literal> p<274> c<272> l<16:37> el<16:38>
                            n<o> u<272> t<STRING_CONST> p<273> l<16:37> el<16:38>
                      n<> u<277> t<CLOSE_PARENS> p<278> l<16:38> el<16:39>
        n<> u<298> t<Module_item> p<331> c<297> s<329> l<17:3> el<17:23>
          n<> u<297> t<Non_port_module_item> p<298> c<296> l<17:3> el<17:23>
            n<> u<296> t<Module_or_generate_item> p<297> c<295> l<17:3> el<17:23>
              n<> u<295> t<Module_instantiation> p<296> c<285> l<17:3> el<17:23>
                n<middle> u<285> t<STRING_CONST> p<295> s<294> l<17:3> el<17:9>
                n<> u<294> t<Hierarchical_instance> p<295> c<287> l<17:10> el<17:22>
                  n<> u<287> t<Name_of_instance> p<294> c<286> s<293> l<17:10> el<17:14>
                    n<dut1> u<286> t<STRING_CONST> p<287> l<17:10> el<17:14>
                  n<> u<293> t<Port_connection_list> p<294> c<292> l<17:15> el<17:21>
                    n<> u<292> t<Ordered_port_connection> p<293> c<291> l<17:15> el<17:21>
                      n<> u<291> t<Expression> p<292> c<290> l<17:15> el<17:21>
                        n<> u<290> t<Primary> p<291> c<289> l<17:15> el<17:21>
                          n<> u<289> t<Primary_literal> p<290> c<288> l<17:15> el<17:21>
                            n<conntb> u<288> t<STRING_CONST> p<289> l<17:15> el<17:21>
        n<> u<329> t<Module_item> p<331> c<328> s<330> l<18:3> el<18:61>
          n<> u<328> t<Non_port_module_item> p<329> c<327> l<18:3> el<18:61>
            n<> u<327> t<Module_or_generate_item> p<328> c<326> l<18:3> el<18:61>
              n<> u<326> t<Module_instantiation> p<327> c<299> l<18:3> el<18:61>
                n<TESTBENCH> u<299> t<STRING_CONST> p<326> s<325> l<18:3> el<18:12>
                n<> u<325> t<Hierarchical_instance> p<326> c<301> l<18:13> el<18:60>
                  n<> u<301> t<Name_of_instance> p<325> c<300> s<324> l<18:13> el<18:15>
                    n<tb> u<300> t<STRING_CONST> p<301> l<18:13> el<18:15>
                  n<> u<324> t<Port_connection_list> p<325> c<312> l<18:16> el<18:59>
                    n<> u<312> t<Named_port_connection> p<324> c<302> s<323> l<18:16> el<18:38>
                      n<observe> u<302> t<STRING_CONST> p<312> s<310> l<18:17> el<18:24>
                      n<> u<310> t<OPEN_PARENS> p<312> s<309> l<18:24> el<18:25>
                      n<> u<309> t<Expression> p<312> c<308> s<311> l<18:25> el<18:37>
                        n<> u<308> t<Primary> p<309> c<307> l<18:25> el<18:37>
                          n<> u<307> t<Complex_func_call> p<308> c<303> l<18:25> el<18:37>
                            n<conntb> u<303> t<STRING_CONST> p<307> s<304> l<18:25> el<18:31>
                            n<con_o> u<304> t<STRING_CONST> p<307> s<306> l<18:32> el<18:37>
                            n<> u<306> t<Select> p<307> c<305> l<18:37> el<18:37>
                              n<> u<305> t<Bit_select> p<306> l<18:37> el<18:37>
                      n<> u<311> t<CLOSE_PARENS> p<312> l<18:37> el<18:38>
                    n<> u<323> t<Named_port_connection> p<324> c<313> l<18:39> el<18:59>
                      n<drive> u<313> t<STRING_CONST> p<323> s<321> l<18:40> el<18:45>
                      n<> u<321> t<OPEN_PARENS> p<323> s<320> l<18:45> el<18:46>
                      n<> u<320> t<Expression> p<323> c<319> s<322> l<18:46> el<18:58>
                        n<> u<319> t<Primary> p<320> c<318> l<18:46> el<18:58>
                          n<> u<318> t<Complex_func_call> p<319> c<314> l<18:46> el<18:58>
                            n<conntb> u<314> t<STRING_CONST> p<318> s<315> l<18:46> el<18:52>
                            n<con_i> u<315> t<STRING_CONST> p<318> s<317> l<18:53> el<18:58>
                            n<> u<317> t<Select> p<318> c<316> l<18:58> el<18:58>
                              n<> u<316> t<Bit_select> p<317> l<18:58> el<18:58>
                      n<> u<322> t<CLOSE_PARENS> p<323> l<18:58> el<18:59>
        n<> u<330> t<ENDMODULE> p<331> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: Compile module "work@tb".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                              10
ContAssign                                             1
DelayControl                                           4
Design                                                 1
HierPath                                               4
Identifier                                            17
ImmediateAssert                                        2
Initial                                                1
Interface                                              1
InterfaceTypespec                                      2
LogicNet                                              10
LogicTypespec                                         16
LogicVar                                               2
Module                                                 4
ModuleTypespec                                         6
Operation                                              2
Port                                                  19
Program                                                1
RefModule                                              6
RefObj                                                28
RefTypespec                                           17
SourceFile                                             2
SysFuncCall                                            9
=== UHDM Object Stats End ===
[ERR:UH0703] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Internal Error(12) : adding wrong object type (Program) in a actual_instance group!.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetInterf/dut.v
  |vpiParent:
  \_Design: (unnamed)
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetInterf/tb.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ConnectTB)
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:work@ConnectTB
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.con_i), line:7:33, endln:7:38
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:7:28, endln:7:32
      |vpiParent:
      \_LogicVar: (work@ConnectTB.con_i), line:7:33, endln:7:38
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.con_o), line:7:51, endln:7:56
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_o), line:7:47, endln:7:50
      |vpiParent:
      \_LogicVar: (work@ConnectTB.con_o), line:7:51, endln:7:56
      |vpiFullName:work@ConnectTB.con_o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@ConnectTB.con_i), line:7:33, endln:7:38
  |vpiReg:
  \_LogicVar: (work@ConnectTB.con_o), line:7:51, endln:7:56
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.con_i), line:7:33, endln:7:38
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.con_o), line:7:51, endln:7:56
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_i), line:7:33, endln:7:38
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_o), line:7:51, endln:7:56
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:7:33, endln:7:38
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_o), line:7:51, endln:7:56
  |vpiPort:
  \_Port: (con_i), line:7:33, endln:7:38
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_i.con_i), line:7:33, endln:7:38
      |vpiParent:
      \_Port: (con_i), line:7:33, endln:7:38
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_i), line:7:33, endln:7:38
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:7:28, endln:7:32
      |vpiParent:
      \_Port: (con_i), line:7:33, endln:7:38
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (con_o), line:7:51, endln:7:56
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_o.con_o), line:7:51, endln:7:56
      |vpiParent:
      \_Port: (con_o), line:7:51, endln:7:56
      |vpiName:con_o
      |vpiFullName:work@ConnectTB.con_o.con_o
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_o), line:7:51, endln:7:56
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_o), line:7:47, endln:7:50
      |vpiParent:
      \_Port: (con_o), line:7:51, endln:7:56
      |vpiFullName:work@ConnectTB.con_o
      |vpiActual:
      \_LogicTypespec: 
|vpiAllPrograms:
\_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TESTBENCH)
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:work@TESTBENCH
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TESTBENCH.observe), line:1:30, endln:1:37
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TESTBENCH.drive), line:1:50, endln:1:55
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.observe), line:1:30, endln:1:37
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.drive), line:1:50, endln:1:55
  |vpiProcess:
  \_Initial: , line:2:3, endln:11:6
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_Initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiImportTypespec:
      \_ImmediateAssert: , line:7:8, endln:7:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:7:15, endln:7:31
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.drive), line:7:15, endln:7:20
            |vpiParent:
            \_Operation: , line:7:15, endln:7:31
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:50, endln:1:55
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.observe), line:7:24, endln:7:31
            |vpiParent:
            \_Operation: , line:7:15, endln:7:31
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
            |vpiActual:
            \_Port: (observe), line:1:30, endln:1:37
        |vpiStmt:
        \_SysFuncCall: ($display), line:7:33, endln:7:48
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiArgument:
          \_Constant: , line:7:42, endln:7:47
            |vpiParent:
            \_SysFuncCall: ($display), line:7:33, endln:7:48
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:7:33, endln:7:48
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:7:55, endln:7:85
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiArgument:
          \_Constant: , line:7:62, endln:7:63
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:7:65, endln:7:84
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiDecompile:"drive != observe!"
            |vpiSize:136
            |STRING:drive != observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiName:$fatal
      |vpiImportTypespec:
      \_ImmediateAssert: , line:9:8, endln:9:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:9:15, endln:9:31
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.drive), line:9:15, endln:9:20
            |vpiParent:
            \_Operation: , line:9:15, endln:9:31
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:50, endln:1:55
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.observe), line:9:24, endln:9:31
            |vpiParent:
            \_Operation: , line:9:15, endln:9:31
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
            |vpiActual:
            \_Port: (observe), line:1:30, endln:1:37
        |vpiStmt:
        \_SysFuncCall: ($display), line:9:33, endln:9:48
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiArgument:
          \_Constant: , line:9:42, endln:9:47
            |vpiParent:
            \_SysFuncCall: ($display), line:9:33, endln:9:48
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:9:33, endln:9:48
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:9:55, endln:9:85
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiArgument:
          \_Constant: , line:9:62, endln:9:63
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:9:65, endln:9:84
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiDecompile:"drive != observe!"
            |vpiSize:136
            |STRING:drive != observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiName:$fatal
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:3:15, endln:3:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($dumpfile)
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:
        \_Identifier: ($dumpvars)
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
          |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:5:5, endln:5:61
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:5:14, endln:5:39
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:5:40, endln:5:45
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.drive), line:5:46, endln:5:51
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_Port: (drive), line:1:50, endln:1:55
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.observe), line:5:53, endln:5:60
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
          |vpiActual:
          \_Port: (observe), line:1:30, endln:1:37
        |vpiName:
        \_Identifier: ($monitor)
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:$monitor
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:13, endln:6:14
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@TESTBENCH.drive), line:6:5, endln:6:10
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:14
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_Port: (drive), line:1:50, endln:1:55
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:7:8, endln:7:86
      |vpiStmt:
      \_DelayControl: , line:8:5, endln:8:17
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#5
        |vpiStmt:
        \_Assignment: , line:8:8, endln:8:17
          |vpiParent:
          \_DelayControl: , line:8:5, endln:8:17
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:16, endln:8:17
            |vpiParent:
            \_Assignment: , line:8:8, endln:8:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_Assignment: , line:8:8, endln:8:17
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:50, endln:1:55
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:9:8, endln:9:86
      |vpiStmt:
      \_DelayControl: , line:10:5, endln:10:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_DelayControl: , line:10:5, endln:10:19
          |vpiName:
          \_Identifier: ($finish)
            |vpiParent:
            \_SysFuncCall: ($finish), line:10:10, endln:10:19
            |vpiName:$finish
  |vpiPort:
  \_Port: (observe), line:1:30, endln:1:37
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.observe.observe), line:1:30, endln:1:37
      |vpiParent:
      \_Port: (observe), line:1:30, endln:1:37
      |vpiName:observe
      |vpiFullName:work@TESTBENCH.observe.observe
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.observe), line:1:30, endln:1:37
    |vpiTypespec:
    \_RefTypespec: (work@TESTBENCH.observe), line:1:25, endln:1:29
      |vpiParent:
      \_Port: (observe), line:1:30, endln:1:37
      |vpiFullName:work@TESTBENCH.observe
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (drive), line:1:50, endln:1:55
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.drive.drive), line:1:50, endln:1:55
      |vpiParent:
      \_Port: (drive), line:1:50, endln:1:55
      |vpiName:drive
      |vpiFullName:work@TESTBENCH.drive.drive
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.drive), line:1:50, endln:1:55
    |vpiTypespec:
    \_RefTypespec: (work@TESTBENCH.drive), line:1:46, endln:1:49
      |vpiParent:
      \_Port: (drive), line:1:50, endln:1:55
      |vpiFullName:work@TESTBENCH.drive
      |vpiActual:
      \_LogicTypespec: 
|vpiAllModules:
\_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@SUB)
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:work@SUB
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:14:19, endln:14:23
      |vpiParent:
      \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:14:36, endln:14:39
      |vpiParent:
      \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@SUB
  |vpiNet:
  \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
  |vpiNet:
  \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
  |vpiPort:
  \_Port: (inp), line:14:24, endln:14:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:14:19, endln:14:23
      |vpiParent:
      \_Port: (inp), line:14:24, endln:14:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out), line:14:40, endln:14:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:14:36, endln:14:39
      |vpiParent:
      \_Port: (out), line:14:40, endln:14:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:15:10, endln:15:19
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiRhs:
    \_RefObj: (work@SUB.inp), line:15:16, endln:15:19
      |vpiParent:
      \_ContAssign: , line:15:10, endln:15:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
    |vpiLhs:
    \_RefObj: (work@SUB.out), line:15:10, endln:15:13
      |vpiParent:
      \_ContAssign: , line:15:10, endln:15:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (ConnectTB)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:ConnectTB
  |vpiTypedef:
  \_ModuleTypespec: (middle)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:middle
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiImportTypespec:
  \_ModuleTypespec: (ConnectTB)
  |vpiImportTypespec:
  \_ModuleTypespec: (middle)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
  |vpiNet:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiPort:
  \_Port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_Port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_Port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_Port: (con_i), line:3:21, endln:3:26
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_i.i), line:3:27, endln:3:28
        |vpiParent:
        \_Port: (con_i), line:3:21, endln:3:26
        |vpiName:i
        |vpiFullName:work@dut.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiPort:
    \_Port: (con_o), line:3:31, endln:3:36
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_o.o), line:3:37, endln:3:38
        |vpiParent:
        \_Port: (con_o), line:3:31, endln:3:36
        |vpiName:o
        |vpiFullName:work@dut.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_RefModule: work@middle (middle1), line:4:3, endln:4:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_Port: (conntb), line:4:18, endln:4:24
      |vpiParent:
      \_RefModule: work@middle (middle1), line:4:3, endln:4:9
      |vpiName:conntb
      |vpiHighConn:
      \_RefObj: (work@dut.middle1.conntb.conntb), line:4:18, endln:4:24
        |vpiParent:
        \_Port: (conntb), line:4:18, endln:4:24
        |vpiName:conntb
        |vpiFullName:work@dut.middle1.conntb.conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@middle)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:work@middle
  |vpiTypedef:
  \_ModuleTypespec: (SUB)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:SUB
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:
    \_Identifier: (ConnectTB)
      |vpiParent:
      \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
      |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:
    \_Identifier: (ConnectTB)
      |vpiParent:
      \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
      |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiImportTypespec:
  \_ModuleTypespec: (SUB)
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
  |vpiDefName:work@middle
  |vpiPort:
  \_Port: (conn), line:10:26, endln:10:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:conn
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@middle.conn.ConnectTB), line:10:16, endln:10:25
      |vpiParent:
      \_Port: (conn), line:10:26, endln:10:30
      |vpiName:ConnectTB
      |vpiFullName:work@middle.conn.ConnectTB
      |vpiActual:
      \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
  |vpiRefModule:
  \_RefModule: work@SUB (sub1), line:11:3, endln:11:6
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiPort:
    \_Port: (inp), line:11:13, endln:11:16
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:11:3, endln:11:6
      |vpiName:inp
      |vpiHighConn:
      \_HierPath: (conn.con_i), line:11:17, endln:11:27
        |vpiParent:
        \_Port: (inp), line:11:13, endln:11:16
        |vpiActual:
        \_RefObj: (conn), line:11:17, endln:11:21
          |vpiParent:
          \_HierPath: (conn.con_i), line:11:17, endln:11:27
          |vpiName:conn
          |vpiActual:
          \_Port: (conn), line:10:26, endln:10:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.inp.con_i), line:11:22, endln:11:27
          |vpiParent:
          \_HierPath: (conn.con_i), line:11:17, endln:11:27
          |vpiName:con_i
          |vpiFullName:work@middle.sub1.inp.con_i
          |vpiActual:
          \_Port: (con_i), line:7:33, endln:7:38
        |vpiName:conn.con_i
    |vpiPort:
    \_Port: (out), line:11:30, endln:11:33
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:11:3, endln:11:6
      |vpiName:out
      |vpiHighConn:
      \_HierPath: (conn.con_o), line:11:34, endln:11:44
        |vpiParent:
        \_Port: (out), line:11:30, endln:11:33
        |vpiActual:
        \_RefObj: (conn), line:11:34, endln:11:38
          |vpiParent:
          \_HierPath: (conn.con_o), line:11:34, endln:11:44
          |vpiName:conn
          |vpiActual:
          \_Port: (conn), line:10:26, endln:10:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.out.con_o), line:11:39, endln:11:44
          |vpiParent:
          \_HierPath: (conn.con_o), line:11:34, endln:11:44
          |vpiName:con_o
          |vpiFullName:work@middle.sub1.out.con_o
          |vpiActual:
          \_Port: (con_o), line:7:51, endln:7:56
        |vpiName:conn.con_o
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb)
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:work@tb
  |vpiTypedef:
  \_ModuleTypespec: (ConnectTB)
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:ConnectTB
  |vpiTypedef:
  \_ModuleTypespec: (middle)
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:middle
  |vpiTypedef:
  \_ModuleTypespec: (TESTBENCH)
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:TESTBENCH
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
  |vpiImportTypespec:
  \_ModuleTypespec: (ConnectTB)
  |vpiImportTypespec:
  \_ModuleTypespec: (middle)
  |vpiImportTypespec:
  \_ModuleTypespec: (TESTBENCH)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@tb.i), line:15:8, endln:15:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.i), line:15:3, endln:15:7
      |vpiParent:
      \_LogicNet: (work@tb.i), line:15:8, endln:15:9
      |vpiFullName:work@tb.i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:i
    |vpiFullName:work@tb.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@tb.o), line:15:10, endln:15:11
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.o), line:15:3, endln:15:7
      |vpiParent:
      \_LogicNet: (work@tb.o), line:15:10, endln:15:11
      |vpiFullName:work@tb.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@tb.con_o), line:18:32, endln:18:37
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:con_o
    |vpiFullName:work@tb.con_o
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@tb.con_i), line:18:53, endln:18:58
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:con_i
    |vpiFullName:work@tb.con_i
    |vpiNetType:1
  |vpiDefName:work@tb
  |vpiNet:
  \_LogicNet: (work@tb.i), line:15:8, endln:15:9
  |vpiNet:
  \_LogicNet: (work@tb.o), line:15:10, endln:15:11
  |vpiNet:
  \_LogicNet: (work@tb.con_o), line:18:32, endln:18:37
  |vpiNet:
  \_LogicNet: (work@tb.con_i), line:18:53, endln:18:58
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_Port: (con_i), line:16:21, endln:16:26
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@tb.conntb.con_i.i), line:16:27, endln:16:28
        |vpiParent:
        \_Port: (con_i), line:16:21, endln:16:26
        |vpiName:i
        |vpiFullName:work@tb.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@tb.i), line:15:8, endln:15:9
    |vpiPort:
    \_Port: (con_o), line:16:31, endln:16:36
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@tb.conntb.con_o.o), line:16:37, endln:16:38
        |vpiParent:
        \_Port: (con_o), line:16:31, endln:16:36
        |vpiName:o
        |vpiFullName:work@tb.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@tb.o), line:15:10, endln:15:11
  |vpiRefModule:
  \_RefModule: work@middle (dut1), line:17:3, endln:17:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:dut1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_Port: (conntb), line:17:15, endln:17:21
      |vpiParent:
      \_RefModule: work@middle (dut1), line:17:3, endln:17:9
      |vpiName:conntb
      |vpiHighConn:
      \_RefObj: (work@tb.dut1.conntb.conntb), line:17:15, endln:17:21
        |vpiParent:
        \_Port: (conntb), line:17:15, endln:17:21
        |vpiName:conntb
        |vpiFullName:work@tb.dut1.conntb.conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
  |vpiRefModule:
  \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiPort:
    \_Port: (observe), line:18:17, endln:18:24
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
      |vpiName:observe
      |vpiHighConn:
      \_HierPath: (conntb.con_o), line:18:25, endln:18:37
        |vpiParent:
        \_Port: (observe), line:18:17, endln:18:24
        |vpiActual:
        \_RefObj: (conntb), line:18:25, endln:18:31
          |vpiParent:
          \_HierPath: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@tb.tb.observe.con_o), line:18:32, endln:18:37
          |vpiParent:
          \_HierPath: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:con_o
          |vpiFullName:work@tb.tb.observe.con_o
          |vpiActual:
          \_LogicNet: (work@tb.con_o), line:18:32, endln:18:37
        |vpiName:conntb.con_o
    |vpiPort:
    \_Port: (drive), line:18:40, endln:18:45
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
      |vpiName:drive
      |vpiHighConn:
      \_HierPath: (conntb.con_i), line:18:46, endln:18:58
        |vpiParent:
        \_Port: (drive), line:18:40, endln:18:45
        |vpiActual:
        \_RefObj: (conntb), line:18:46, endln:18:52
          |vpiParent:
          \_HierPath: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@tb.tb.drive.con_i), line:18:53, endln:18:58
          |vpiParent:
          \_HierPath: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:con_i
          |vpiFullName:work@tb.tb.drive.con_i
          |vpiActual:
          \_LogicNet: (work@tb.con_i), line:18:53, endln:18:58
        |vpiName:conntb.con_i
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 7
[   NOTE] : 0
