<!DOCTYPE html>
<!--[if IE 8]>			<html class="ie ie8"> <![endif]-->
<!--[if IE 9]>			<html class="ie ie9"> <![endif]-->
<!--[if gt IE 9]><!-->	<html> <!--<![endif]-->
	<head>
		<meta charset="utf-8" />
		<title>Chip Scale Review - The International Magazine for Device and Wafer-Level Test, Assembly, and Packaging Addressing High-density Interconnection of Microelectronic IC's including 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic and Other Wafer-fabricated Devices for the 21st Century</title>
		<meta name="keywords" content="Chip Scale Review Magazine, Device test, Wafer-Level Test, wafer Assembly, wafer Packaging, High-density Interconnection, Microelectronic, IC, 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic, semiconductor, wafer manufacturing, wafer fabrication" />
		<meta name="description" content="" />
		<meta name="Author" content="" />

		<!-- mobile settings -->
		<meta name="viewport" content="width=device-width, maximum-scale=1, initial-scale=1, user-scalable=0" />

		<!-- WEB FONTS -->
		<link href="https://fonts.googleapis.com/css?family=Open+Sans:300,400,700,800&amp;subset=latin,latin-ext" rel="stylesheet" type="text/css" />

        <%- data.css %>
	</head>

	<body class="smoothscroll boxed pattern11 printable">
                                                                         r
		<div id="wrapper">
            <%- data.header %>

            <!-- PAGE TOP -->
            <section class="page-title">
                <div class="container">
                    <header>
                        <ul class="breadcrumb"><!-- breadcrumb -->
                            <li><a href="about.html">About CSR</a></li>
                            <li><a href="staff.html">Staff</a></li>
                            <li><a href="editor.html">Contributing Editors</a></li>
                            <li class=" active">Editorial Advisory Board</li>
                            <li><a href="contact.html">Contact</a></li>
                        </ul><!-- /breadcrumb -->

                        <h2><!-- Page Title -->
                            Editorial Advisory Board
                        </h2><!-- /Page Title -->
                    </header>
                </div>
            </section>
            <!-- /PAGE TOP -->

			<!-- POPULAR -->
			<section>
				<div class="container">
                        <div class="col-md-12">
                            <h3> ROLF ASCHENBRENNER</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/rolf-aschenbrenner.jpg" height="120" data-animation="fadeInDown" />
                                    <h5> Deputy Director/Head of Department/IEEE Fellow<br/>System Integration and Interconnection <br/>Technologies Fraunhofer-Institut fuer <br/>Zuverlaessigkeit und Mikrointegration Gustav-Meyer-Allee 25<br/>13355 Berlin, Germany<br/>Tel: +49 (0) 30/46403-160<br/>Fax: +49 (0) 30/46403-161<br/>E-mail: <a href="mailto:rolf.aschenbrenner@izm.fraunhofer.de " class="link">rolf.aschenbrenner@izm.fraunhofer.de </a> <br/></h5>
                                    <p>Rolf received his BS degree in mechanical engineering from the U. for Applied Science, Gießen, Germany, and an MS degree in physics from the U. of Gießen, Germany.</p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p>He has 22 years of experience including joining the Fraunhofer IZM in 1994 where he is now the Deputy Director and head of the department of System Integration and Interconnection Technologies. He has held various leadership roles with IEEE CPMT including serving as president. In 2012, he became an IEEE Fellow, and in 2013, he received the CPMT David Feldman Award. He holds patents in 17 technology areas including: solder bump for flip-chip assembly and method of fabrication, flip-chip bonding with non-conductive adhesive, coating method for application of solder material to contact bumps using magnetization of contact bumps, etc.</p>
                                </div>
                            </div>
                            <hr>
                            <h3> THOMAS H. Di STEFANO, Ph.D.</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/thomas-di-stephano.jpg" height="120" data-animation="fadeInDown"/>
                                    <h5> President & CEO<br/>Centipede Systems Inc.<br/>41 Daggett Drive<br/>San Jose, CA 95134 USA<br/>Tel: 408.321.8201<br/>Fax: 408.321.8701<br/>E-mail: <a href="mailto:tom@centipedesystems.com" class="link">tom@centipedesystems.com </a> </h5>
                                    <p>Dr. Di Stefano is an internationally recognized leader in semiconductor electronics. He was founding president of Tessera Technologies and co-founder of Chip Scale Review.  </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                  <p> Di Stefano helped to build Tessera into a world leader in miniaturized packaging. Royalties from US Patents authored by Di Stefano and co-founder Igor Khandros produced well above $1Billion revenue for Tessera. Previously, Tom was a senior manager at the IBM T. J. Watson Research Center. At IBM, he was elected to the IBM Academy of Technology and a member of the IBM Technology Leadership Council. He earned a PhD in Applied Physics from Stanford University, where he held an NSF Fellowship. Tom received a BSEE Summa cum Laude from Lehigh University. Tom is an author of more than 230 US Patents.</p>
                                </div>
                            </div>
                            <hr>
                            <h3> JOSEPH FJELSTAD</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/joseph-fjelstad.jpg" height="120" data-animation="fadeInDown" />
                                    <h5> Founder/CEO<br/>Verdant Electronics<br/>Address: 28121 231st Place SE<br/>Maple Valley, WA USA 98038<br/>Tel: 425.888.1160<br/>E-mail: <a href="mailto:joe@verdantelectronics.com" class="link">joe@verdantelectronics.com</a></h5>
                                    <p>Joseph Fjelstad, founder and president of Verdant Electronics, is a four-decade veteran of the electronics industry and a globally recognized authority on and author of several books on  </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p>electronic interconnection technologies including: Chip Scale Packaging for Modern Electronics and Flexible Circuit Technology, 4th Edition, and as well has been a contributor to several other electronics industry handbooks. He is also an industry commentator, educator, visionary and innovator in the field of electronic interconnection and packaging technologies, Mr. Fjelstad has nearly 175 issued U.S. patents and is the recipient of several industry and corporate awards and recognitions.</p>
                                </div>
                            </div>
                            <hr>
                            <h3> ARUN GOWDA, Ph.D.</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/arun-gowda.jpg" height="120" data-animation="fadeInDown"/>
                                    <h5>Manager - Electronics Packaging & Miniaturization Lab<br/>GE Global Research<br/>Building KW, Room C1321A, One Research Circle<br/>Niskayuna, NY 12309<br/>Tel: 518.387.6316<br/>E-mail: <a href="mailto:gowda@ge.com" class="link">gowda@ge.com</a></h5>
                                    <p>Arun Gowda received his MS and PhD from Binghamton University, specializing in Electronics Packaging. Arun is a </P>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                </div>
                                <p> Six Sigma Black Belt and a TRIZ Level 3 Practitioner. He is also a visiting professor in the System Science and Industrial Engineering department at Binghamton University. Arun has over 12 years of experience in the development of advanced materials, structures, andassembly processes for the packaging of various semiconductor devices, MEMS, and sensors. Arun holds patents in novel packaging structures for power devices, MEMS and sensors, and new materials and structures for thermal management of electronics.</p>
                            </div><hr>
                            <h3> JOHN LAU, Ph.D. </h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/john-lau.jpg" height="120" data-animation="fadeInDown" />
                                    <h5> Sr. Technical Advisor  <br>
                                        ASM Pacific Technology Ltd.   <br>
                                        Hsinchu, Taiwan, R.O.C.       <br>
                                        Email: <a href="mailto:john.lau@asmpt.com " class="link">john.lau@asmpt.com </a>  <br>
                                    </h5>
                                    <p>John received a PhD in Theoretical & Applied Mechanics from the U. of Illinois at Champagne-Urbana and three master degrees in North America. He is the author of </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p> more than 415 peer-reviewed papers and 17 textbooks on electrics and optoelectrics packaging. He has over 30 years experience in 3D IC integration, advanced MEMS packaging, reliability of 2D and 3D IC
                                   interconnects, flip chip & WLP, area-array packages, high-density PCB, SMT, COB, and lead-free materials, soldering, manufacturing and solder joint reliability. Additionally, he holds patents in novel flip chip, area array, solder ball mounting, TSV, and 3D IC integration technologies.</p>
                                </div>
                            </div><hr>
                            <h3> ANDY C. MACKIE, Ph.D, MSc (CHAIR) </h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/andy-mackie.jpg" height="120" data-animation="fadeInDown" />
                                    <h5> Senior Product Manager <br>
                                        Semiconductor Assembly Materials     <br>
                                        Indium Corporation      <br>
                                        34 Robinson Rd., Clinton, NY USA 13323   <br>
                                        Tel: +1 315 853 4900 x7549       <br>
                                        E-mail: <a href="mailto:amackie@indium.com" class="link">amackie@indium.com</a> </h5>
                                    <p>Andy received a PhD in physical chemistry from the U. of Nottingham, UK, and an MSc in colloid and interface science from the  </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p> U. of Bristol, UK. He is formally trained in Six Sigma - Design of Experiments and is the author of the <i>Semiconductor Assembly</i> blog. He has over 20 years of experience in new product and process development and materials marketing in all areas of electronics manufacturing from wafer fabrication to semiconductor packaging and electronics assembly. Additionally, he holds patents in novel polymers, gas analysis, and solder paste formulation.</p>
                                </div>
                            </div><hr>
                            <h3> VENKY SUNDARAM, Ph.D.</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/venky-sundaram.jpg" height="120" data-animation="fadeInDown" />
                                       <h5>Director, Industry Research  <br>
                                           3D Systems Packaging Research Center   <br>
                                           Georgia Institute of Technology     <br>
                                           813 Ferst Drive                   <br>
                                           Atlanta, GA 30332-0250         <br>
                                           Tel: 404.894.9394          <br>
                                           E-Mail: <a href="mailto:vsunda@ece.gatech.edu" class="link"> vsunda@ece.gatech.edu</a></h5>
                                       <p>Dr. Venky Sundaram has been on the Chip Scale Review Advisory Board since 2012. He is a Research Professor and the Director of Research Programs at the 3D Systems Packaging Research Center (PRC), Georgia Tech. He is the Program Director for the largest Low Cost Glass Interposer & Package (LGIP) industry consortium with more than 30 active global industry members. He is a globally recognized expert in 3D systems packaging, and has pioneered major technologies including embedded RF passives in organic substrates, chip-last die embedding  </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p>and glass interposers. His research expertise is in the areas of System on a Package (SOP) technology, 3D packaging and integration, ultra-high density interposers, embedded components, bio-medical device packaging, LED packaging and systems integration research. He has mentored more than 15 PhD and MS students, and teaches a laboratory course every Fall on SOP Substrates, ECE/MSE 4755. He is a co-founder of Jacket Micro Devices, an RF/wireless start-up acquired by AVX. Dr. Sundaram has served as session chair at major global packaging conferences, serves on the Advanced Packaging Committee of SEMI, is the co-chairman of the IEEE CPMT Technical Committee on High Density Substrates and is in the Executive Council of IMAPS as Director of Education Programs. Dr. Sundaram has won several best paper awards and has 15+ patents and 150+ publications. He received his BS from IIT Mumbai, and MS and PhD in Materials Science and Engineering from Georgia Tech.</p>
                                </div>
                            </div><hr>
                            <h3> LIN (LEON) TINGYU, Ph.D.</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                    <img class="appear-animation pull-left inner" src="assets/images/advisor/leon-tingyu.jpg" height="120" data-animation="fadeInDown" />
                                    <h5>Director of Strategy and Planning   <br>
                                      National Centre of Advanced Packaging   <br>
                                      China Sensor Network International Innovation Park   <br>
                                      200 Linghu Boulevard, Wuxi City <br>
                                      Jiangsu Province, China     <br>
                                      Tel: 86-510-66679336       <br>
                                      Email: <a href="mailto:leonlintingyu@gmail.com" class="link"> leonlintingyu@gmail.com</a></h5>
                                    <p>Leon received his BEng in thermal engineering from Tsing Hua U., a PhD   </p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p> from NUS U. of Singapore, and an MBA from the U. of Adelaide, Australia. Among his areas of specialization are: advanced packaging in TSV/TSI, Cu wire bonding, high power modules, thermal management, and smart phone design and development. A certified black belt in Motorola, he has over 6 patent applications in various areas of SMT, and semiconductor packaging design and testing. He is also a former member of the IEEE (Singapore) and has held various international technical paper review and selection committee positions. </p>
                                </div>
                            </div><hr>
                            <h3> FRANCOISE VON TRAPP</h3>
                            <div class="row">
                                <div class="col-md-6 col-sm-6">
                                   <img class="appear-animation pull-left inner" src="assets/images/advisor/francoise-von-trapp.jpg" height="120" data-animation="fadeInDown" />
                                   <h5>Sr. Technology Writer    <br>
                                       Impress Labs                <br>
                                       605 E. Grant Street, Ste. 106       <br>
                                       Phoenix AZ, 85004         <br>
                                       Tel: 978.340.0773          <br>
                                       E-mail: <a href="mailto:francoise@impresslabs.com" class="link"> francoise@impresslabs.com</a> </h5>
                                   <p>Françoise von Trapp, Queen of 3D, founder of 3D InCites. Dubbed "Queen of 3D" because of her editorial focus on emerging 3D integration technologies,</p>
                                </div>
                                <div class="col-md-6 col-sm-6">
                                    <p>Françoise von Trapp initially launched her blog, Françoise in 3D, in January 2009. It is now the featured blog on 3D InCites, an online community platform devoted to the development of 3D integration technologies. Previously Sr. Technology Editor at <i>Chip Scale Review</i> and Managing Editor of <i>Advanced Packaging Magazine</i>, in 2012 von Trapp joined the staff of global brand/communications agency, Impress Labs, contributing content and communications strategy development for Impress Labs' semiconductor clients.</p>
                                </div>
                            </div>
                            <div class="divider"><!-- divider -->
                                <i class="fa fa-star"></i>
                            </div>
                        </div>
                </div>
			</section>
			<!-- /POPULAR -->

			<!-- FOOTER -->

            <%- data.footer %>
			<!-- /FOOTER -->

			<a href="#" id="toTop"></a>
		</div><!-- /#wrapper -->
        <%- data.scripts %>
	</body>
</html>