// Seed: 755184692
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd13,
    parameter id_4  = 32'd38
) (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wor _id_4,
    input tri0 id_5,
    input wire id_6
    , id_15,
    output wor id_7,
    output wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    input wand _id_12,
    output supply1 id_13
);
  wire id_16[id_4 : -1  !=  id_12];
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
