$date
	Mon May 19 15:17:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var parameter 3 % idle $end
$var parameter 3 & s1 $end
$var parameter 3 ' s10 $end
$var parameter 3 ( s101 $end
$var parameter 3 ) s1011 $end
$var parameter 3 * s10110 $end
$var reg 3 + ns [2:0] $end
$var reg 1 ! out $end
$var reg 3 , ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx ,
bx +
0$
x#
0"
x!
$end
#5
0!
b0 +
b0 ,
1"
#7
b1 +
1#
1$
#10
0"
#15
b1 ,
1"
#17
b10 +
0#
#20
0"
#25
b0 +
b10 ,
1"
#27
b11 +
1#
#30
0"
#35
b100 +
b11 ,
1"
#40
0"
#45
b1 +
b100 ,
1"
#47
b101 +
0#
#50
0"
#55
1!
b0 +
b101 ,
1"
#57
b11 +
1#
#60
0"
#65
0!
b100 +
b11 ,
1"
#67
b1 +
0#
#70
0"
#75
b10 +
b1 ,
1"
#77
b1 +
1#
#80
0"
#85
1"
#90
0"
#95
1"
#97
b10 +
0#
#100
0"
#105
b0 +
b10 ,
1"
#110
0"
#115
b0 ,
1"
#117
