// Seed: 3411664642
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input reg id_3,
    input id_4,
    output id_5,
    input reg id_6,
    output id_7,
    input id_8
);
  initial begin
    for (id_7 = 1; id_6; id_7 = id_6) begin
      id_2 = id_8;
    end
    id_7 <= id_3;
  end
endmodule
