<annotationInfo>
<item  id="3" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_s" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_s_fu_404_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="4" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_fu_412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="5" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_1" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_1_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="6" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="7" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_2" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_2_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="8" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_1" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_1_fu_436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="9" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="10" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_1" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_1_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="11" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_2" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_2_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="12" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_3" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_3_fu_456_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="13" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_3" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_3_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="14" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_4" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_4_fu_468_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="15" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_1" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_1_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="16" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_5" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_5_fu_480_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="17" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_2" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_2_fu_488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="18" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_6" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_6_fu_492_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="19" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_4" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_4_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="20" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_2" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_2_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="21" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_3" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_3_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="22" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_4" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_4_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="23" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_5" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_5_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_5" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_5_fu_526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="25" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_6" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_6_fu_4216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="26" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_7" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_7_reg_4539" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="27" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_7" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_7_fu_4219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="28" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_8" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_8_reg_4544" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="29" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_3" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_3_fu_4222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="30" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_9" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_9_reg_4549" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="31" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_4" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_4_fu_4225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="32" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_s_44" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_s_44_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="33" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_5" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_5_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="34" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_10" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_10_fu_568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="35" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_6" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_6_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="36" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_11" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_11_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="37" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_7" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_7_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="38" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_12" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_12_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="39" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_8" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_8_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="40" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_13" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_13_fu_604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="41" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_8" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_8_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="42" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_6" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_6_fu_4228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="43" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_7" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_7_fu_4234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="44" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_9" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_9_fu_4240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="45" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_8" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_8_fu_4244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="46" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_9" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_9_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="47" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_10" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_10_fu_622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_10" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_10_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="49" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_11" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_11_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="50" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_11" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_11_fu_638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="51" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_12" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_12_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="52" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_12" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_12_fu_4250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="53" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_13" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_13_fu_4253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="54" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_13" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_13_fu_4259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="55" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_14" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_14_reg_4559" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="56" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_14" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_14_fu_4263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="57" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_15" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_15_reg_4564" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="58" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_9" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_9_fu_4266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="59" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_16" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_16_reg_4569" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="60" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_10" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_10_fu_4269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="61" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_17" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_17_fu_672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="62" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_11" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_11_fu_680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="63" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_18" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_18_fu_684_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="64" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_12" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_12_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="65" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_19" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_19_fu_696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="66" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_13" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_13_fu_704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="67" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_20" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_20_fu_708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="68" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_14" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_14_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="69" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_21" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_21_fu_720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="70" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_15" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_15_fu_728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="71" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_22" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_22_fu_732_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="72" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_16" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_16_fu_740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="73" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_23" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_23_fu_744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="74" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_17" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_17_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="75" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_24" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_24_fu_756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="76" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_18" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_18_fu_764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="77" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_25" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_25_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="78" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_19" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_19_fu_776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="79" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_26" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_26_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="80" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_20" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_20_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="81" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_27" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_27_fu_792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="82" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_21" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_21_fu_800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="83" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_28" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_28_fu_804_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="84" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_22" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_22_fu_812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="85" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_29" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_29_fu_816_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="86" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_15" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_15_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="87" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_14" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_14_fu_4272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="88" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_15" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_15_fu_4278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="89" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_16" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_16_fu_4284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="90" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_16" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_16_fu_4288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="91" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_17" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_17_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="92" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_17" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_17_fu_834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="93" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_18" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_18_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="94" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_18" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_18_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="95" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_19" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_19_fu_848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="96" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_19" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_19_fu_4318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="97" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_20" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_20_fu_4321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="98" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_21" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_21_fu_854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="99" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_20" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_20_fu_860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="100" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_22" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_22_fu_864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="101" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_21" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_21_fu_870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="102" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_23" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_23_fu_874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="103" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_22" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_22_fu_880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="104" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_24" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_24_fu_884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="105" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_23" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_23_fu_890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="106" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_25" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_25_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="107" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_26" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_26_fu_900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="108" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_24" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_24_fu_906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="109" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_27" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_27_fu_910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="110" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_25" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_25_fu_916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="111" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_28" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_28_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="112" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_26" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_26_fu_4326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="113" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_29" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_29_fu_4329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="114" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_27" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_27_fu_4335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_30" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_30_reg_4584" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="116" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_28" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_28_fu_4339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="117" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_31" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_31_reg_4589" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="118" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_23" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_23_fu_4342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="119" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_32" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_32_reg_4594" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_24" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_24_fu_4345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="121" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_33" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_33_fu_950_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="122" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_25" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_25_fu_958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="123" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_34" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_34_fu_962_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="124" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_26" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_26_fu_970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="125" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_35" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_35_fu_974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_27" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_27_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_36" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_36_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_28" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_28_fu_994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_37" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_37_fu_998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_29" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_29_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_38" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_38_fu_1010_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_30" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_30_fu_1018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_39" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_39_fu_1022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_31" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_31_fu_1030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_40" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_40_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_32" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_32_fu_1042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="137" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_41" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_41_fu_1046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="138" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_33" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_33_fu_1054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="139" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_42" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_42_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_34" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_34_fu_1066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_43" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_43_fu_1070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="142" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_35" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_35_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="143" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_44" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_44_fu_1082_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="144" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_36" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_36_fu_1090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="145" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_45" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_45_fu_1094_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_37" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_37_fu_1102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="147" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_46" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_46_fu_1106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="148" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_38" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_38_fu_1114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="149" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_47" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_47_fu_1118_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_39" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_39_fu_1126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_48" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_48_fu_1130_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_40" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_40_fu_1138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="153" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_49" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_49_fu_1142_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="154" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_41" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_41_fu_1150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="155" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_50" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_50_fu_1154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_42" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_42_fu_1162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_51" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_51_fu_1166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="158" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_43" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_43_fu_1174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="159" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_52" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_52_fu_1178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="160" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_44" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_44_fu_1186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="161" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_53" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_53_fu_1190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_45" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_45_fu_1198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_54" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_54_fu_1202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_46" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_46_fu_1210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="165" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_55" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_55_fu_1214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="166" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_47" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_47_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="167" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_56" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_56_fu_1226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_48" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_48_fu_1234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_57" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_57_fu_1238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_49" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_49_fu_1246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_58" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_58_fu_1250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="172" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_50" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_50_fu_1258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="173" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_59" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_59_fu_1262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_51" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_51_fu_1270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="175" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_60" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_60_fu_1274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="176" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_52" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_52_fu_1282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="177" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_61" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_61_fu_1286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="178" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_29" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_29_fu_1294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="179" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_30" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_30_fu_4348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="180" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_31" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_31_fu_4354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="181" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_30" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_30_fu_4360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="182" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_32" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_32_fu_4364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="183" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_33" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_33_fu_1298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="184" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_31" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_31_fu_1304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="185" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_34" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_34_fu_1308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="186" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_32" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_32_fu_1314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="187" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_35" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_35_fu_1318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="188" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_33" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_33_fu_4370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="189" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_36" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_36_fu_4373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="190" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_37" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_37_fu_1324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="191" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_34" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_34_fu_1330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="192" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_38" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_38_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="193" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_35" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_35_fu_1340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="194" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_39" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_39_fu_1344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="195" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_36" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_36_fu_1350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="196" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_40" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_40_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="197" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_37" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_37_fu_1360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="198" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_41" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_41_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="199" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_38" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_38_fu_1370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="200" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_42" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_42_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="201" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_39" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_39_fu_1380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="202" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_43" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_43_fu_1384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="203" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_40" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_40_fu_4379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="204" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_44" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_44_fu_4382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="205" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_45" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_45_fu_1390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="206" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_41" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_41_fu_1396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="207" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_46" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_46_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="208" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_42" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_42_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="209" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_47" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_47_fu_1410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="210" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_43" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_43_fu_1416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="211" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_48" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_48_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="212" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_44" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_44_fu_1426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="213" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_49" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_49_fu_1430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="214" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_45" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_45_fu_1436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="215" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_50" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_50_fu_1440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="216" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_46" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_46_fu_1446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="217" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_51" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_51_fu_1450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="218" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_47" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_47_fu_1456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="219" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_52" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_52_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="220" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_48" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_48_fu_1466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="221" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_53" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_53_fu_1470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="222" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_49" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_49_fu_1476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="223" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_54" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_54_fu_1480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="224" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_50" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_50_fu_1486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="225" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_55" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_55_fu_1490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="226" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_51" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_51_fu_1496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="227" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_56" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_56_fu_1500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_57" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_57_fu_1506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="229" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_52" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_52_fu_1512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="230" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_58" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_58_fu_1516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="231" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_53" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_53_fu_1522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="232" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_59" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_59_fu_1526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="233" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_54" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_54_fu_1532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_60" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_60_fu_1536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_55" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_55_fu_4387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_61" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_61_fu_4390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="237" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_56" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_56_fu_4396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="238" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_62" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_62_reg_4614" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="239" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_57" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_57_fu_4400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_63" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_63_reg_4619" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_53" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_53_fu_4403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="242" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_64" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_64_reg_4624" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="243" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_54" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_54_fu_4406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="244" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_65" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_65_fu_1566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="245" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_55" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_55_fu_1574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="246" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_66" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_66_fu_1578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="247" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_56" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_56_fu_1586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="248" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_67" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_67_fu_1590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="249" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_57" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_57_fu_1598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="250" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_68" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_68_fu_1602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="251" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_58" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_58_fu_1610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="252" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_69" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_69_fu_1614_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="253" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_59" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_59_fu_1622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="254" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_70" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_70_fu_1626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="255" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_60" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_60_fu_1634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="256" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_71" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_71_fu_1638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="257" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_61" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_61_fu_1646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="258" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_72" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_72_fu_1650_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_62" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_62_fu_1658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_73" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_73_fu_1662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_63" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_63_fu_1670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_74" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_74_fu_1674_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_64" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_64_fu_1682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_75" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_75_fu_1686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_65" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_65_fu_1694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_76" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_76_fu_1698_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_66" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_66_fu_1706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_77" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_77_fu_1710_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_67" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_67_fu_1718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_78" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_78_fu_1722_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_68" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_68_fu_1730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_79" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_79_fu_1734_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_69" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_69_fu_1742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_80" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_80_fu_1746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_70" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_70_fu_1754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_81" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_81_fu_1758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_71" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_71_fu_1766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_82" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_82_fu_1770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_72" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_72_fu_1778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_83" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_83_fu_1782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_73" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_73_fu_1790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_84" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_84_fu_1794_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="283" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_74" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_74_fu_1802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_85" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_85_fu_1806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="285" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_75" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_75_fu_1814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="286" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_86" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_86_fu_1818_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="287" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_76" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_76_fu_1826_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="288" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_87" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_87_fu_1830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="289" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_77" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_77_fu_1838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="290" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_88" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_88_fu_1842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="291" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_78" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_78_fu_1850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="292" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_89" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_89_fu_1854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="293" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_79" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_79_fu_1862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="294" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_90" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_90_fu_1866_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="295" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_80" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_80_fu_1874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="296" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_91" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_91_fu_1878_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="297" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_81" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_81_fu_1886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="298" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_92" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_92_fu_1890_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="299" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_82" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_82_fu_1898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="300" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_93" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_93_fu_1902_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="301" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_83" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_83_fu_1910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="302" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_94" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_94_fu_1914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="303" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_84" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_84_fu_1922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="304" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_95" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_95_fu_1926_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="305" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_85" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_85_fu_1934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="306" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_96" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_96_fu_1938_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="307" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_86" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_86_fu_1946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="308" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_97" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_97_fu_1950_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="309" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_87" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_87_fu_1958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="310" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_98" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_98_fu_1962_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="311" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_88" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_88_fu_1970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="312" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_99" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_99_fu_1974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="313" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_89" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_89_fu_1982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="314" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_100" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_100_fu_1986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="315" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_90" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_90_fu_1994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="316" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_101" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_101_fu_1998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="317" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_91" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_91_fu_2006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="318" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_102" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_102_fu_2010_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="319" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_92" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_92_fu_2018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="320" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_103" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_103_fu_2022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="321" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_93" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_93_fu_2030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="322" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_104" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_104_fu_2034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="323" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_94" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_94_fu_2042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="324" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_105" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_105_fu_2046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="325" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_95" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_95_fu_2054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="326" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_106" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_106_fu_2058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="327" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_96" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_96_fu_2066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="328" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_107" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_107_fu_2070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="329" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_97" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_97_fu_2078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="330" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_108" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_108_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="331" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_98" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_98_fu_2090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="332" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_109" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_109_fu_2094_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="333" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_99" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_99_fu_2102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="334" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_110" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_110_fu_2106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="335" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_100" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_100_fu_2114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="336" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_111" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_111_fu_2118_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="337" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_101" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_101_fu_2126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="338" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_112" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_112_fu_2130_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="339" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_102" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_102_fu_2138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="340" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_113" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_113_fu_2142_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="341" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_103" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_103_fu_2150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="342" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_114" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_114_fu_2154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="343" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_104" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_104_fu_2162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="344" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_115" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_115_fu_2166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="345" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_105" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_105_fu_2174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="346" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_116" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_116_fu_2178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="347" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_106" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_106_fu_2186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="348" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_117" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_117_fu_2190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="349" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_107" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_107_fu_2198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="350" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_118" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_118_fu_2202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="351" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_108" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_108_fu_2210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="352" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_119" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_119_fu_2214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="353" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_109" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_109_fu_2222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="354" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_120" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_120_fu_2226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="355" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_110" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_110_fu_2234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="356" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_121" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_121_fu_2238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="357" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_111" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_111_fu_2246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="358" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_122" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_122_fu_2250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="359" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_112" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_112_fu_2258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="360" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_123" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_123_fu_2262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="361" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_113" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_113_fu_2270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="362" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_124" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_124_fu_2274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="363" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_114" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_114_fu_2282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="364" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_125" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_125_fu_2286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="365" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_58" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_58_fu_2294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="366" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_62" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_62_fu_4409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="367" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_63" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_63_fu_4415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="368" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_59" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_59_fu_4421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="369" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_64" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_64_fu_4425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="370" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_65" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_65_fu_2298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="371" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_60" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_60_fu_2304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="372" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_66" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_66_fu_2308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="373" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_61" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_61_fu_2314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="374" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_67" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_67_fu_2318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="375" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_62" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_62_fu_4431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="376" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_68" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_68_fu_4434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="377" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_69" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_69_fu_2324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="378" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_63" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_63_fu_2330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="379" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_70" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_70_fu_2334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="380" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_64" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_64_fu_2340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="381" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_71" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_71_fu_2344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="382" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_65" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_65_fu_2350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="383" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_72" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_72_fu_2354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="384" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_66" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_66_fu_2360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="385" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_73" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_73_fu_2364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="386" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_67" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_67_fu_2370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="387" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_74" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_74_fu_2374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="388" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_68" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_68_fu_2380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="389" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_75" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_75_fu_2384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="390" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_69" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_69_fu_4439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="391" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_76" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_76_fu_4442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="392" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_77" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_77_fu_2390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="393" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_70" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_70_fu_2396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="394" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_78" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_78_fu_2400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="395" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_71" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_71_fu_2406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="396" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_79" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_79_fu_2410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="397" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_72" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_72_fu_2416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="398" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_80" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_80_fu_2420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="399" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_73" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_73_fu_2426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="400" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_81" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_81_fu_2430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="401" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_74" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_74_fu_2436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="402" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_82" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_82_fu_2440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="403" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_75" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_75_fu_2446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="404" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_83" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_83_fu_2450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="405" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_76" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_76_fu_2456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="406" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_84" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_84_fu_2460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="407" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_77" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_77_fu_2466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="408" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_85" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_85_fu_2470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="409" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_78" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_78_fu_2476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="410" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_86" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_86_fu_2480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="411" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_79" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_79_fu_2486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="412" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_87" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_87_fu_2490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="413" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_80" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_80_fu_2496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="414" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_88" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_88_fu_2500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="415" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_81" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_81_fu_2506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="416" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_89" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_89_fu_2510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="417" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_82" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_82_fu_2516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="418" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_90" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_90_fu_2520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="419" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_83" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_83_fu_2526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="420" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_91" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_91_fu_2530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="421" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_84" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_84_fu_4448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="422" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_92" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_92_fu_4451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="423" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_93" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_93_fu_2536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="424" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_85" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_85_fu_2542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="425" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_94" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_94_fu_2546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="426" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_86" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_86_fu_2552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="427" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_95" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_95_fu_2556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="428" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_87" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_87_fu_2562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="429" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_96" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_96_fu_2566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="430" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_88" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_88_fu_2572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="431" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_97" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_97_fu_2576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="432" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_89" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_89_fu_2582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="433" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_98" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_98_fu_2586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="434" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_90" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_90_fu_2592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="435" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_99" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_99_fu_2596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="436" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_91" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_91_fu_2602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="437" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_100" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_100_fu_2606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="438" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_92" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_92_fu_2612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="439" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_101" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_101_fu_2616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="440" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_93" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_93_fu_2622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="441" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_102" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_102_fu_2626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="442" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_94" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_94_fu_2632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="443" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_103" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_103_fu_2636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="444" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_95" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_95_fu_2642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="445" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_104" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_104_fu_2646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="446" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_96" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_96_fu_2652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="447" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_105" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_105_fu_2656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="448" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_97" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_97_fu_2662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="449" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_106" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_106_fu_2666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="450" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_98" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_98_fu_2672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="451" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_107" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_107_fu_2676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="452" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_99" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_99_fu_4294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="453" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_108" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_108_fu_2682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="454" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_100" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_100_fu_2688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="455" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_109" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_109_fu_2692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="456" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_101" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_101_fu_2698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="457" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_110" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_110_fu_2702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="458" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_102" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_102_fu_2708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="459" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_111" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_111_fu_2712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="460" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_103" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_103_fu_2718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="461" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_112" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_112_fu_2722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="462" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_104" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_104_fu_2728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="463" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_113" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_113_fu_2732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="464" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_105" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_105_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="465" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_114" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_114_fu_2742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="466" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_106" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_106_fu_2748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="467" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_115" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_115_fu_2752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="468" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_107" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_107_fu_2758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="469" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_116" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_116_fu_2762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="470" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_108" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_108_fu_2768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="471" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_117" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_117_fu_2772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="472" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_109" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_109_fu_2778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="473" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_118" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_118_fu_2782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="474" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_110" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_110_fu_2788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="475" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_119" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_119_fu_2792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="476" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_120" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_120_fu_2798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="477" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_111" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_111_fu_2804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="478" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_121" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_121_fu_2808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="479" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_112" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_112_fu_2814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="480" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_122" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_122_fu_2818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="481" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_113" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_113_fu_2824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="482" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_123" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_123_fu_2828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="483" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_114" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_114_fu_4297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="484" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_124" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_124_fu_4300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="485" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_115" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_115_fu_4457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="486" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_125" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_125_fu_4460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="487" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_116" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_116_fu_4478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="488" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_126" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_126_reg_4654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="489" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_117" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_117_fu_4481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="490" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_127" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_127_reg_4659" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="491" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_115" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_115_fu_4466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="492" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_128" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_128_reg_4664" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="493" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_116" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_116_fu_4469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="494" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_129" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_129_fu_2858_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="495" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_117" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_117_fu_2866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="496" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_130" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_130_fu_2870_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="497" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_118" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_118_fu_2878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="498" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_131" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_131_fu_2882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="499" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_119" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_119_fu_2890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="500" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_132" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_132_fu_2894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="501" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_120" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_120_fu_2902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="502" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_133" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_133_fu_2906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="503" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_121" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_121_fu_2914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="504" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_134" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_134_fu_2918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="505" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_122" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_122_fu_2926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="506" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_135" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_135_fu_2930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="507" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_123" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_123_fu_2938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="508" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_136" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_136_fu_2942_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="509" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_124" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_124_fu_2950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="510" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_137" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_137_fu_2954_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="511" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_125" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_125_fu_2962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="512" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_138" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_138_fu_2966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="513" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_126" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_126_fu_2974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="514" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_139" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_139_fu_2978_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="515" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_127" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_127_fu_2986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="516" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_140" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_140_fu_2990_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="517" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_128" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_128_fu_2998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="518" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_141" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_141_fu_3002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="519" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_129" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_129_fu_3010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="520" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_142" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_142_fu_3014_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="521" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_130" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_130_fu_3022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="522" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_143" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_143_fu_3026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="523" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_131" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_131_fu_3034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="524" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_144" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_144_fu_3038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="525" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_132" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_132_fu_3046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="526" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_145" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_145_fu_3050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="527" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_133" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_133_fu_3058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="528" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_146" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_146_fu_3062_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="529" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_134" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_134_fu_3070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="530" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_147" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_147_fu_3074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="531" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_135" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_135_fu_3082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="532" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_148" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_148_fu_3086_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="533" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_136" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_136_fu_3094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="534" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_149" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_149_fu_3098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="535" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_137" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_137_fu_3106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="536" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_150" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_150_fu_3110_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="537" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_138" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_138_fu_3118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="538" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_151" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_151_fu_3122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="539" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_139" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_139_fu_3130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="540" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_152" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_152_fu_3134_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="541" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_140" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_140_fu_3142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="542" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_153" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_153_fu_3146_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="543" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_141" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_141_fu_3154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="544" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_154" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_154_fu_3158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="545" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_142" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_142_fu_3166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="546" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_155" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_155_fu_3170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="547" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_143" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_143_fu_3178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="548" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_156" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_156_fu_3182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="549" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_144" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_144_fu_3190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="550" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_157" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_157_fu_3194_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="551" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_145" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_145_fu_3202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="552" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_158" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_158_fu_3206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="553" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_146" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_146_fu_3214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="554" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_159" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_159_fu_3218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="555" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_147" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_147_fu_3226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="556" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_160" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_160_fu_3230_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="557" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_148" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_148_fu_3238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="558" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_161" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_161_fu_3242_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="559" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_149" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_149_fu_3250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="560" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_162" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_162_fu_3254_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="561" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_150" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_150_fu_3262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="562" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_163" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_163_fu_3266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="563" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_151" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_151_fu_3274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="564" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_164" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_164_fu_3278_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="565" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_152" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_152_fu_3286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="566" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_165" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_165_fu_3290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="567" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_153" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_153_fu_3298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="568" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_166" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_166_fu_3302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="569" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_154" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_154_fu_3310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="570" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_167" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_167_fu_3314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="571" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_155" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_155_fu_3322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="572" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_168" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_168_fu_3326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="573" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_156" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_156_fu_3334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="574" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_169" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_169_fu_3338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="575" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_157" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_157_fu_3346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="576" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_170" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_170_fu_3350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="577" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_158" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_158_fu_3358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="578" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_171" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_171_fu_3362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="579" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_159" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_159_fu_3370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="580" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_172" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_172_fu_3374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="581" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_160" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_160_fu_3382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="582" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_173" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_173_fu_3386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="583" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_161" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_161_fu_3394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="584" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_174" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_174_fu_3398_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="585" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_162" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_162_fu_3406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="586" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_175" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_175_fu_3410_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="587" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_163" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_163_fu_3418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="588" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_176" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_176_fu_3422_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="589" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_164" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_164_fu_3430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="590" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_177" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_177_fu_3434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="591" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_165" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_165_fu_3442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="592" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_178" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_178_fu_3446_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="593" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_166" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_166_fu_3454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="594" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_179" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_179_fu_3458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="595" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_167" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_167_fu_3466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="596" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_180" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_180_fu_3470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="597" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_168" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_168_fu_3478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="598" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_181" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_181_fu_3482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="599" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_169" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_169_fu_3490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="600" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_182" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_182_fu_3494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="601" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_170" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_170_fu_3502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="602" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_183" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_183_fu_3506_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="603" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_171" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_171_fu_3514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="604" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_184" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_184_fu_3518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="605" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_172" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_172_fu_3526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="606" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_185" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_185_fu_3530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="607" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_173" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_173_fu_3538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="608" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_186" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_186_fu_3542_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="609" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_174" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_174_fu_3550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="610" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_187" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_187_fu_3554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="611" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_175" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_175_fu_3562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="612" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_188" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_188_fu_3566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="613" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_176" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_176_fu_3574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="614" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_189" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_189_fu_3578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="615" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_177" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_177_fu_3586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="616" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_190" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_190_fu_3590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="617" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_178" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_178_fu_3598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="618" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_191" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_191_fu_3602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="619" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_179" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_179_fu_3610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="620" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_192" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_192_fu_3614_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="621" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_180" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_180_fu_3622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="622" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_193" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_193_fu_3626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="623" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln791_181" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln791_181_fu_3634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="624" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="p_Result_194" contextFuncName="popcount" moduleName="popcount" rtlName="p_Result_194_fu_3638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="625" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_118" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_118_fu_3646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="626" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_126" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_126_fu_4484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="627" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_127" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_127_fu_4472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="628" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_119" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_119_fu_4490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="629" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_128" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_128_fu_4493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="630" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_129" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_129_fu_3650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="631" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_120" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_120_fu_3656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="632" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_130" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_130_fu_3660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="633" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_121" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_121_fu_3666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="634" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_131" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_131_fu_3670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="635" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_122" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_122_fu_4499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="636" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_132" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_132_fu_4502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="637" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_133" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_133_fu_3676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="638" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_123" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_123_fu_3682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="639" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_134" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_134_fu_3686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="640" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_124" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_124_fu_3692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="641" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_135" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_135_fu_3696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="642" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_125" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_125_fu_3702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="643" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_136" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_136_fu_3706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="644" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_126" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_126_fu_3712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="645" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_137" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_137_fu_3716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="646" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_138" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_138_fu_3722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="647" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_127" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_127_fu_3728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="648" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_139" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_139_fu_3732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="649" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_128" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_128_fu_3738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="650" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_140" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_140_fu_3742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="651" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_129" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_129_fu_4508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="652" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_141" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_141_fu_4511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="653" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_142" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_142_fu_3748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="654" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_130" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_130_fu_3754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="655" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_143" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_143_fu_3758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="656" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_131" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_131_fu_3764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="657" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_144" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_144_fu_3768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="658" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_132" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_132_fu_3774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="659" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_145" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_145_fu_3778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="660" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_133" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_133_fu_3784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="661" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_146" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_146_fu_3788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="662" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_147" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_147_fu_3794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="663" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_134" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_134_fu_3800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="664" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_148" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_148_fu_3804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="665" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_135" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_135_fu_3810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="666" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_149" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_149_fu_3814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="667" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_136" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_136_fu_3820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="668" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_150" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_150_fu_3824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="669" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_137" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_137_fu_3830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="670" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_151" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_151_fu_3834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="671" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_138" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_138_fu_3840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="672" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_152" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_152_fu_3844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="673" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_139" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_139_fu_3850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="674" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_153" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_153_fu_3854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="675" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_140" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_140_fu_3860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="676" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_154" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_154_fu_3864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="677" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_155" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_155_fu_3870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="678" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_141" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_141_fu_3876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="679" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_156" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_156_fu_3880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="680" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_142" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_142_fu_3886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="681" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_157" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_157_fu_3890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="682" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_143" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_143_fu_3896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="683" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_158" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_158_fu_3900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="684" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_144" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_144_fu_4517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="685" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_159" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_159_fu_4520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="686" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_160" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_160_fu_3906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="687" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_145" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_145_fu_3912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="688" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_161" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_161_fu_3916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="689" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_146" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_146_fu_3922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="690" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_162" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_162_fu_3926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="691" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_147" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_147_fu_3932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="692" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_163" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_163_fu_3936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="693" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_148" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_148_fu_3942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="694" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_164" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_164_fu_3946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="695" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_149" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_149_fu_3952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="696" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_165" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_165_fu_3956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="697" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_150" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_150_fu_3962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="698" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_166" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_166_fu_3966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="699" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_151" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_151_fu_3972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="700" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_167" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_167_fu_3976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="701" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_152" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_152_fu_3982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="702" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_168" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_168_fu_3986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="703" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_153" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_153_fu_3992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="704" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_169" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_169_fu_3996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="705" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_154" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_154_fu_4002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="706" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_170" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_170_fu_4006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="707" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_155" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_155_fu_4012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="708" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_171" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_171_fu_4016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="709" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_172" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_172_fu_4022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="710" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_156" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_156_fu_4028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="711" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_173" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_173_fu_4032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="712" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_157" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_157_fu_4038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="713" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_174" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_174_fu_4042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="714" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_158" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_158_fu_4048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="715" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_175" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_175_fu_4052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="716" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_159" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_159_fu_4306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="717" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_176" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_176_fu_4058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="718" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_160" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_160_fu_4064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="719" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_177" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_177_fu_4068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="720" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_161" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_161_fu_4074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="721" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_178" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_178_fu_4078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="722" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_162" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_162_fu_4084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="723" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_179" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_179_fu_4088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="724" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_163" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_163_fu_4094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="725" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_180" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_180_fu_4098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="726" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_181" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_181_fu_4104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="727" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_164" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_164_fu_4110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="728" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_182" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_182_fu_4114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="729" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_165" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_165_fu_4120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="730" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_183" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_183_fu_4124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="731" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_166" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_166_fu_4130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="732" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_184" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_184_fu_4134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="733" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_167" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_167_fu_4140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="734" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_185" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_185_fu_4144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="735" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_168" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_168_fu_4150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="736" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_186" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_186_fu_4154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="737" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_169" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_169_fu_4160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="738" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_187" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_187_fu_4164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="739" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_170" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_170_fu_4170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="740" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_188" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_188_fu_4174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="741" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_189" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_189_fu_4180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="742" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_171" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_171_fu_4186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="743" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_190" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_190_fu_4190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="744" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_172" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_172_fu_4196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="745" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_191" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_191_fu_4200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="746" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_173" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_173_fu_4206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="747" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_192" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_192_fu_4210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="748" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_174" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_174_fu_4309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="749" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_193" contextFuncName="popcount" moduleName="popcount" rtlName="add_ln22_193_fu_4312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="750" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="zext_ln22_175" contextFuncName="popcount" moduleName="popcount" rtlName="zext_ln22_175_fu_4525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="751" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="22" name="add_ln22_194" contextFuncName="popcount" moduleName="popcount" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="16" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4568" name="icmp_ln4568" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="icmp_ln4568_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="22" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4571" name="icmp_ln4571" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="icmp_ln4571_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4571" name="i" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="i_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="30" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4574" name="zext_ln4574" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="zext_ln4574_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="40" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4581" name="p_Result_s" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="training_set_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4585" name="icmp_ln4585" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="icmp_ln4585_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="50" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4585" name="i_9" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="i_9_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="78" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4609" name="add_ln4609" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="add_ln4609_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="88" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4620" name="trunc_ln414" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="trunc_ln414_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="103" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="lhs_V" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="lhs_V_fu_530_p8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="109" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="zext_ln4659" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="zext_ln4659_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="110" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="trunc_ln4659" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="trunc_ln4659_fu_551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="111" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="shl_ln" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="shl_ln_fu_555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="112" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="sub_ln4659" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="sub_ln4659_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="113" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141" contextFuncName="update_knn" moduleName="update_knn1" rtlName="icmp_ln4141_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="114" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4653" name="icmp_ln4653" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="icmp_ln4653_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4653" name="add_ln4653" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="add_ln4653_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4655" name="icmp_ln4655" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="icmp_ln4655_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="121" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="select_ln4659" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="select_ln4659_fu_593_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="122" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4653" name="add_ln4653_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="add_ln4653_1_fu_601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="123" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="zext_ln4659_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="zext_ln4659_1_fu_607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="124" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="select_ln4659_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="select_ln4659_1_fu_611_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="125" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="zext_ln4659_2" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="mul_ln4659_fu_623_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="mul_ln4659" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="mul_ln4659_fu_623_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="zext_ln4659_3" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="mul_ln4659_1_fu_1221_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="mul_ln4659_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="knn_cluster1_mul_dEe_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="trunc_ln4659_mid2" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="trunc_ln4659_mid2_reg_1315" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="trunc_ln4659_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="trunc_ln4659_1_fu_629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="shl_ln4659_mid1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="shl_ln4659_mid1_fu_633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="sub_ln4659_1" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="sub_ln4659_1_fu_641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="select_ln4659_2" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="select_ln4659_2_fu_647_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_7" contextFuncName="update_knn" moduleName="update_knn1" rtlName="icmp_ln4141_7_fu_655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="select_ln4659_3" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="select_ln4659_3_fu_661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4655" name="zext_ln4655" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="zext_ln4655_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4658" name="add_ln4658" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="add_ln4658_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4658" name="zext_ln4658" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="zext_ln4658_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="144" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4659" name="rhs_V" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="rhs_V_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="145" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4128" name="ret_V" contextFuncName="update_knn" moduleName="update_knn1" rtlName="ret_V_fu_704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="196" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4132" name="dist" contextFuncName="update_knn" moduleName="update_knn1" rtlName="grp_popcount_fu_370" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="147" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4141_fu_796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_21" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_21_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_fu_717_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="155" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_22" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_22_fu_724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_23" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_23_fu_728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_25" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_25_fu_732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="158" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_1" contextFuncName="update_knn" moduleName="update_knn1" rtlName="icmp_ln4141_1_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="159" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_26" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_26_fu_745_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_24" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_24_fu_753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_25" contextFuncName="update_knn" moduleName="update_knn1" rtlName="trunc_ln4141_25_fu_757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_27" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_27_fu_761_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="165" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_2" contextFuncName="update_knn" moduleName="update_knn1" rtlName="icmp_ln4141_2_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="166" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_28" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_28_fu_800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="167" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_29" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_29_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="or_ln4141" contextFuncName="update_knn" moduleName="update_knn1" rtlName="or_ln4141_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_30" contextFuncName="update_knn" moduleName="update_knn1" rtlName="select_ln4141_30_fu_788_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141_5" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4141_5_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4149" name="icmp_ln4149" contextFuncName="update_knn" moduleName="update_knn1" rtlName="icmp_ln4149_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="add_ln4150" contextFuncName="update_knn" moduleName="update_knn1" rtlName="add_ln4150_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="177" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_25" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_25_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="181" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_24" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_24_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="185" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_23" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_23_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="189" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_22" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_22_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="193" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_21" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_21_fu_859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="197" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150" contextFuncName="update_knn" moduleName="update_knn1" rtlName="zext_ln4150_fu_869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="204" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4655" name="i_10" contextFuncName="update_knn1" moduleName="update_knn1" rtlName="i_10_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="218" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="zext_ln4463_fu_879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="219" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="trunc_ln4463_fu_883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="220" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln5" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="shl_ln5_fu_887_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="221" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="sub_ln4463_fu_895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="222" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="icmp_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4454_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="223" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="add_ln4454_fu_907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="icmp_ln4456" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4456_fu_913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="229" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_11" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4463_11_fu_919_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="230" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454_5" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="add_ln4454_5_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="231" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_32" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="zext_ln4463_32_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="232" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_9" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="trunc_ln4463_9_fu_937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="233" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4463_mid1" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="shl_ln4463_mid1_fu_941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="sub_ln4463_5_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_12" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4463_12_fu_955_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="select_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4454_fu_963_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="zext_ln4463_5_fu_971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="add_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="243" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_26" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="245" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_27" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="247" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_28" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="249" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_29" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="251" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_30" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="253" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_31" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_0_fu_1005_p6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="254" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="min_distance_list_0" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="knn_cluster1_mux_cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="255" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4463_fu_1029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="256" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4463_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="257" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4463_1_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="258" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="not_icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="not_icmp_ln4463_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_1_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="phitmp_i_1_cast_cast_fu_1053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_9" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4463_9_fu_1057_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_10" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="trunc_ln4463_10_fu_1065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4463_2_fu_1069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="tmp_12" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="tmp_12_fu_1074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4463_8_fu_1084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="phitmp_i_2_fu_1090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="phitmp_i_2_cast_cast_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_10" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4463_10_fu_1102_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="tmp_13" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="tmp_13_fu_1110_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4474_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4479_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4479_fu_1132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_22" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_2_22_fu_1140_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4474_fu_1147_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="min_distance_list_2_23" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_2_23_fu_1155_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474_1" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4474_1_fu_1163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479_1" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="icmp_ln4479_1_fu_1169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="label_list_2_9" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="label_list_2_9_fu_1175_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_24" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="min_distance_list_2_24_fu_1183_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_14" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4474_14_fu_1190_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_15" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4474_15_fu_1198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_24" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4479_24_fu_1206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_25" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="select_ln4479_25_fu_1214_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="j" contextFuncName="knn_vote_small" moduleName="update_knn1" rtlName="j_fu_1023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="22" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4722" name="icmp_ln4722" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="icmp_ln4722_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4722" name="i" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="i_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="30" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4725" name="zext_ln4725" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="zext_ln4725_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="40" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4732" name="p_Result_s" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="training_set_V_7_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4736" name="icmp_ln4736" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="icmp_ln4736_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="50" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4736" name="i_7" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="i_7_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="86" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4768" name="trunc_ln414" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="trunc_ln414_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="109" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="lhs_V" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="lhs_V_fu_504_p8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="zext_ln4812" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="zext_ln4812_fu_521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="116" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="trunc_ln4812" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="trunc_ln4812_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="117" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="shl_ln" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="shl_ln_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="118" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="sub_ln4812" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="sub_ln4812_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="119" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141" contextFuncName="update_knn" moduleName="update_knn2" rtlName="icmp_ln4141_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4806" name="icmp_ln4806" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="icmp_ln4806_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="121" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4806" name="add_ln4806" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="add_ln4806_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4808" name="icmp_ln4808" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="icmp_ln4808_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="select_ln4812" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="select_ln4812_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4806" name="add_ln4806_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="add_ln4806_1_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="zext_ln4812_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="zext_ln4812_1_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="select_ln4812_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="select_ln4812_1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="zext_ln4812_2" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="mul_ln4812_fu_597_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="mul_ln4812" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="mul_ln4812_fu_597_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="zext_ln4812_3" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="mul_ln4812_1_fu_1195_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="mul_ln4812_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="knn_cluster1_mul_dEe_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="trunc_ln4812_mid2" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="trunc_ln4812_mid2_reg_1295" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="trunc_ln4812_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="trunc_ln4812_1_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="137" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="shl_ln4812_mid1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="shl_ln4812_mid1_fu_607_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="138" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="sub_ln4812_1" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="sub_ln4812_1_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="139" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="select_ln4812_2" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="select_ln4812_2_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_6" contextFuncName="update_knn" moduleName="update_knn2" rtlName="icmp_ln4141_6_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="select_ln4812_3" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="select_ln4812_3_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="142" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4808" name="zext_ln4808" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="zext_ln4808_fu_661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4811" name="add_ln4811" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="add_ln4811_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="147" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4811" name="zext_ln4811" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="zext_ln4811_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4812" name="rhs_V" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="rhs_V_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4128" name="ret_V" contextFuncName="update_knn" moduleName="update_knn2" rtlName="ret_V_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="196" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4132" name="dist" contextFuncName="update_knn" moduleName="update_knn2" rtlName="grp_popcount_fu_345" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="153" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4141_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_16" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_16_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="158" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_fu_691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="161" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_17" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_17_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_18" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_18_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_19" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_19_fu_706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_1" contextFuncName="update_knn" moduleName="update_knn2" rtlName="icmp_ln4141_1_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="165" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_20" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_20_fu_719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_19" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_19_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_20" contextFuncName="update_knn" moduleName="update_knn2" rtlName="trunc_ln4141_20_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_21" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_21_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_2" contextFuncName="update_knn" moduleName="update_knn2" rtlName="icmp_ln4141_2_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="172" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_22" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_22_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="173" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_23" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_23_fu_748_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="or_ln4141" contextFuncName="update_knn" moduleName="update_knn2" rtlName="or_ln4141_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="175" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_24" contextFuncName="update_knn" moduleName="update_knn2" rtlName="select_ln4141_24_fu_762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="176" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141_4" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4141_4_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="177" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4149" name="icmp_ln4149" contextFuncName="update_knn" moduleName="update_knn2" rtlName="icmp_ln4149_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="180" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="add_ln4150" contextFuncName="update_knn" moduleName="update_knn2" rtlName="add_ln4150_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="183" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_20" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_20_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="187" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_19" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_19_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="191" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_18" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_18_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="195" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_17" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_17_fu_823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="199" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_16" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_16_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="203" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150" contextFuncName="update_knn" moduleName="update_knn2" rtlName="zext_ln4150_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="210" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4808" name="i_8" contextFuncName="update_knn2" moduleName="update_knn2" rtlName="i_8_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="224" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="zext_ln4463_fu_853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="225" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="trunc_ln4463_fu_857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="226" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="shl_ln4_fu_861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="227" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="sub_ln4463_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="icmp_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4454_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="229" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="add_ln4454_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="icmp_ln4456" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4456_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_9" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4463_9_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454_4" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="add_ln4454_4_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="237" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_26" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="zext_ln4463_26_fu_907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="238" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_7" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="trunc_ln4463_7_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="239" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4463_mid1" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="shl_ln4463_mid1_fu_915_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="sub_ln4463_4_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_10" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4463_10_fu_929_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="242" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="select_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4454_fu_937_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="246" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="zext_ln4463_4_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="247" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="add_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="249" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_20" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="251" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_21" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="253" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_22" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="255" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_23" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="257" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_24" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_25" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_0_fu_979_p6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="min_distance_list_0" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="knn_cluster1_mux_cud_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4463_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4463_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4463_1_fu_1016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="not_icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="not_icmp_ln4463_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_1_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="phitmp_i_1_cast_cast_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_7" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4463_7_fu_1031_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="trunc_ln4463_8_fu_1039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4463_2_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="tmp_10" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="tmp_10_fu_1048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_7" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4463_7_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="phitmp_i_2_fu_1064_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="phitmp_i_2_cast_cast_fu_1072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4463_8_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="tmp_11" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="tmp_11_fu_1084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4474_fu_1094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4479_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4479_fu_1106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_18" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_2_18_fu_1114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4474_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="min_distance_list_2_19" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_2_19_fu_1129_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474_1" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4474_1_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479_1" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="icmp_ln4479_1_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="283" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="label_list_2_8" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="label_list_2_8_fu_1149_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_20" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="min_distance_list_2_20_fu_1157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="285" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_11" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4474_11_fu_1164_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="286" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_12" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4474_12_fu_1172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="287" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_19" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4479_19_fu_1180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="288" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_20" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="select_ln4479_20_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="290" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="j" contextFuncName="knn_vote_small" moduleName="update_knn2" rtlName="j_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="22" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4875" name="icmp_ln4875" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="icmp_ln4875_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4875" name="i" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="i_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="30" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4878" name="zext_ln4878" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="zext_ln4878_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="40" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4885" name="p_Result_s" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="training_set_V_6_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4889" name="icmp_ln4889" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="icmp_ln4889_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="50" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4889" name="i_5" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="i_5_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="86" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4921" name="trunc_ln414" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="trunc_ln414_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="109" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="lhs_V" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="lhs_V_fu_504_p8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="zext_ln4965" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="zext_ln4965_fu_521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="116" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="trunc_ln4965" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="trunc_ln4965_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="117" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="shl_ln" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="shl_ln_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="118" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="sub_ln4965" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="sub_ln4965_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="119" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141" contextFuncName="update_knn" moduleName="update_knn3" rtlName="icmp_ln4141_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4959" name="icmp_ln4959" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="icmp_ln4959_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="121" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4959" name="add_ln4959" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="add_ln4959_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4961" name="icmp_ln4961" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="icmp_ln4961_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="select_ln4965" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="select_ln4965_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4959" name="add_ln4959_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="add_ln4959_1_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="zext_ln4965_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="zext_ln4965_1_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="select_ln4965_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="select_ln4965_1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="zext_ln4965_2" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="mul_ln4965_fu_597_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="mul_ln4965" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="mul_ln4965_fu_597_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="zext_ln4965_3" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="mul_ln4965_1_fu_1195_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="mul_ln4965_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="knn_cluster1_mul_dEe_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="trunc_ln4965_mid2" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="trunc_ln4965_mid2_reg_1295" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="trunc_ln4965_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="trunc_ln4965_1_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="137" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="shl_ln4965_mid1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="shl_ln4965_mid1_fu_607_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="138" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="sub_ln4965_1" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="sub_ln4965_1_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="139" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="select_ln4965_2" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="select_ln4965_2_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_5" contextFuncName="update_knn" moduleName="update_knn3" rtlName="icmp_ln4141_5_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="select_ln4965_3" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="select_ln4965_3_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="142" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4961" name="zext_ln4961" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="zext_ln4961_fu_661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4964" name="add_ln4964" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="add_ln4964_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="147" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4964" name="zext_ln4964" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="zext_ln4964_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4965" name="rhs_V" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="rhs_V_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4128" name="ret_V" contextFuncName="update_knn" moduleName="update_knn3" rtlName="ret_V_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="196" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4132" name="dist" contextFuncName="update_knn" moduleName="update_knn3" rtlName="grp_popcount_fu_345" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="153" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4141_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_11" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_11_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="158" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_fu_691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="161" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_12" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_12_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_13" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_13_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_13" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_13_fu_706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_1" contextFuncName="update_knn" moduleName="update_knn3" rtlName="icmp_ln4141_1_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="165" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_14" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_14_fu_719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_14" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_14_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_15" contextFuncName="update_knn" moduleName="update_knn3" rtlName="trunc_ln4141_15_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_15" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_15_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_2" contextFuncName="update_knn" moduleName="update_knn3" rtlName="icmp_ln4141_2_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="172" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_16" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_16_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="173" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_17" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_17_fu_748_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="or_ln4141" contextFuncName="update_knn" moduleName="update_knn3" rtlName="or_ln4141_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="175" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_18" contextFuncName="update_knn" moduleName="update_knn3" rtlName="select_ln4141_18_fu_762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="176" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141_3" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4141_3_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="177" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4149" name="icmp_ln4149" contextFuncName="update_knn" moduleName="update_knn3" rtlName="icmp_ln4149_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="180" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="add_ln4150" contextFuncName="update_knn" moduleName="update_knn3" rtlName="add_ln4150_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="183" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_15" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_15_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="187" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_14" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_14_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="191" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_13" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_13_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="195" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_12" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_12_fu_823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="199" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_11" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_11_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="203" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150" contextFuncName="update_knn" moduleName="update_knn3" rtlName="zext_ln4150_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="210" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4961" name="i_6" contextFuncName="update_knn3" moduleName="update_knn3" rtlName="i_6_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="224" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="zext_ln4463_fu_853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="225" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="trunc_ln4463_fu_857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="226" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln3" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="shl_ln3_fu_861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="227" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="sub_ln4463_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="icmp_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4454_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="229" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="add_ln4454_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="icmp_ln4456" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4456_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_7" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4463_7_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454_3" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="add_ln4454_3_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="237" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_20" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="zext_ln4463_20_fu_907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="238" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="trunc_ln4463_5_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="239" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4463_mid1" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="shl_ln4463_mid1_fu_915_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="sub_ln4463_3_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4463_8_fu_929_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="242" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="select_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4454_fu_937_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="246" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="zext_ln4463_3_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="247" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="add_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="249" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_14" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="251" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_15" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="253" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_16" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="255" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_17" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="257" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_18" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_19" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_0_fu_979_p6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="min_distance_list_0" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="knn_cluster1_mux_cud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4463_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4463_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4463_1_fu_1016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="not_icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="not_icmp_ln4463_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_1_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="phitmp_i_1_cast_cast_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4463_5_fu_1031_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_6" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="trunc_ln4463_6_fu_1039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4463_2_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="tmp_6" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="tmp_6_fu_1048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_6" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4463_6_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="phitmp_i_2_fu_1064_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="phitmp_i_2_cast_cast_fu_1072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_6" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4463_6_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="tmp_7" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="tmp_7_fu_1084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4474_fu_1094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4479_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4479_fu_1106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_13" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_2_13_fu_1114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4474_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="min_distance_list_2_14" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_2_14_fu_1129_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474_1" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4474_1_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479_1" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="icmp_ln4479_1_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="283" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="label_list_2_6" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="label_list_2_6_fu_1149_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_15" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="min_distance_list_2_15_fu_1157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="285" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_8" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4474_8_fu_1164_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="286" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_9" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4474_9_fu_1172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="287" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_14" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4479_14_fu_1180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="288" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_15" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="select_ln4479_15_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="290" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="j" contextFuncName="knn_vote_small" moduleName="update_knn3" rtlName="j_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="22" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5028" name="icmp_ln5028" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="icmp_ln5028_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5028" name="i" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="i_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="30" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5031" name="zext_ln5031" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="zext_ln5031_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="40" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5038" name="p_Result_s" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="training_set_V_5_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5042" name="icmp_ln5042" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="icmp_ln5042_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="50" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5042" name="i_3" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="i_3_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="86" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5074" name="trunc_ln414" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="trunc_ln414_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="109" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="lhs_V" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="lhs_V_fu_504_p8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="zext_ln5117" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="zext_ln5117_fu_521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="116" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="trunc_ln5117" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="trunc_ln5117_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="117" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="shl_ln" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="shl_ln_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="118" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="sub_ln5117" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="sub_ln5117_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="119" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141" contextFuncName="update_knn" moduleName="update_knn4" rtlName="icmp_ln4141_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5111" name="icmp_ln5111" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="icmp_ln5111_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="121" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5111" name="add_ln5111" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="add_ln5111_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5113" name="icmp_ln5113" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="icmp_ln5113_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="select_ln5117" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="select_ln5117_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5111" name="add_ln5111_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="add_ln5111_1_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="zext_ln5117_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="zext_ln5117_1_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="select_ln5117_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="select_ln5117_1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="zext_ln5117_2" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="mul_ln5117_fu_597_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="mul_ln5117" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="mul_ln5117_fu_597_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="zext_ln5117_3" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="mul_ln5117_1_fu_1195_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="mul_ln5117_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="knn_cluster1_mul_dEe_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="trunc_ln5117_mid2" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="trunc_ln5117_mid2_reg_1295" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="trunc_ln5117_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="trunc_ln5117_1_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="137" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="shl_ln5117_mid1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="shl_ln5117_mid1_fu_607_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="138" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="sub_ln5117_1" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="sub_ln5117_1_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="139" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="select_ln5117_2" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="select_ln5117_2_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_4" contextFuncName="update_knn" moduleName="update_knn4" rtlName="icmp_ln4141_4_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="select_ln5117_3" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="select_ln5117_3_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="142" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5113" name="zext_ln5113" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="zext_ln5113_fu_661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5116" name="add_ln5116" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="add_ln5116_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="147" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5116" name="zext_ln5116" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="zext_ln5116_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5117" name="rhs_V" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="rhs_V_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4128" name="ret_V" contextFuncName="update_knn" moduleName="update_knn4" rtlName="ret_V_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="196" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4132" name="dist" contextFuncName="update_knn" moduleName="update_knn4" rtlName="grp_popcount_fu_345" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="153" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4141_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_6" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_6_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="158" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_fu_691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="161" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_7" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_7_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_8" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_8_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_7" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_7_fu_706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_1" contextFuncName="update_knn" moduleName="update_knn4" rtlName="icmp_ln4141_1_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="165" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_8" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_8_fu_719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_9" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_9_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_10" contextFuncName="update_knn" moduleName="update_knn4" rtlName="trunc_ln4141_10_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_9" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_9_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_2" contextFuncName="update_knn" moduleName="update_knn4" rtlName="icmp_ln4141_2_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="172" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_10" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_10_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="173" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_11" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_11_fu_748_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="or_ln4141" contextFuncName="update_knn" moduleName="update_knn4" rtlName="or_ln4141_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="175" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_12" contextFuncName="update_knn" moduleName="update_knn4" rtlName="select_ln4141_12_fu_762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="176" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141_2" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4141_2_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="177" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4149" name="icmp_ln4149" contextFuncName="update_knn" moduleName="update_knn4" rtlName="icmp_ln4149_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="180" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="add_ln4150" contextFuncName="update_knn" moduleName="update_knn4" rtlName="add_ln4150_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="183" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_10" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_10_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="187" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_9" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_9_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="191" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_8" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_8_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="195" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_7" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_7_fu_823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="199" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_6" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_6_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="203" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150" contextFuncName="update_knn" moduleName="update_knn4" rtlName="zext_ln4150_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="210" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5113" name="i_4" contextFuncName="update_knn4" moduleName="update_knn4" rtlName="i_4_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="224" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="zext_ln4463_fu_853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="225" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="trunc_ln4463_fu_857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="226" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln2" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="shl_ln2_fu_861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="227" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="sub_ln4463_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="icmp_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4454_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="229" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="add_ln4454_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="icmp_ln4456" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4456_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4463_5_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454_2" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="add_ln4454_2_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="237" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_14" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="zext_ln4463_14_fu_907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="238" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="trunc_ln4463_3_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="239" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4463_mid1" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="shl_ln4463_mid1_fu_915_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="sub_ln4463_2_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_6" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4463_6_fu_929_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="242" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="select_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4454_fu_937_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="246" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="zext_ln4463_2_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="247" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="add_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="249" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="251" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_9" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="253" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_10" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="255" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_11" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="257" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_12" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_13" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_0_fu_979_p6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="min_distance_list_0" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="knn_cluster1_mux_cud_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4463_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4463_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4463_1_fu_1016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="not_icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="not_icmp_ln4463_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_1_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="phitmp_i_1_cast_cast_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4463_3_fu_1031_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="trunc_ln4463_4_fu_1039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4463_4_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="tmp_4" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="tmp_4_fu_1048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4463_5_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="phitmp_i_2_fu_1064_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="phitmp_i_2_cast_cast_fu_1072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4463_4_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="tmp_5" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="tmp_5_fu_1084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4474_fu_1094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4479_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4479_fu_1106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_8" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_2_8_fu_1114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4474_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="min_distance_list_2_9" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_2_9_fu_1129_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474_1" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4474_1_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479_1" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="icmp_ln4479_1_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="283" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="label_list_2_4" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="label_list_2_4_fu_1149_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_10" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="min_distance_list_2_10_fu_1157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="285" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_5" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4474_5_fu_1164_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="286" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_6" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4474_6_fu_1172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="287" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_9" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4479_9_fu_1180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="288" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_10" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="select_ln4479_10_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="290" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="j" contextFuncName="knn_vote_small" moduleName="update_knn4" rtlName="j_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="21" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5180" name="icmp_ln5180" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="icmp_ln5180_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="23" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5180" name="i" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="i_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="29" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5183" name="zext_ln5183" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="zext_ln5183_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="39" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5190" name="p_Result_s" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="training_set_V_4_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="47" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5194" name="icmp_ln5194" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="icmp_ln5194_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="49" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5194" name="i_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="i_1_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="85" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5226" name="trunc_ln414" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="trunc_ln414_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="108" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="lhs_V" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="lhs_V_fu_510_p8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="114" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="zext_ln5270" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="zext_ln5270_fu_527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="115" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="trunc_ln5270" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="trunc_ln5270_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="116" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="shl_ln" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="shl_ln_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="117" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="sub_ln5270" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="sub_ln5270_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="118" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141" contextFuncName="update_knn" moduleName="update_knn5" rtlName="icmp_ln4141_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="119" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5264" name="icmp_ln5264" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="icmp_ln5264_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="120" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5264" name="add_ln5264" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="add_ln5264_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="125" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5266" name="icmp_ln5266" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="icmp_ln5266_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="126" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="select_ln5270" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="select_ln5270_fu_573_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="127" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5264" name="add_ln5264_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="add_ln5264_1_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="128" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="zext_ln5270_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="zext_ln5270_1_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="129" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="select_ln5270_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="select_ln5270_1_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="130" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="zext_ln5270_2" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="mul_ln5270_fu_603_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="131" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="mul_ln5270" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="mul_ln5270_fu_603_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="132" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="zext_ln5270_3" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="mul_ln5270_1_fu_1201_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="133" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="mul_ln5270_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="knn_cluster1_mul_dEe_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="134" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="trunc_ln5270_mid2" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="trunc_ln5270_mid2_reg_1301" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="135" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="trunc_ln5270_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="trunc_ln5270_1_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="136" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="shl_ln5270_mid1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="shl_ln5270_mid1_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="137" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="sub_ln5270_1" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="sub_ln5270_1_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="138" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="select_ln5270_2" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="select_ln5270_2_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="139" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_3" contextFuncName="update_knn" moduleName="update_knn5" rtlName="icmp_ln4141_3_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="140" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="select_ln5270_3" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="select_ln5270_3_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="141" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5266" name="zext_ln5266" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="zext_ln5266_fu_667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="145" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5269" name="add_ln5269" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="add_ln5269_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="146" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5269" name="zext_ln5269" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="zext_ln5269_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="149" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5270" name="rhs_V" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="rhs_V_fu_680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="150" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4128" name="ret_V" contextFuncName="update_knn" moduleName="update_knn5" rtlName="ret_V_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="196" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="151" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4132" name="dist" contextFuncName="update_knn" moduleName="update_knn5" rtlName="grp_popcount_fu_345" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="152" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4141_fu_776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="155" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_fu_689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="156" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_1" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_1_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="157" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_fu_697_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="160" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_2" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_2_fu_704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="161" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_3" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_3_fu_708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="162" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_1" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_1_fu_712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="163" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_1" contextFuncName="update_knn" moduleName="update_knn5" rtlName="icmp_ln4141_1_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="164" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_2" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_2_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="167" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_4" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_4_fu_733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="168" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="trunc_ln4141_5" contextFuncName="update_knn" moduleName="update_knn5" rtlName="trunc_ln4141_5_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="169" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_3" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_3_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="170" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="icmp_ln4141_2" contextFuncName="update_knn" moduleName="update_knn5" rtlName="icmp_ln4141_2_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="171" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_5" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_5_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="172" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_4" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_4_fu_754_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="173" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="or_ln4141" contextFuncName="update_knn" moduleName="update_knn5" rtlName="or_ln4141_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="174" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="select_ln4141_6" contextFuncName="update_knn" moduleName="update_knn5" rtlName="select_ln4141_6_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="175" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4141" name="zext_ln4141_1" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4141_1_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="176" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4149" name="icmp_ln4149" contextFuncName="update_knn" moduleName="update_knn5" rtlName="icmp_ln4149_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="179" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="add_ln4150" contextFuncName="update_knn" moduleName="update_knn5" rtlName="add_ln4150_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="182" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_5" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_5_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="186" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_4" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_4_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="190" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_3" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_3_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="194" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_2" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_2_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="198" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150_1" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_1_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="202" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4150" name="zext_ln4150" contextFuncName="update_knn" moduleName="update_knn5" rtlName="zext_ln4150_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="209" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="5266" name="i_2" contextFuncName="update_knn5" moduleName="update_knn5" rtlName="i_2_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="223" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="zext_ln4463_fu_859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="224" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="trunc_ln4463_fu_863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="225" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="shl_ln1_fu_867_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="226" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="sub_ln4463_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="227" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="icmp_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4454_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="228" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="add_ln4454_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="233" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="icmp_ln4456" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4456_fu_893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="234" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4463_3_fu_899_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="235" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="add_ln4454_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="add_ln4454_1_fu_907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="236" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_8" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="zext_ln4463_8_fu_913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="237" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="trunc_ln4463_1_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="238" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="shl_ln4463_mid1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="shl_ln4463_mid1_fu_921_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="239" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="sub_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="sub_ln4463_1_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="240" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4463_4_fu_935_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="241" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4454" name="select_ln4454" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4454_fu_943_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="245" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="zext_ln4463_1_fu_951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="246" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="add_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="248" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="250" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="252" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_4" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="254" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_5" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="256" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_6" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="258" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="zext_ln4463_7" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_0_fu_985_p6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="259" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="min_distance_list_0" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="knn_cluster1_mux_cud_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="260" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4463_fu_1009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="261" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4463_fu_1014_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="262" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4463_1_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="263" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="not_icmp_ln4463" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="not_icmp_ln4463_fu_1027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="264" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_1_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="phitmp_i_1_cast_cast_fu_1033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="265" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4463_1_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="266" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="trunc_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="trunc_ln4463_2_fu_1045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="267" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4463_2_fu_1049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="268" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="tmp_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="tmp_2_fu_1054_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="269" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="icmp_ln4463_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4463_3_fu_1064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="270" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="phitmp_i_2_fu_1070_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="271" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="phitmp_i_2_cast_cast" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="phitmp_i_2_cast_cast_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="272" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4463" name="select_ln4463_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4463_2_fu_1082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="273" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="tmp_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="tmp_3_fu_1090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="274" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4474_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="275" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4479_fu_1106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="276" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4479_fu_1112_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="277" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_2_3_fu_1120_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="278" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4474_fu_1127_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="279" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="min_distance_list_2_4" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_2_4_fu_1135_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="280" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="icmp_ln4474_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4474_1_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="281" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="icmp_ln4479_1" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="icmp_ln4479_1_fu_1149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="282" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="label_list_2_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="label_list_2_2_fu_1155_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="283" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="min_distance_list_2_5" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="min_distance_list_2_5_fu_1163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="284" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_2" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4474_2_fu_1170_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="285" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4474" name="select_ln4474_3" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4474_3_fu_1178_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="286" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_4" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4479_4_fu_1186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="287" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4479" name="select_ln4479_5" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="select_ln4479_5_fu_1194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="289" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="4456" name="j" contextFuncName="knn_vote_small" moduleName="update_knn5" rtlName="j_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"&gt;&lt;\/item&gt;
<item  id="51" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7591" name="knn_out1_V_V" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="knn_out1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="54" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7594" name="knn_out2_V_V" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="knn_out2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="57" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7597" name="knn_out3_V_V" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="knn_out3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="60" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7600" name="knn_out4_V_V" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="knn_out4_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="65" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7604" name="_ln7604" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="update_knn1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="66" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7605" name="_ln7605" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="update_knn2_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="67" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7606" name="_ln7606" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="update_knn3_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="68" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7607" name="_ln7607" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="update_knn4_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
<item  id="69" filename="dg_reg/src/sdsoc/digitrec.cpp" linenumber="7608" name="_ln7608" contextFuncName="knn_cluster1" moduleName="knn_cluster1" rtlName="update_knn5_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls"><\/item>
</annotationInfo>
