<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 79</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page79-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce079.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;2-17</p>
<p style="position:absolute;top:47px;left:634px;white-space:nowrap" class="ft01">SYSTEM ARCHITECTURE OVERVIEW</p>
<p style="position:absolute;top:100px;left:123px;white-space:nowrap" class="ft06">hardware support for a virtual&#160;interrupt flag&#160;(VIF) to&#160;improve reliability&#160;of running 8086&#160;programs in multi-<br/>tasking and multiple-processor environments.<br/>See&#160;<a href="o_fe12b1e2a880e0ce-987.html">also: Section 20.3,&#160;“Interrupt and&#160;Exception Handling&#160;in Virtual-8086 Mode.”</a></p>
<p style="position:absolute;top:165px;left:69px;white-space:nowrap" class="ft02">PVI</p>
<p style="position:absolute;top:165px;left:123px;white-space:nowrap" class="ft07"><b>Protected-Mode Virtual Interrupts (bit&#160;1 of&#160;CR4)</b>&#160;—&#160;Enables hardware support for a&#160;virtual&#160;interrupt&#160;<br/>flag (VIF)&#160;in&#160;protected mode&#160;when set;&#160;disables&#160;the&#160;VIF flag&#160;in protected&#160;mode&#160;when clear.&#160;<br/>See&#160;also:&#160;<a href="o_fe12b1e2a880e0ce-996.html">Section&#160;20.4, “Protected-Mode Virtual Interrupts.”</a></p>
<p style="position:absolute;top:229px;left:69px;white-space:nowrap" class="ft02">TSD</p>
<p style="position:absolute;top:229px;left:123px;white-space:nowrap" class="ft05"><b>Time&#160;Stamp&#160;Disable&#160;(bit&#160;2&#160;of&#160;CR4)</b>&#160;—&#160;Restricts&#160;the execution of&#160;the&#160;RDTSC&#160;instruction&#160;to&#160;procedures&#160;<br/>running at privilege level 0&#160;when set; allows RDTSC instruction to be&#160;executed at any privilege level when&#160;<br/>clear.&#160;This bit&#160;also applies&#160;to the&#160;RDTSCP instruction if supported&#160;(if CPUID.80000001H:EDX[27]&#160;=&#160;1).</p>
<p style="position:absolute;top:286px;left:69px;white-space:nowrap" class="ft02">DE</p>
<p style="position:absolute;top:286px;left:123px;white-space:nowrap" class="ft06"><b>Debugging Extensions&#160;(bit 3 of CR4)</b>&#160;— References&#160;to debug&#160;registers DR4&#160;and&#160;DR5&#160;cause an&#160;unde-<br/>fined opcode&#160;(#UD) exception to be generated&#160;when set; when&#160;clear,&#160;processor aliases references to regis-<br/>ters DR4 and DR5 for&#160;compatibility&#160;with software&#160;written to&#160;run&#160;on earlier IA-32 processors.&#160;<br/>See&#160;<a href="o_fe12b1e2a880e0ce-577.html">also: Section 17.2.2, “Debug&#160;Registers&#160;DR4 and&#160;DR5.”</a></p>
<p style="position:absolute;top:367px;left:69px;white-space:nowrap" class="ft02">PSE</p>
<p style="position:absolute;top:367px;left:123px;white-space:nowrap" class="ft06"><b>Page&#160;Size&#160;Extensions&#160;(bit&#160;4&#160;of&#160;CR4)</b>&#160;—&#160;Enables 4-MByte&#160;pages&#160;with&#160;32-bit&#160;paging&#160;when set;&#160;restricts&#160;<br/>32-bit paging&#160;to&#160;pages of 4 KBytes when&#160;clear.<br/>See&#160;<a href="o_fe12b1e2a880e0ce-111.html">also: Section 4.3, “32-Bit&#160;Paging.”</a></p>
<p style="position:absolute;top:432px;left:69px;white-space:nowrap" class="ft02">PAE</p>
<p style="position:absolute;top:432px;left:123px;white-space:nowrap" class="ft06"><b>Physical Address Extension&#160;(bit 5 of CR4)</b>&#160;— When&#160;set, enables paging&#160;to produce physical addresses&#160;<br/>with more than&#160;32&#160;bits. When&#160;clear,&#160;restricts physical addresses to 32 bits. PAE&#160;must be set before entering&#160;<br/>IA-32e&#160;mode.<br/>See also:&#160;<a href="o_fe12b1e2a880e0ce-105.html">Chapter 4, “Paging.”</a></p>
<p style="position:absolute;top:513px;left:69px;white-space:nowrap" class="ft02">MCE</p>
<p style="position:absolute;top:513px;left:123px;white-space:nowrap" class="ft07"><b>Machine-Check Enable (bit 6 of CR4)</b>&#160;— Enables the&#160;machine-check&#160;exception when&#160;set;&#160;disables the&#160;<br/>machine-check&#160;exception when clear.<br/>See also:&#160;<a href="o_fe12b1e2a880e0ce-507.html">Chapter 15,&#160;“Machine-Check&#160;Architecture.”</a></p>
<p style="position:absolute;top:577px;left:69px;white-space:nowrap" class="ft02">PGE</p>
<p style="position:absolute;top:577px;left:123px;white-space:nowrap" class="ft07"><b>Page Global Enable (bit&#160;7&#160;of CR4)</b>&#160;— (Introduced in the&#160;P6 family processors.)&#160;Enables the&#160;global page&#160;<br/>feature when set; disables&#160;the global page&#160;feature when clear.&#160;The&#160;global page&#160;feature allows frequently&#160;<br/>used or&#160;shared&#160;pages&#160;to be marked as&#160;global to&#160;all users&#160;(done with&#160;the&#160;global flag, bit&#160;8, in&#160;a page-direc-<br/>tory&#160;or page-table entry). Global&#160;pages are not flushed&#160;from&#160;the translation-lookaside buffer (TLB) on&#160;a&#160;<br/>task switch or a&#160;write&#160;to&#160;register&#160;CR3.<br/>When enabling the&#160;global&#160;page&#160;feature,&#160;paging must be&#160;enabled&#160;(by setting&#160;the PG&#160;flag&#160;in&#160;control register&#160;<br/>CR0)&#160;before&#160;the PGE&#160;flag is&#160;set. Reversing this&#160;sequence may&#160;affect program correctness,&#160;and processor&#160;<br/>performance will be&#160;impacted.&#160;<br/>See&#160;<a href="o_fe12b1e2a880e0ce-139.html">also: Section 4.10,&#160;“Caching Translation Information.”</a></p>
<p style="position:absolute;top:748px;left:69px;white-space:nowrap" class="ft02">PCE</p>
<p style="position:absolute;top:748px;left:123px;white-space:nowrap" class="ft05"><b>Performance-Monitoring Counter Enable (bit 8 of CR4)</b>&#160;— Enables&#160;execution of the&#160;RDPMC instruc-<br/>tion for programs or&#160;procedures&#160;running at&#160;any protection&#160;level when set; RDPMC instruction can&#160;be&#160;<br/>executed&#160;only&#160;at protection&#160;level 0 when clear.</p>
<p style="position:absolute;top:805px;left:69px;white-space:nowrap" class="ft02">OSFXSR</p>
<p style="position:absolute;top:822px;left:123px;white-space:nowrap" class="ft05"><b>Operating System&#160;Support&#160;for&#160;FXSAVE&#160;and&#160;FXRSTOR&#160;instructions (bit&#160;9&#160;of CR4)</b>&#160;—&#160;When set,&#160;this&#160;<br/>flag: (1) indicates to&#160;software that the operating&#160;system&#160;supports the&#160;use of&#160;the FXSAVE&#160;and FXRSTOR&#160;<br/>instructions, (2) enables the&#160;FXSAVE and FXRSTOR instructions to&#160;save&#160;and restore&#160;the&#160;contents&#160;of the&#160;<br/>XMM&#160;and MXCSR&#160;registers along with the&#160;contents of&#160;the x87 FPU&#160;and&#160;MMX registers, and&#160;(3)&#160;enables the&#160;<br/>processor&#160;to execute&#160;SSE/SSE2/SSE3/SSSE3/SSE4&#160;instructions, with&#160;the&#160;exception of the&#160;PAUSE,&#160;<br/>PREFETCH<i>h</i>,&#160;SFENCE, LFENCE,&#160;MFENCE, MOVNTI, CLFLUSH,&#160;CRC32, and&#160;POPCNT.&#160;<br/>If this flag is&#160;clear,&#160;the&#160;FXSAVE and&#160;FXRSTOR instructions&#160;will&#160;save&#160;and restore&#160;the&#160;contents of the x87&#160;FPU&#160;<br/>and MMX&#160;registers,&#160;but&#160;they&#160;may not save&#160;and restore&#160;the contents of the XMM and MXCSR&#160;registers. Also,&#160;<br/>the processor will generate&#160;an&#160;invalid opcode&#160;exception (#UD) if it&#160;attempts&#160;to execute any&#160;<br/>SSE/SSE2/SSE3&#160;instruction,&#160;with the&#160;exception of PAUSE,&#160;PREFETCH<i>h</i>, SFENCE,&#160;LFENCE, MFENCE,&#160;<br/>MOVNTI,&#160;CLFLUSH,&#160;CRC32,&#160;and POPCNT.&#160;The operating&#160;system&#160;or&#160;executive must explicitly set&#160;this flag.</p>
</div>
</body>
</html>
