// Seed: 406101762
module module_0 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri1 id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input wire id_20
);
  wire id_22;
  tri1 id_23 = 1;
  wire id_24;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    output logic id_4,
    output logic id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14,
    input supply1 id_15,
    output supply1 id_16,
    output uwire id_17,
    input wand id_18,
    input supply1 id_19,
    output supply1 id_20,
    input tri id_21,
    input uwire id_22,
    input tri0 id_23
);
  assign id_16 = 1 + 1'd0 & id_1;
  assign id_17 = 1'b0;
  wire id_25;
  always begin : LABEL_0
    id_4 <= 1;
    id_0 = id_7;
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_10,
      id_18,
      id_8,
      id_22,
      id_23,
      id_23,
      id_6,
      id_17,
      id_1,
      id_11,
      id_16,
      id_17,
      id_8,
      id_22,
      id_19,
      id_19,
      id_13
  );
endmodule
