$date
	Sat Oct 15 16:30:34 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module compliment_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ' q $end
$var wire 1 ( reset $end
$var wire 1 ) x $end
$var wire 1 ! y $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ( reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
0"
0%
#30
1"
1%
#40
0"
0%
#50
1"
1%
#60
0"
0%
#70
1"
1%
#80
0"
0%
#90
1"
1%
#100
1&
1!
0"
0%
1$
1)
#110
0!
1*
1'
1"
1%
#120
0"
0%
#130
1"
1%
#140
0"
0%
#150
1"
1%
#160
1!
0"
0%
0$
0)
#170
1"
1%
#180
0"
0%
#190
1"
1%
#200
0"
0%
#210
1"
1%
#220
0"
0%
#230
1"
1%
#240
0!
0"
0%
1$
1)
#250
1"
1%
#260
1!
0"
0%
0$
0)
#270
1"
1%
#280
0"
0%
#290
1"
1%
#300
0"
0%
#310
1"
1%
#320
0"
0%
#330
1"
1%
#340
0!
0&
0*
0'
0"
0%
1#
1(
#350
1"
1%
#360
0"
0%
0#
0(
#370
1"
1%
#380
0"
0%
#390
1"
1%
#400
0"
0%
#410
1"
1%
#420
0"
0%
#430
1"
1%
#440
0"
0%
#450
1"
1%
#460
1&
1!
0"
0%
1$
1)
#470
0!
1*
1'
1"
1%
#480
1!
0"
0%
0$
0)
#490
1"
1%
#500
0!
0"
0%
1$
1)
#510
1"
1%
#520
0"
0%
#530
1"
1%
#540
1!
0"
0%
0$
0)
#550
1"
1%
#560
0"
0%
#570
1"
1%
#580
0"
0%
#590
1"
1%
#600
0"
0%
#610
1"
1%
#620
0"
0%
#630
1"
1%
#640
0!
0"
0%
1$
1)
#650
1"
1%
#660
1!
0"
0%
0$
0)
#670
1"
1%
#680
0!
0"
0%
1$
1)
#690
1"
1%
#700
1!
0*
0'
0"
0%
1#
1(
#710
1"
1%
#720
0!
1*
1'
0"
0%
0#
0(
#730
1"
1%
#740
0"
0%
#750
1"
1%
#760
0"
0%
#770
1"
1%
#780
0"
0%
#790
1"
1%
#800
1!
0"
0%
0$
0)
#810
1"
1%
#820
0!
0"
0%
1$
1)
#830
1"
1%
#840
1!
0"
0%
0$
0)
#850
1"
1%
#860
0"
0%
#870
1"
1%
#880
0"
0%
#890
1"
1%
#900
0!
0"
0%
1$
1)
#910
1"
1%
#920
1!
0"
0%
0$
0)
#930
1"
1%
#940
0!
0"
0%
1$
1)
#950
1"
1%
#960
0"
0%
