
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003623                       # Number of seconds simulated
sim_ticks                                  3623372631                       # Number of ticks simulated
final_tick                               530615811243                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 380777                       # Simulator instruction rate (inst/s)
host_op_rate                                   481382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 341686                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913200                       # Number of bytes of host memory used
host_seconds                                 10604.40                       # Real time elapsed on the host
sim_insts                                  4037911766                       # Number of instructions simulated
sim_ops                                    5104765624                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       510080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       250368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       206848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       338944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1327616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       381312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            381312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3985                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1956                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1616                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2648                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10372                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2979                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2979                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1589679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    140774922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1554353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69098055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1307070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     57087145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1448374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     93543788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               366403386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1589679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1554353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1307070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1448374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5899476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         105236761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              105236761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         105236761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1589679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    140774922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1554353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69098055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1307070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     57087145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1448374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     93543788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              471640147                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8689144                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3142938                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549372                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214055                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1298909                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240092                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333601                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9223                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17316915                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3142938                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1573693                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126985                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        599375                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619536                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8453575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4796662     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228148      2.70%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260169      3.08%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          477619      5.65%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214844      2.54%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328326      3.88%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179972      2.13%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153201      1.81%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814634     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8453575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361709                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471562                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       550800                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489461                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35816                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905935                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535412                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2114                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20617961                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4978                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905935                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660883                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         153956                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       135612                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331461                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265723                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19815350                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5318                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142091                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1458                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27750648                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92298181                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92298181                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10689965                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4149                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2495                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           680243                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1847839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       280583                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18616550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14987864                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29661                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6290958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18830155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          775                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8453575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772962                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2967675     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796579     21.25%     56.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1210397     14.32%     70.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845115     10.00%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       711613      8.42%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381375      4.51%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378687      4.48%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87375      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74759      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8453575                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108609     76.41%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15339     10.79%     87.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18197     12.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12494300     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212370      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492864      9.96%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786680      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14987864                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724895                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142148                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009484                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38601112                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24911800                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14553086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15130012                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29472                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722496                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238724                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905935                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61169                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9871                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18620702                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1847839                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943941                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2465                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249626                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14704214                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393639                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283650                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2083031                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754521                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692251                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14564646                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14553086                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9524914                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26719452                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674858                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356479                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6339078                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216755                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7547640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2989433     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051916     27.19%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841349     11.15%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419854      5.56%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       427608      5.67%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167000      2.21%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183416      2.43%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94927      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372137      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7547640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372137                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25796101                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38148318                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 235569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868914                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868914                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150861                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150861                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66104524                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116101                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19073466                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8689144                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3250019                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2648316                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214913                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323674                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1260569                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346754                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9478                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3343837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17750250                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3250019                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1607323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3717896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1159973                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522058                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1641326                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8525811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.579379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.372408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4807915     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259138      3.04%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270186      3.17%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          426292      5.00%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201019      2.36%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285116      3.34%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191826      2.25%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142250      1.67%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1942069     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8525811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374032                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.042808                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3521360                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       476405                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3557246                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29823                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        940971                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550848                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1026                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21209235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3927                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        940971                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3698893                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         108281                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138299                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3407672                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231689                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20444032                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134085                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28619014                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95316041                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95316041                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17455410                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11163569                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3513                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1796                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607813                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1905284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10800                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       404508                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19160934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15203653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27007                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6609215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20432662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8525811                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2959404     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1825757     21.41%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1245288     14.61%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       815715      9.57%     80.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       729765      8.56%     88.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       417467      4.90%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371897      4.36%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81746      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78772      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8525811                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114651     77.95%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16750     11.39%     89.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15680     10.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12695936     83.51%     83.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202407      1.33%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1716      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1506762      9.91%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796832      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15203653                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749730                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147081                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009674                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39107200                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25773800                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14773932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15350734                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21455                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       763070                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259975                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        940971                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          66686                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12946                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19164465                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1905284                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982942                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1783                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250694                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14932584                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1406698                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       271064                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178247                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123155                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771549                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718533                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14785086                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14773932                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9703972                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27589397                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700275                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351728                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10171448                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12523369                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6641104                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3497                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216897                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7584840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2912200     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2142409     28.25%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       849603     11.20%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426651      5.63%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397279      5.24%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181620      2.39%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       197505      2.60%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101029      1.33%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       376544      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7584840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10171448                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12523369                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1865178                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142211                       # Number of loads committed
system.switch_cpus1.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1808260                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11281739                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258220                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       376544                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26372600                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39270947                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 163333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10171448                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12523369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10171448                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854268                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854268                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170593                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170593                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67040053                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20490803                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19518535                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3484                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8689144                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3202286                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2608200                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216465                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1315526                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1251371                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338064                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9580                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3355877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17466335                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3202286                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1589435                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3875086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1113108                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        494992                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1644426                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8620656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.506647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.322959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4745570     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          401039      4.65%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          400941      4.65%     64.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          501066      5.81%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153059      1.78%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195220      2.26%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162606      1.89%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150388      1.74%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1910767     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8620656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368539                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.010133                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3519002                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       467578                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3704543                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35184                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        894345                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       542199                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20831145                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1951                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        894345                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3678255                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          55488                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       227222                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3578272                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       187071                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20119241                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115989                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28244001                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93746614                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93746614                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17563522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10680396                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3732                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           515598                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1864698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8893                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       288153                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18920214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15243471                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31751                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6296022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19013703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8620656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768250                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910737                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3067290     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1791982     20.79%     56.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1193067     13.84%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       830348      9.63%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       829963      9.63%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       397872      4.62%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377490      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60993      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71651      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8620656                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96975     75.53%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16186     12.61%     88.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15240     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12740241     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190978      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1742      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1507083      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       803427      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15243471                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.754312                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128401                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008423                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39267744                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25220093                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14819796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15371872                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18521                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       718688                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238304                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        894345                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          32144                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4761                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18923960                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1864698                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965938                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       253707                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14980972                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1407373                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262493                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2183500                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2140247                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            776127                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.724102                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14836978                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14819796                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9625477                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27157621                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.705553                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354430                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10216151                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12593143                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6330823                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218038                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7726311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162469                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3045228     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2108599     27.29%     66.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857684     11.10%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466553      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       408990      5.29%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166042      2.15%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186283      2.41%     93.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109807      1.42%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       377125      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7726311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10216151                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12593143                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1873641                       # Number of memory references committed
system.switch_cpus2.commit.loads              1146007                       # Number of loads committed
system.switch_cpus2.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1827393                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11336403                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260288                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       377125                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26272983                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38743191                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  68488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10216151                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12593143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10216151                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850530                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850530                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175737                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175737                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67244480                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20595777                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19238635                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3554                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8689144                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3121321                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541694                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209590                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1301350                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209120                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330719                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9379                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3118963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17243799                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3121321                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539839                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126964                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        668286                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1527411                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89012                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8497594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4700744     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332798      3.92%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270581      3.18%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652617      7.68%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172266      2.03%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235941      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164079      1.93%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94536      1.11%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874032     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8497594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359221                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984522                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3255456                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       654607                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650961                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23413                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        913147                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530692                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20660120                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1629                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        913147                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3493589                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         121588                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       188012                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431432                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349817                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19929378                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          366                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140523                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27866896                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93054203                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93054203                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17104957                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10761908                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4157                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2483                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           976516                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1875927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20110                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       320480                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18822520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4166                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14935284                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31803                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6476794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19944640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8497594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757590                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2985699     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1819542     21.41%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1175443     13.83%     70.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876526     10.31%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762567      8.97%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396586      4.67%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340306      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67156      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73769      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8497594                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88685     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19265     15.14%     84.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19294     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12410670     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208173      1.39%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1494862     10.01%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819912      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14935284                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718844                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127245                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008520                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38527205                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25303672                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14552019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15062529                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56736                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       742629                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245903                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        913147                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70141                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8646                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18826691                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1875927                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972633                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2467                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119189                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246453                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14698962                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399988                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236317                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198949                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2069698                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798961                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.691647                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14562140                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14552019                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9462849                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26885928                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674736                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10024752                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12321064                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6505766                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213060                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7584446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.624517                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143804                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2959204     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093654     27.60%     66.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846902     11.17%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486182      6.41%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387769      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161964      2.14%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190762      2.52%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94480      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363529      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7584446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10024752                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12321064                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860025                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133295                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767198                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11105229                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251172                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363529                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26047578                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38567432                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 191550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10024752                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12321064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10024752                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.866769                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.866769                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.153710                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.153710                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66139324                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20095314                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19051096                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                          10391                       # number of replacements
system.l2.tagsinuse                       4092.129862                       # Cycle average of tags in use
system.l2.total_refs                           117041                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14487                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.079036                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            36.623586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.260024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    906.254692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.756116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    536.739361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.917288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    449.598127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.933167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    743.265101                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            397.607585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            321.129197                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            285.740937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            365.304682                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.221254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.131040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.109765                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.181461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.097072                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.078401                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.069761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.089186                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999055                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3535                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2456                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2240                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3021                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11260                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4376                       # number of Writeback hits
system.l2.Writeback_hits::total                  4376                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   207                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3073                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11467                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3599                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2508                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2279                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3073                       # number of overall hits
system.l2.overall_hits::total                   11467                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3985                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1956                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1616                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2646                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10370                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3985                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1956                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1616                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2648                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10372                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3985                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1956                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1616                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2648                       # number of overall misses
system.l2.overall_misses::total                 10372                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2099042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    181105959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2079706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     91442875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1782915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     73903182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1705361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    119537896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       473656936                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       104936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        104936                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2099042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    181105959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2079706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     91442875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1782915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     73903182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1705361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    119642832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        473761872                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2099042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    181105959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2079706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     91442875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1782915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     73903182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1705361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    119642832                       # number of overall miss cycles
system.l2.overall_miss_latency::total       473761872                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21630                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               209                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21839                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21839                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.918367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.529920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.443336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.419087                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.466914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.479427                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009569                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.918367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.525448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.438172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.414891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.462856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474930                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.918367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.525448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.438172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.414891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.462856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474930                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46645.377778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45446.915684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47266.045455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46749.936094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48186.891892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45732.167079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41594.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45176.831444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45675.692960                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        52468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        52468                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46645.377778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45446.915684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47266.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46749.936094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48186.891892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45732.167079                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41594.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45182.338369                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45677.002700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46645.377778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45446.915684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47266.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46749.936094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48186.891892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45732.167079                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41594.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45182.338369                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45677.002700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2979                       # number of writebacks
system.l2.writebacks::total                      2979                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1956                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1616                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10370                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10372                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1840896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    158205631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1828547                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     80139623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1570191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     64563340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1467261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    104184325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    413799814                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        93245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        93245                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1840896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    158205631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1828547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     80139623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1570191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     64563340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1467261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    104277570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    413893059                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1840896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    158205631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1828547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     80139623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1570191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     64563340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1467261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    104277570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    413893059                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.529920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.443336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.419087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.466914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.479427                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009569                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.918367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.525448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.438172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.414891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.462856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.918367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.525448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.438172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.414891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.462856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474930                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40908.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39700.283814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41557.886364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40971.177403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42437.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39952.561881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35786.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39374.272487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39903.550048                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 46622.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46622.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40908.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39700.283814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41557.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40971.177403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42437.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39952.561881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35786.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39379.746979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39904.845642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40908.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39700.283814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41557.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40971.177403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42437.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39952.561881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35786.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39379.746979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39904.845642                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.113410                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628199                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1922510.938580                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.113410                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072297                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828707                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619472                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619472                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619472                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3054819                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3054819                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3054819                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3054819                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3054819                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3054819                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47731.546875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47731.546875                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47731.546875                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47731.546875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47731.546875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47731.546875                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2498937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2498937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2498937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2498937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2498937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2498937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50998.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50998.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50998.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50998.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50998.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50998.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7584                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581105                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7840                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20992.487883                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.533487                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.466513                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086342                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701535                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787877                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787877                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15044                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15288                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15288                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15288                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    593986063                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    593986063                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9927557                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9927557                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    603913620                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    603913620                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    603913620                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    603913620                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803165                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803165                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803165                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803165                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013659                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013659                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008478                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39483.253324                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39483.253324                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40686.709016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40686.709016                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39502.460754                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39502.460754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39502.460754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39502.460754                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu0.dcache.writebacks::total              818                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7523                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7523                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7704                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7704                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7704                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7704                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7521                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7584                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7584                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    224505650                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    224505650                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1705243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1705243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    226210893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    226210893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    226210893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    226210893                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29850.505252                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29850.505252                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27067.349206                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27067.349206                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29827.385680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29827.385680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29827.385680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29827.385680                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.369128                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999666522                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1967847.484252                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.369128                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067899                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.808284                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1641264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1641264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1641264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1641264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1641264                       # number of overall hits
system.cpu1.icache.overall_hits::total        1641264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3197736                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3197736                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3197736                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3197736                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3197736                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3197736                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1641326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1641326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1641326                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1641326                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1641326                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1641326                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51576.387097                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51576.387097                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51576.387097                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51576.387097                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51576.387097                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51576.387097                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2458390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2458390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2458390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2458390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2458390                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2458390                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53443.260870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53443.260870                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53443.260870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53443.260870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53443.260870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53443.260870                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4464                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153069145                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4720                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32429.903602                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.909668                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.090332                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874647                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125353                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1100966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1100966                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1820259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1820259                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1820259                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1820259                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11437                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11605                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    472133312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    472133312                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5612107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5612107                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    477745419                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    477745419                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    477745419                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    477745419                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1112403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1112403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719461                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719461                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1831864                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1831864                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1831864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1831864                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010281                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006335                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006335                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006335                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006335                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41281.219900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41281.219900                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33405.398810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33405.398810                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41167.205429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41167.205429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41167.205429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41167.205429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          912                       # number of writebacks
system.cpu1.dcache.writebacks::total              912                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7025                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7141                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7141                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4412                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4464                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4464                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    118869570                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    118869570                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1225262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1225262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    120094832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    120094832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    120094832                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    120094832                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26942.332276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26942.332276                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23562.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23562.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26902.964158                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26902.964158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26902.964158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26902.964158                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.637211                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002959949                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1982134.286561                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.637211                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055508                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805508                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1644380                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1644380                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1644380                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1644380                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1644380                       # number of overall hits
system.cpu2.icache.overall_hits::total        1644380                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2624414                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2624414                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2624414                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2624414                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2624414                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2624414                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1644426                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1644426                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1644426                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1644426                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1644426                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1644426                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57052.478261                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57052.478261                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57052.478261                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57052.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57052.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57052.478261                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2131582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2131582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2131582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2131582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2131582                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2131582                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56094.263158                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56094.263158                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56094.263158                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56094.263158                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56094.263158                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56094.263158                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3895                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148139631                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4151                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35687.697181                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.151564                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.848436                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856061                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143939                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1102907                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1102907                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       723814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        723814                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1912                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1777                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1777                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1826721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1826721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1826721                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1826721                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7987                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7987                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          158                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8145                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8145                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8145                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8145                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    299164880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    299164880                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6287280                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6287280                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    305452160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    305452160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    305452160                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    305452160                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       723972                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       723972                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1834866                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1834866                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1834866                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1834866                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007190                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007190                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004439                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004439                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004439                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004439                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37456.476775                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37456.476775                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 39792.911392                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39792.911392                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37501.799877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37501.799877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37501.799877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37501.799877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu2.dcache.writebacks::total              826                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4131                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4131                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4250                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4250                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4250                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4250                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3856                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3856                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3895                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3895                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    101242472                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    101242472                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1177984                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1177984                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    102420456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    102420456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    102420456                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    102420456                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002123                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002123                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26255.827801                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26255.827801                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 30204.717949                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30204.717949                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26295.367394                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26295.367394                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26295.367394                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26295.367394                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.903362                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999712332                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs                   1937427                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.903362                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063948                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823563                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1527359                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1527359                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1527359                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1527359                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1527359                       # number of overall hits
system.cpu3.icache.overall_hits::total        1527359                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2400837                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2400837                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2400837                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2400837                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2400837                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2400837                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1527411                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1527411                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1527411                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1527411                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1527411                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1527411                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46169.942308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46169.942308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46169.942308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46169.942308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46169.942308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46169.942308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1938731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1938731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1938731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1938731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1938731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1938731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46160.261905                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46160.261905                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46160.261905                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46160.261905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46160.261905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46160.261905                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5721                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157427276                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5977                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26338.844905                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.516894                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.483106                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880925                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119075                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063228                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063228                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722634                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722634                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1890                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1890                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785862                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785862                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785862                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785862                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          514                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15335                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15335                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15335                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15335                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    629744165                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    629744165                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24980050                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24980050                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    654724215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    654724215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    654724215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    654724215                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1078049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1078049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723148                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723148                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1801197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1801197                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1801197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1801197                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013748                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013748                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000711                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000711                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008514                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008514                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008514                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008514                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42489.991566                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42489.991566                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48599.319066                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48599.319066                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42694.764591                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42694.764591                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42694.764591                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42694.764591                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1820                       # number of writebacks
system.cpu3.dcache.writebacks::total             1820                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9154                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9154                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          460                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          460                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9614                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9614                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9614                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9614                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5667                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5667                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5721                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5721                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    153873299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    153873299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1435956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1435956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    155309255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    155309255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    155309255                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    155309255                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005257                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005257                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27152.514382                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27152.514382                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26591.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26591.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27147.221640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27147.221640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27147.221640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27147.221640                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
