Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Sep 23 09:35:19 2025
| Host         : Zenbook_de_Paul running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file control_SRAM_control_sets_placed.rpt
| Design       : control_SRAM
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |              96 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                             | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | FSM_onehot_state[4]_i_1_n_0 | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p_0_in                      |                  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | addr_reg                    | reset_IBUF       |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG | dq_out                      | reset_IBUF       |               14 |             36 |         2.57 |
|  clk_IBUF_BUFG | data_out_reg                | reset_IBUF       |                9 |             36 |         4.00 |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+


