Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o L:/CE3001_lab2/regfiletest_isim_beh.exe -prj L:/CE3001_lab2/regfiletest_beh.prj work.regfiletest work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "L:/CE3001_lab2/regfile.v" into library work
Analyzing Verilog file "L:/CE3001_lab2/regfiletest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module regfile
Compiling module regfiletest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable L:/CE3001_lab2/regfiletest_isim_beh.exe
Fuse Memory Usage: 28560 KB
Fuse CPU Usage: 812 ms
