/////////////////////////////////////////////////////////////////
//////          Auto-generated by C2RTL+LLVM.11.0.0        //////
//////             C2RTL.ver.4.4.0 (10.02.2025)            //////
//////               All rights reserved                   //////
////// (C)2016-2025, New System Vision R&D Institute (NSV) //////
//////           CURRENT TIME 09:02:02 02.04.2025          //////
/////////////////////////////////////////////////////////////////


/*******************************************************
OPT_DisableStdErrOutput                           : 1
OPT_SilenceMsg                                    : 1
OPT_DisableTopCallerPointToLink                   : 0
OPT_DisableTopCallerArrayConversion               : 1
OPT_RangePrintMode                                : 0
OPT_RTLUsePipeFunction                            : 0
OPT_RTLUsePipeStackCompression                    : 0
OPT_RTLUsePipeWorkspace                           : 0
OPT_RTLMaxPipeFunctionSize                        : 0
OPT_RTLExpandUnmatchedBWLeafArray                 : 1
OPT_RTLDisableBaseClassName                       : 1
OPT_RTLShowLLVM_Inst                              : 0
OPT_RTLPipeRegAsyncReset                          : 1
OPT_RTL_FPGA_Mode                                 : 0
OPT_RTL_DualPortMemoryWrite1st                    : 0
OPT_RTL_RAM_INIT                                  : 0
OPT_RTL_DISABLE_VECTOR_DISPLAY                    : 1
OPT_RTL_DISABLE_VCD_DUMP                          : 1
OPT_DisableArrayLoadDecomposition                 : 1
OPT_RegArrayAddrPos                               : 1
OPT_DBG_ReduceArrayIndexLoad                      : 0
OPT_DBG_ComputeDist                               : 0
OPT_PrintRangeBits                                : 1
OPT_PrintExpandNodeAddr                           : 0
OPT_DBG_Range                                     : 0
OPT_DBG_RangeTruncate                             : 0
OPT_DBG_AssignPropagation                         : 1
OPT_ConstPrintMode                                : 1
OPT_InitializeWireRangeFromBitWidth               : 1
OPT_ForcePrintRangeUpdate                         : 0
OPT_PrintAllData                                  : 0
OPT_PrintAddDefNode                               : 0
OPT_DBG_Connectivity                              : 0
OPT_DBG_SplitDefUseChain                          : 0
OPT_DBG_IsReachable                               : 0
OPT_DBG_IsReachableInternal                       : 0
OPT_DBG_PipeDist                                  : 0
OPT_PrintPipeDist                                 : 0
OPT_DBG_PipeStageInitialize                       : 0
OPT_DBG_ShowLLVMTypeValue                         : 0
OPT_DBG_getContiguousData                         : 0
OPT_DBG_BWReachableNodes                          : 0
OPT_DBG_FWReachableNodes                          : 0
OPT_DBG_PipeDistUpdate                            : 0
OPT_HidePrintGateDist                             : 0
OPT_DefaultPipeStageCount                         : 8
OPT_OverridePipeStageCount                        : 0
OPT_PrintPipeStageCreate                          : 3
OPT_ShowRange                                     : 1
OPT_ShowGateCost                                  : 1
OPT_ShowBlockAddressInPathName                    : 0
OPT_ShowPathLevelsInPathName                      : 0
OPT_PrintCFGConnectivity                          : 1
OPT_ShowMiscFlag                                  : 0
OPT_SplitDefUseChainPending                       : 0
OPT_DBG_createIODistHeap                          : 0
OPT_EnableSelectionPropagation                    : 1
OPT_RelaxSelectionPropagationConstraint           : 1
OPT_DataLeafElementMaxCount                       : 100000
OPT_LoopUnrollMaxTripCount                        : 10000
OPT_EnableExternalRangeCap                        : 1
OPT_MergeMultipleArrayWrites                      : 1
OPT_MergeMultipleArrayReads                       : 1
OPT_PrintPipeGateStat                             : 0
OPT_PrintAreaProfile                              : 0
OPT_PrintCriticalPathInfo                         : 1
OPT_PrintControlPathsOnly                         : 0
OPT_PrintPhiBBCond                                : 0
OPT_EnableLLVMPatchOnShortProductSumBug           : 1
OPT_PrintInternalGlobals                          : 2
OPT_PrintCreateC2RType                            : 0
OPT_EnableCarryComputationMerge                   : 1
OPT_EnableAndOrRetiming                           : 1
OPT_RestrictAndOrRetimingOnTrees                  : 0
OPT_EnableOrRestructuring                         : 1
OPT_MultType                                      : 0
OPT_MultReduceRatio                               : 0
OPT_EnableXorTreeReduction                        : 1
OPT_MuxTreeReductionMinHeight                     : 0
OPT_PrintTreeHeightReductionDetail                : 0
OPT_EnableMuxQualifierReduction                   : 1
OPT_RestrictCreateMuxQualifier                    : 0
OPT_MuxQualifierNodeCountThreshold                : 5
OPT_EnableInternalNodeProbes                      : 0
OPT_PrintCFGConnection                            : 2
OPT_ClassMethodInstanceCount                      : 1
OPT_PIPE_OPT_UseRegCountAnnealing                 : 0
OPT_PIPE_OPT_AnnealingInitTempFactor              : 1000
OPT_PIPE_OPT_AnnealingCoolingTempFactor           : 990
OPT_PIPE_OPT_UseDistSlope                         : 0
OPT_PIPE_OPT_SelectMaxDist                        : 1
OPT_PIPE_OPT_SelectRandDistProb                   : 0
OPT_PIPE_OPT_RandSeed                             : 0
OPT_PIPE_OPT_distIterNodeCountRatio               : 0
OPT_PIPE_OPT_distIterCount                        : 500
OPT_PIPE_OPT_distRetryCount                       : 20
OPT_PIPE_OPT_regIterCount                         : 100
OPT_PIPE_OPT_regRetryCount                        : 30
OPT_PIPE_OPT_enableLateInsertion                  : 1
OPT_PIPE_OPT_assignDirectPathPipeStage            : 1
OPT_PIPE_OPT_minPipeDistCost                      : 5
OPT_PIPE_OPT_minimizePipeDistSquared              : 1
OPT_RTL_RAM_Exclusive_RW_NoChange                 : 1
OPT_PrintRangeTrucationException                  : 2
OPT_PrintSkipDependenceInputs                     : 0
OPT_SynchronizeDirectSignalPath                   : 1
OPT_DisableRelocateFeedbackPath                   : 0
OPT_DisableIncompatibleDirectPath                 : 0
OPT_SynchronizeStructMemberFeedbackWires          : 0
OPT_DefaultBitPreciseRTLC                         : 1
OPT_DisableRTLComments                            : 0
OPT_EnableVOBFS                                   : 0
OPT_DBG_NodeInst                                  : 0
OPT_Enable_printAllocaNodeMap                     : 0
OPT_Enable_printBlockInfo                         : 0
OPT_Enable_printReachablePaths                    : 0
OPT_RTL_NoTestVectorReturnValue                   : 0
OPT_RTL_ForceOutputPortOnTopArg                   : 1
OPT_DBG_GetCreateType                             : 0
OPT_DBG_INTERNAL_GLOBALS                          : 0
OPT_DBG_adjustDirectPathNodes                     : 0
OPT_EnableAndMaskReduction                        : 1
OPT_PrintCriticalPathMsg                          : 0
OPT_EnableLogFileOpenMsg                          : 0
OPT_MultDelayFactor                               : 0
OPT_CarryDelayFactor                              : 0
OPT_UseCheckSumTestVector                         : 0
OPT_TestVectorMaxSize                             : 0
OPT_EnableRTLCCollapsing                          : 0
OPT_EnableRTLCLogicalCollapsing                   : 0
OPT_EnablePrvStateCopy                            : 0
OPT_MaxFanoutRTLCCollapsing                       : 1
OPT_MaxAccFanoutRTLCCollapsing                    : 1
OPT_EnableRegArrayIndexWrite                      : 1
OPT_DBGPipeRelocate                               : 0
OPT_DisableMethodNameBinding                      : 0
OPT_EnableVarIndexAccessOnArrayStruct             : 1
OPT_DisableVarIndexAccessOnArrayStructWires       : 1
OPT_RTL_OmitPipeStageInfoInRTLLog                 : 0
OPT_TestBenchFineGrainLogThreshold                : 100000
OPT_EnableGateFanoutModel                         : 0
OPT_GateModel_EG_area                             : 1000
OPT_GateModel_EG_delay                            : 1000
OPT_GateModel_CG_area                             : 2000
OPT_GateModel_CG_delay                            : 2000
OPT_GateModel_FO_factor                           : 500
OPT_CriticalPathFOFactorSweepCount                : 10
OPT_CriticalPathSortType                          : 0
OPT_SlackHistogramSize                            : 20
OPT_EnableRedirectPipDistAlignedWireFeedbackUsers : 1
OPT_IgnoreUnassignedArrayReference                : 0
OPT_PatchRTLC_varIndexEnabled                     : 0
OPT_IgnoreUnmatchedBWLeafArray                    : 0
OPT_DisableDivDecompsition                        : 0
OPT_EnableUseSystemOutputSV                       : 1
OPT_EnablePipeRegBitWidthZLB                      : 1
OPT_EnablePipeRegBitWidthUsrTruncate              : 1
OPT_EnableInitRegWriter                           : 0
OPT_SplitRegFeedbackOnMaxStateDepth               : 0
OPT_EnableSplitRegFeedback                        : 0
OPT_DBGEnableSplitRegFeedback                     : 0
OPT_DBGStateGraphDepth                            : 0
OPT_EnableErrorOnUncleanSplitRegFeedback          : 0
OPT_DBGVarIndexGroup                              : 0
OPT_DBGMergeGroup                                 : 0
OPT_RTL_EnableMemWrapperAtSystemLevel             : 0
OPT_EnableMemoryByteAddress                       : 0
OPT_ExtractMemoryPortPaths                        : 0
OPT_ShowAllFWCombPaths                            : 0
OPT_ShowFWCombPathsWithWireFeedback               : 1
OPT_ShowPipeLockedNodes                           : 0
OPT_UseImplicitClockGating                        : 1
OPT_EnablePipeRegClockGating                      : 0
OPT_EnablePipeRegClockGatingMonitor               : 0
OPT_EnableMemoryClockGating                       : 0
OPT_DBGcomputePipeDistBW                          : 0
OPT_RTL_USE_MEMORY_INIT_FILE_MACRO                : 1
*******************************************************/
/*-------------------------------------------------------------------------------------------------------------
final pipe layout
P( 1):1869 nodes,  21094.0 gates,  188 pipeRegs (   39 pipes, 2165 states, 0 FBs), IO(  0,  6),GIO(10, 0),D( 216.0),pd( 0, 0) {G._(*this).mem.m}
------------------------------------------ explicit pipe boundary -------------------------------------------
P( 2):  92 nodes,      0.0 gates,    0 pipeRegs (    0 pipes,   38 states, 0 FBs), IO(  2,  0),GIO( 0, 5),D(   0.0),pd( 0, 1)
-------------------------------------------------------------------------------------------------------------
Total:1961 nodes,  21094.0 gates,  188 pipeRegs (   39 pipes, 2203 states, 0 FBs), I(  2),O(  6),D( 216.0),maxD( 216.0 :  216.0)
Total   35667.0 gates (combined) :  21094.0 (comb-gates) + 2242 (reg-bits) * 6.50 (gates/FF) + 2097152 memBits
-------------------------------------------------------------------------------------------------------------*/

/*-------------------------------------------------------------------------------------------------------------
[TOTAL] 1,961 nodes, 35,667 totalGates, 21,094 combGates, 2,242 regBits, 2,097,152 memBits, 2,097,152 totalMemBits
    MT_SingleInit : U32(bits) x 65,536(words) x 1
    OP(+) : U33 x 2 (393 gates), U32 x 8 (978 gates), U5 x 1 (15 gates), S5 x 1 (15 gates), U3 x 1 (9 gates)
----- OP(+) : total 1,410 gates, 13 ops -----
    OP(<<) : U32 x 2 (384 gates), U5 x 1 (8 gates), U4 x 1 (4 gates)
----- OP(<<) : total 396 gates, 4 ops -----
    OP(>>) : U33 x 1 (396 gates), U32 x 1 (320 gates)
----- OP(>>) : total 716 gates, 2 ops -----
    OP(&) : U32 x 6 (168 gates), U16 x 1 (16 gates), U13 x 1 (13 gates), U12 x 1 (12 gates), U8 x 2 (16 gates)
    OP(&) : U7 x 2 (14 gates), U5 x 1 (5 gates), U4 x 1 (4 gates), U3 x 1 (3 gates), U1 x 223 (223 gates)
----- OP(&) : total 474 gates, 239 ops -----
    OP(|) : S33 x 2 (64 gates), U32 x 56 (1,694 gates), S32 x 2 (64 gates), U31 x 1 (12 gates), S31 x 1 (30 gates)
    OP(|) : S29 x 1 (28 gates), S25 x 1 (24 gates), S21 x 2 (32 gates), S17 x 2 (25 gates), U16 x 4 (41 gates)
    OP(|) : U14 x 7 (62 gates), U13 x 2 (21 gates), S13 x 4 (27 gates), U12 x 2 (19 gates), U11 x 4 (30 gates)
    OP(|) : U9 x 1 (8 gates), U8 x 1 (1 gates), U7 x 4 (17 gates), U5 x 3 (11 gates), S5 x 2 (2 gates)
    OP(|) : U4 x 3 (9 gates), U3 x 3 (5 gates), U2 x 11 (18 gates), U1 x 258 (258 gates)
----- OP(|) : total 2,502 gates, 377 ops -----
    OP(^) : U32 x 1 (64 gates), S32 x 1 (2 gates), U1 x 1 (2 gates)
----- OP(^) : total 68 gates, 3 ops -----
    OP(==) : U1 x 172 (1,437 gates)
----- OP(==) : total 1,437 gates, 172 ops -----
    OP(!=) : U1 x 12 (101 gates)
----- OP(!=) : total 101 gates, 12 ops -----
    OP(<) : U1 x 4 (25 gates)
----- OP(<) : total 25 gates, 4 ops -----
    OP(>) : U1 x 1 (160 gates)
----- OP(>) : total 160 gates, 1 ops -----
    OP(>=) : U1 x 1 (160 gates)
----- OP(>=) : total 160 gates, 1 ops -----
    OP(?) : U32 x 140 (5,920 gates), S32 x 10 (480 gates), U31 x 2 (62 gates), S17 x 3 (68 gates), U16 x 4 (64 gates)
    OP(?) : U14 x 8 (140 gates), U13 x 3 (39 gates), U12 x 6 (72 gates), U11 x 1 (11 gates), U10 x 1 (10 gates)
    OP(?) : U9 x 1 (9 gates), S9 x 2 (18 gates), U8 x 12 (96 gates), U7 x 4 (28 gates), U6 x 3 (18 gates)
    OP(?) : U5 x 13 (65 gates), S5 x 1 (5 gates), U4 x 17 (72 gates), U3 x 11 (42 gates), U2 x 40 (84 gates)
    OP(?) : U1 x 73 (75 gates), S1 x 1 (1 gates)
----- OP(?) : total 7,379 gates, 356 ops -----
    OP([]) : U32 x 3 (5,952 gates), U12 x 1 (168 gates), U8 x 1 (96 gates), U5 x 1 (50 gates)
----- OP([]) : total 6,266 gates, 6 ops -----
========= ALL : 21,094 gates =========
-------------------------------------------------------------------------------------------------------------*/

/*
+++++++++++++++++++++++++++++++ criticalPath info +++++++++++++++++++++++++++++++
foFactor = 0.000, maxD = 216.000, src = P1 : area(  524.0,  339.0),latency(   56.0,   15.0),carry(  260.0,    0.0),foSum(  395.000, 122.881,  93.876,    0),foAve(5.985,1.862,1.422,0.000),foStd(1.320,0.195,0.093),foNormL2(  99.775),nodeCount(    66)
====================== (src: P1) =======================
 0 : P1 : dfw(  0.000) dbw(216.000) slack(  0.000) (NL)[(nop)] G.prv._(*this).ir 
 1 : P1 : dfw(  0.000) dbw(216.000) slack(  0.000) (NL)[>>] I.decode.B02.12   = G.prv._(*this).ir >> 12               (rv32.cpp:L719)                                        
 2 : P1 : dfw(  0.000) dbw(216.000) slack(  0.000) (NL)[&] I.decode.B02.13    = I.decode.B02.12 & 255                 (rv32.cpp:L719)                                        
 3 : P1 : dfw(  0.000) dbw(216.000) slack(  0.000) (NL)[&] I.decode.B02.14    = I.decode.B02.13 & 7                   (rv32.cpp:L719)                                        
 4 : P1 : dfw(  0.000) dbw(216.000) slack(  0.000) (NL)[&] N.0008             = I.decode.B02.14 & 255                 (rv32.cpp:L639)                                        
 5 : P1 : dfw(  2.000) dbw(214.000) slack(  0.000) (L2.0+A2.0+fo38+ld[1]+S)[==] CE.0167 = N.0008 == 0                 (rv32.cpp:L639)                                        
 6 : P1 : dfw(  3.000) dbw(213.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] QC.1674 = CE.0167 | CE.0187             (rv32.cpp:L631,L636)                                   
 7 : P1 : dfw(  4.000) dbw(212.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] QC.1675 = CE.0179 | QC.1674             (rv32.cpp:L631,L636)                                   
 8 : P1 : dfw(  4.000) dbw(212.000) slack(  0.000) (fo3+ld[1])[!] QC.1676     = ! QC.1675                             (rv32.cpp:L631,L636)                                   
 9 : P1 : dfw(  5.000) dbw(211.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] MAO.2109 = QC.1676 | CE.0179            (rv32.cpp:L632,L633,L634)                              
10 : P1 : dfw(  6.000) dbw(210.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[?] DM.1685 = (MAO.2109) ? I.validateComp.B2.0 : 0 (rv32.cpp:L632,L633,L634)                              
11 : P1 : dfw(  7.000) dbw(209.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] DM.1686 = DM.1684 | DM.1685             (rv32.cpp:L632,L633,L634)                              
12 : P1 : dfw(  8.000) dbw(208.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[?] DM.1680 = (QC.1678) ? DM.1686 : 0       (rv32.cpp:L631,L636)                                   
13 : P1 : dfw(  9.000) dbw(207.000) slack(  0.000) (L1.0+A1.0+fo14+ld[1:1])[|] L.validateComp.RET = DM.1679 | DM.1680 (rv32.cpp:L631,L636)                                   
14 : P1 : dfw( 10.000) dbw(206.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] QC.0862 = L.validateComp.RET & AO.2173  (rv32.cpp:L638,L639,L640,L647)                         
15 : P1 : dfw( 10.000) dbw(206.000) slack(  0.000) (fo1+ld[1])[!] QC.0863     = ! QC.0862                             (rv32.cpp:L638,L639,L640,L647)                         
16 : P1 : dfw( 11.000) dbw(205.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] AO.2175 = QC.0863 | CE.0167             (rv32.cpp:L638,L639,L640,L647)                         
17 : P1 : dfw( 12.000) dbw(204.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] AO.2177 = AO.2170 | AO.2175             (rv32.cpp:L638,L639,L640,L647)                         
18 : P1 : dfw( 13.000) dbw(203.000) slack(  0.000) (L1.0+A1.0+fo14+ld[1:1])[&] CM.1711 = L.validateComp.RET & AO.2177 (rv32.cpp:L638,L639,L640,L647)                         
19 : P1 : dfw( 15.000) dbw(201.000) slack(  0.000) (L2.0+A28.0+fo1+ld[14:1:1])[?] L.decComp.0.RET = (CM.1711) ? DM.1712 : DM.1714 (rv32.cpp:L649)                                        
20 : P1 : dfw( 16.000) dbw(200.000) slack(  0.000) (L1.0+A14.0+fo1+ld[14:1])[?] DM.1717 = (CE.0133) ? L.decComp.0.RET : 0 (rv32.cpp:L730)                                        
21 : P1 : dfw( 17.000) dbw(199.000) slack(  0.000) (L1.0+A8.0+fo1+ld[1:1])[|] DM.1718 = DM.1716 | DM.1717             (rv32.cpp:L730)                                        
22 : P1 : dfw( 18.000) dbw(198.000) slack(  0.000) (L1.0+A14.0+fo1+ld[14:1])[?] DM.1355 = (CP.decode.B02.F002) ? DM.1718 : 0 (./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)
23 : P1 : dfw( 19.000) dbw(197.000) slack(  0.000) (L1.0+A14.0+fo1+ld[1:1])[|] DM.1370 = DM.1355 | O.2180             (./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)
24 : P1 : dfw( 20.000) dbw(196.000) slack(  0.000) (L1.0+A16.0+fo26+ld[16:1])[?] G._(*this).dc.opID = (CM.1369) ? DM.1370 : 0 (./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)
25 : P1 : dfw( 20.000) dbw(196.000) slack(  0.000) (NL)[&] N.0004             = G._(*this).dc.opID & 65535            (rv32.cpp:L1008)                                       
26 : P1 : dfw( 24.000) dbw(192.000) slack(  0.000) (L4.0+A15.0+fo7+ld[1]+S)[==] CE.0103 = N.0004 == 1                 (rv32.cpp:L1008)                                       
27 : P1 : dfw( 25.000) dbw(191.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] AO.2195 = CE.0103 | CE.0105             (rv32.cpp:L1008)                                       
28 : P1 : dfw( 26.000) dbw(190.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] CE.0100 = CP.ctrl_decode.B16.F2 & AO.2195 (rv32.cpp:L1008)                                       
29 : P1 : dfw( 26.000) dbw(190.000) slack(  0.000) (fo34+ld[1])[!] CE.0101    = ! CE.0100                             (rv32.cpp:L1008)                                       
30 : P1 : dfw( 27.000) dbw(189.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] G._(*this).csrrx = A.2214 & CE.0101     (./rv32.h:L441)(rv32.cpp:L1010)                        
31 : P1 : dfw( 28.000) dbw(188.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] I.RV32I_ARCH1_step.B23.14 = O.2243 | G._(*this).csrrx (rv32.cpp:L1125)                                       
32 : P1 : dfw( 29.000) dbw(187.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] I.RV32I_ARCH1_step.B23.15 = I.RV32I_ARCH1_step.B23.14 & G._(*this).T.t[2] (rv32.cpp:L1125)                                       
33 : P1 : dfw( 29.000) dbw(187.000) slack(  0.000) (fo32+ld[1])[!] CP.RV32I_ARCH1_step.B23.F1 = ! I.RV32I_ARCH1_step.B23.15 (rv32.cpp:L1125)                                       
34 : P1 : dfw( 31.000) dbw(185.000) slack(  0.000) (L2.0+A64.0+fo15+ld[32:1:1])[?] G._(*this).bus1 = (CP.RV32I_ARCH1_step.B23.F1) ? I.RV32I_ARCH1_step.B25.1 : DM.1804 (rv32.cpp:L1125)                                       
35 : P1 : dfw( 31.000) dbw(185.000) slack(  0.000) (NL)[=] I.ALUcompute.B01.16 = G._(*this).bus1                      (rv32.cpp:L795)                                        
36 : P1 : dfw( 68.000) dbw(181.000) slack(  0.000) (L4.0+C33.0+A102.0+fo1+ld[1:1])[+] I.ALUcompute.B01.19 = I.ALUcompute.B01.12 + I.ALUcompute.B01.16 (rv32.cpp:L795)                                        
37 : P1 : dfw(104.000) dbw(112.000) slack(  0.000) (L4.0+C65.0+A291.0+fo4+ld[1:1])[+] I.ALUcompute.B01.20 = I.ALUcompute.B01.19 + I.ALUcompute.B01.17 (rv32.cpp:L795)                                        
38 : P1 : dfw(104.000) dbw(112.000) slack(  0.000) (NL)[>>] I.ALUcompute.B01.21 = I.ALUcompute.B01.20 >> 32           (rv32.cpp:L796)                                        
39 : P1 : dfw(104.000) dbw(112.000) slack(  0.000) (NL)[&] I.ALUcompute.B01.22 = I.ALUcompute.B01.21 & 255            (rv32.cpp:L796)                                        
40 : P1 : dfw(106.000) dbw(110.000) slack(  0.000) (L2.0+A2.0+fo2+ld[1:1])[^] I.ALUcompute.B01.30 = I.ALUcompute.B01.29 ^ I.ALUcompute.B01.22 (rv32.cpp:L801)                                        
41 : P1 : dfw(106.000) dbw(110.000) slack(  0.000) (fo1+ld[1])[!] I.ALUcompute.B07.05 = ! I.ALUcompute.B01.30         (rv32.cpp:L808)                                        
42 : P1 : dfw(107.000) dbw(109.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] I.ALUcompute.B07.06 = I.ALUcompute.B07.05 & G._(*this).op.LT (rv32.cpp:L808)                                        
43 : P1 : dfw(108.000) dbw(108.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] I.ALUcompute.B07.17 = I.ALUcompute.B07.06 | I.ALUcompute.B07.03 (rv32.cpp:L808)                                        
44 : P1 : dfw(109.000) dbw(107.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] I.ALUcompute.B07.19 = I.ALUcompute.B07.17 | I.ALUcompute.B07.18 (rv32.cpp:L808)                                        
45 : P1 : dfw(110.000) dbw(106.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[?] DM.1851 = (CP.ALUcompute.B06.F1) ? I.ALUcompute.B07.19 : 0 (rv32.cpp:L797,L798,L803,L804,L806,L807,L808)          
46 : P1 : dfw(111.000) dbw(105.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] DM.1861 = O.2265 | DM.1851              (rv32.cpp:L797,L798,L803,L804,L806,L807,L808)          
47 : P1 : dfw(113.000) dbw(103.000) slack(  0.000) (L2.0+A64.0+fo1+ld[32:1:1])[?] L.ALUcompute.RET = (CM.1860) ? DM.1861 : I.ALUcompute.B01.24 (rv32.cpp:L809)                                        
48 : P1 : dfw(114.000) dbw(102.000) slack(  0.000) (L1.0+A32.0+fo1+ld[1:1])[|] I.RV32I_ARCH1_step.B46.3 = L.ALUcompute.RET | O.2266 (rv32.cpp:L1141)                                       
49 : P1 : dfw(115.000) dbw(101.000) slack(  0.000) (L1.0+A32.0+fo1+ld[32:1])[?] DM.1932 = (CP.RV32I_ARCH1_step.B45.F1) ? I.RV32I_ARCH1_step.B46.3 : 0 (rv32.cpp:L1141)                                       
50 : P1 : dfw(116.000) dbw(100.000) slack(  0.000) (L1.0+A32.0+fo5+ld[1:1])[|] G._(*this).bus3 = DM.1931 | DM.1932    (rv32.cpp:L1141)                                       
51 : P1 : dfw(118.000) dbw( 98.000) slack(  0.000) (L2.0+A64.0+fo45+ld[32:1:1])[?] I.updateMemIO.B02.1 = (I.ctrl_decode.B29.0) ? G._(*this).bus3 : G._(*this).bus1 (rv32.cpp:L1042)                                       
52 : P1 : dfw(118.000) dbw( 98.000) slack(  0.000) (NL)[=] G._(*this).mem.addr = I.updateMemIO.B02.1                  (rv32.cpp:L1042)                                       
53 : P1 : dfw(118.000) dbw( 98.000) slack(  0.000) (NL)[>>] N.2062            = G._(*this).mem.addr >> 18             (rv32.cpp:L1047)                                       
54 : P1 : dfw(122.000) dbw( 94.000) slack(  0.000) (L4.0+A13.0+fo1+ld[1]+S)[!=] I.updateMemIO.B05.1 = N.2062 != 0     (rv32.cpp:L1047)                                       
55 : P1 : dfw(123.000) dbw( 93.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[&] I.updateMemIO.B06.06 = I.updateMemIO.B06.03 & I.updateMemIO.B05.1 (rv32.cpp:L1049)                                       
56 : P1 : dfw(123.000) dbw( 93.000) slack(  0.000) (fo2+ld[1])[!] I.updateMemIO.B06.07 = ! I.updateMemIO.B06.06       (rv32.cpp:L1049)                                       
57 : P1 : dfw(124.000) dbw( 92.000) slack(  0.000) (L1.0+A2.0+fo5+ld[2:0:1])[?] I.updateMemIO.B06.10 = (I.updateMemIO.B06.07) ? 0 : I.updateMemIO.B06.09 (rv32.cpp:L1049)                                       
58 : P1 : dfw(125.000) dbw( 91.000) slack(  0.000) (L1.0+A1.0+fo3+ld[1]+S)[!=] I.fsm_2.B1.0 = I.updateMemIO.B06.10 != 0 (rv32_io.cpp:L105)                                     
59 : P1 : dfw(126.000) dbw( 90.000) slack(  0.000) (L1.0+A1.0+fo2+ld[1:1])[&] I.fsm_2.B1.3 = I.fsm_2.B1.0 & I.fsm_2.B1.2 (rv32_io.cpp:L105)                                     
60 : P1 : dfw(127.000) dbw( 89.000) slack(  0.000) (L1.0+A2.0+fo1+ld[2:0:1])[?] I.fsm_2.B1.5 = (I.fsm_2.B1.3) ? 0 : I.updateMemIO.B06.10 (rv32_io.cpp:L107)                                     
61 : P1 : dfw(128.000) dbw( 88.000) slack(  0.000) (L1.0+A2.0+fo3+ld[1:1])[|] I.fsm_3.B1.1 = G.prv._(*this).io.axim.pending_op | I.fsm_2.B1.5 (rv32_io.cpp:L118)                                     
62 : P1 : dfw(128.000) dbw( 88.000) slack(  0.000) (NL)[&] N.0023             = I.fsm_3.B1.1 & 255                    (rv32_io.cpp:L132)                                     
63 : P1 : dfw(129.000) dbw( 87.000) slack(  0.000) (L1.0+A1.0+fo37+ld[1]+S)[==] CE.0631 = N.0023 == 1                 (rv32_io.cpp:L132)                                     
64 : P1 : dfw(130.000) dbw( 86.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] AO.2332 = CE.0631 | CE.0633             (rv32_io.cpp:L137,L145,L168,L204)                      
65 : P1 : dfw(131.000) dbw( 85.000) slack(  0.000) (L1.0+A1.0+fo2+ld[1:1])[&] CM.1613 = CP.fsm_4.B01.F2 & AO.2332     (rv32_io.cpp:L137,L145,L168,L204)                      
66 : P1 : dfw(132.000) dbw( 84.000) slack(  0.000) (L1.0+A1.0+fo3+ld[1:1])[|] CM.1616 = CM.1613 | CM.1615             (rv32_io.cpp:L137,L145,L168,L204)                      
67 : P1 : dfw(134.000) dbw( 82.000) slack(  0.000) (L2.0+A2.0+fo3+ld[1:1:1])[?] L.fsm_4.RET = (CM.1616) ? DM.2039 : DM.2044 (rv32_io.cpp:L213)                                     
68 : P1 : dfw(134.000) dbw( 82.000) slack(  0.000) (fo3+ld[1])[!] I.fsm_3.B2.0 = ! L.fsm_4.RET                        (rv32_io.cpp:L123)                                     
69 : P1 : dfw(134.000) dbw( 82.000) slack(  0.000) (NL)[=] G._(*this).io.axim.stalled = I.fsm_3.B2.0                  (rv32_io.cpp:L123)                                     
70 : P1 : dfw(135.000) dbw( 81.000) slack(  0.000) (L1.0+A1.0+fo1+ld[1:1])[|] I.RV32I_ARCH1_step.B52.20 = O.2347 | G._(*this).io.axim.stalled (rv32.cpp:L1165)                                       
71 : P1 : dfw(135.000) dbw( 81.000) slack(  0.000) (fo18+ld[1])[!] CP.RV32I_ARCH1_step.B57.F1 = ! I.RV32I_ARCH1_step.B52.20 (rv32.cpp:L1173)                                       
72 : P1 : dfw(136.000) dbw( 80.000) slack(  0.000) (L1.0+A1.0+fo33+ld[1:1])[&] CP.write.B01.F0400 = A.2355 & CP.RV32I_ARCH1_step.B57.F1 (./rv32.h:L281)                                        
73 : P1 : dfw(138.000) dbw( 78.000) slack(  0.000) (L2.0+A64.0+fo2+ld[32:1:1])[?] DM.1664 = (CP.write.B01.F0400) ? DM.2052 : G.prv._(*this).csr.minstret (./rv32.h:L65)                                         
74 : P1 : dfw(138.000) dbw( 78.000) slack(  0.000) (NL)[=] G._(*this).csr.minstret.v1 = DM.1664                       (./rv32.h:L65)                                         
75 : P1 : dfw(138.000) dbw( 78.000) slack(  0.000) (NL)[=] I.RV32I_ARCH1_step.B93.0 = G._(*this).csr.minstret.v1      (rv32.cpp:L1212)                                       
76 : P1 : dfw(172.000) dbw( 44.000) slack(  0.000) (L2.0+C32.0+A96.0+fo2+ld[1])[+] I.update_counter_1.B2.1 = I.RV32I_ARCH1_step.B93.0 + 1 (rv32.cpp:L910)                                        
77 : P1 : dfw(177.000) dbw( 39.000) slack(  0.000) (L5.0+A31.0+fo1+ld[1]+S)[==] I.update_counter_1.B2.2 = I.update_counter_1.B2.1 == 0 (rv32.cpp:L911)                                        
78 : P1 : dfw(214.000) dbw(  2.000) slack(  0.000) (L4.0+C33.0+A102.0+fo1+ld[1:1])[+] I.update_counter_1.B2.5 = I.update_counter_1.B2.4 + I.update_counter_1.B2.2 (rv32.cpp:L911)                                        
79 : P1 : dfw(216.000) dbw(  0.000) slack(  0.000) (L2.0+A64.0+fo1+ld[32:1:1])[?] DM.1668 = (I.RV32I_ARCH1_step.B95.6) ? I.update_counter_1.B2.5 : G._(*this).csr.minstreth.v1 (rv32.cpp:L911)                                        
80 : P1 : dfw(216.000) dbw(  0.000) slack(  0.000) (ld[32:1]+S+@)[@] G._(*this).csr.minstreth = N.2060 @ DM.1668      (rv32.cpp:L911)                                        
CriticalPath : D(216.000), DC(216.000)
************** slack histogram (shsize = 20, totalDelayNodeCount = 1365) ************** 
(  0) [  0.000 -  10.800] : area( 1480.0, 1830.0),latency(  271.0,   42.0),carry(  237.0,    0.0),foSum( 1077.000, 403.730, 326.467,    0),foAve(4.343,1.628,1.316,0.000),foStd(0.528,0.083,0.040),foNormL2( 147.760),nodeCount(   248)
(  1) [ 10.800 -  21.600] : area(  625.0, 1056.0),latency(  112.0,    7.0),carry(    0.0,    0.0),foSum(  722.000, 193.039, 141.213,    0),foAve(7.848,2.098,1.535,0.000),foStd(1.478,0.194,0.088),foNormL2( 155.383),nodeCount(    92)
(  2) [ 21.600 -  32.400] : area(   23.0,   32.0),latency(   13.0,    1.0),carry(    0.0,    0.0),foSum(  187.000,  40.774,  27.955,    0),foAve(11.000,2.398,1.644,0.000),foStd(4.342,0.556,0.251),foNormL2(  86.631),nodeCount(    17)
(  3) [ 32.400 -  43.200] : area(  290.0,  192.0),latency(    6.0,    6.0),carry(   64.0,    0.0),foSum(   77.000,  21.318,  15.935,    0),foAve(6.417,1.776,1.328,0.000),foStd(3.435,0.521,0.258),foNormL2(  46.829),nodeCount(    12)
(  4) [ 43.200 -  54.000] : area(    0.0,    0.0),latency(    0.0,    0.0),carry(    0.0,    0.0),foSum(    0.000,   0.000,   0.000,    0),foAve(0.000,0.000,0.000,0.000),foStd(0.000,0.000,0.000),foNormL2(   0.000),nodeCount(     1)
(  5) [ 54.000 -  64.800] : area(  289.0,  320.0),latency(   10.0,   10.0),carry(    0.0,    0.0),foSum(   32.000,  24.550,  22.789,    0),foAve(1.600,1.227,1.139,0.000),foStd(0.205,0.068,0.040),foNormL2(   8.246),nodeCount(    20)
(  6) [ 64.800 -  75.600] : area(  135.0,   32.0),latency(   16.0,    1.0),carry(    0.0,    0.0),foSum(  208.000,  40.874,  27.312,    0),foAve(13.000,2.555,1.707,0.000),foStd(5.435,0.636,0.278),foNormL2( 101.321),nodeCount(    16)
(  7) [ 75.600 -  86.400] : area( 3594.0,  320.0),latency(  351.0,   10.0),carry(    0.0,    0.0),foSum( 3286.000, 666.841, 459.495,    0),foAve(9.988,2.027,1.397,0.000),foStd(1.390,0.134,0.062),foNormL2( 491.760),nodeCount(   329)
(  8) [ 86.400 -  97.200] : area(  433.0,  247.0),latency(  104.0,   12.0),carry(   16.0,    0.0),foSum(  593.000, 193.074, 152.981,    0),foAve(5.025,1.636,1.296,0.000),foStd(1.199,0.141,0.067),foNormL2( 151.700),nodeCount(   118)
(  9) [ 97.200 - 108.000] : area(  266.0,   68.0),latency(   40.0,    3.0),carry(    0.0,    0.0),foSum(  316.000,  74.342,  54.562,    0),foAve(8.541,2.009,1.475,0.000),foStd(3.360,0.349,0.149),foNormL2( 134.737),nodeCount(    37)
( 10) [108.000 - 118.800] : area(  158.0,   32.0),latency(   59.0,    1.0),carry(    0.0,    0.0),foSum(  133.000,  57.271,  48.105,    0),foAve(3.500,1.507,1.266,0.000),foStd(1.152,0.180,0.086),foNormL2(  48.795),nodeCount(    38)
( 11) [118.800 - 129.600] : area(   99.0,   14.0),latency(   58.0,    6.0),carry(    0.0,    0.0),foSum(  215.000,  93.759,  78.980,    0),foAve(3.468,1.512,1.274,0.000),foStd(0.997,0.138,0.065),foNormL2(  67.550),nodeCount(    62)
( 12) [129.600 - 140.400] : area(    0.0,    0.0),latency(    0.0,    0.0),carry(    0.0,    0.0),foSum(    0.000,   0.000,   0.000,    0),foAve(0.000,0.000,0.000,0.000),foStd(0.000,0.000,0.000),foNormL2(   0.000),nodeCount(     0)
( 13) [140.400 - 151.200] : area(  348.0,    0.0),latency(   18.0,    0.0),carry(  128.0,    0.0),foSum(   14.000,  12.828,  12.520,    0),foAve(1.000,0.916,0.894,0.000),foStd(0.143,0.107,0.100),foNormL2(   4.243),nodeCount(    14)
( 14) [151.200 - 162.000] : area(    0.0,    0.0),latency(    0.0,    0.0),carry(    0.0,    0.0),foSum(    0.000,   0.000,   0.000,    0),foAve(0.000,0.000,0.000,0.000),foStd(0.000,0.000,0.000),foNormL2(   0.000),nodeCount(     0)
( 15) [162.000 - 172.800] : area(    0.0,    0.0),latency(    0.0,    0.0),carry(    0.0,    0.0),foSum(    0.000,   0.000,   0.000,    0),foAve(0.000,0.000,0.000,0.000),foStd(0.000,0.000,0.000),foNormL2(   0.000),nodeCount(     0)
( 16) [172.800 - 183.600] : area(  631.0,  673.0),latency(   56.0,   22.0),carry(   97.0,    0.0),foSum(  295.000, 102.270,  83.386,    0),foAve(4.214,1.461,1.191,0.000),foStd(1.290,0.172,0.085),foNormL2(  96.938),nodeCount(    70)
( 17) [183.600 - 194.400] : area(  410.0,    0.0),latency(  148.0,    0.0),carry(    0.0,    0.0),foSum(  532.000, 175.509, 139.378,    0),foAve(4.836,1.596,1.267,0.000),foStd(0.944,0.144,0.071),foNormL2( 115.525),nodeCount(   110)
( 18) [194.400 - 205.200] : area(  184.0,  992.0),latency(   81.0,    5.0),carry(    0.0,    0.0),foSum(  333.000, 117.801,  95.242,    0),foAve(4.562,1.614,1.305,0.000),foStd(1.095,0.164,0.077),foNormL2(  88.955),nodeCount(    73)
( 19) [205.200 - 216.000] : area(  423.0,   45.0),latency(   98.0,    4.0),carry(   13.0,    0.0),foSum(  376.000, 139.781, 117.126,    0),foAve(3.481,1.294,1.085,0.000),foStd(0.902,0.129,0.067),foNormL2( 103.962),nodeCount(   108)
*/

/**********************************************************
RV32I_ARCH1_step       : _ZN11RV32I_ARCH14stepEPN5AXI4L2CHEP12InterruptPinILi7EEP14DebugInterface : root function
reset_sig              : _ZN11RV32I_ARCH19reset_sigEv                                             : called @  rv32.cpp:L1110 
llvm.memset.p0i8.i64.0 :                                                                          : called @  ./rv32.h:L441 
reset_10               : _ZN11RV32I_ARCH16MEMORY5resetEv                                          : called @  ./rv32.h:L442 
reset_11               : _ZN5RV32I9INST_TYPE5resetEv                                              : called @  ./rv32.h:L442 
llvm.memset.p0i8.i64.1 :                                                                          : called @  ./rv32.h:L191 
reset_12               : _ZN5RV32I7OP_TYPE5resetEv                                                : called @  ./rv32.h:L442 
llvm.memset.p0i8.i64.2 :                                                                          : called @  ./rv32.h:L197 
reset_13               : _ZN11RV32I_ARCH19DBG_STATE5resetEv                                       : called @  ./rv32.h:L443 
llvm.memset.p0i8.i64.3 :                                                                          : called @  ./rv32.h:L408 
set_dec_output         : _ZN11RV32I_ARCH15TIMER14set_dec_outputEv                                 : called @  ./rv32.h:L443 
ctrl_decode            : _ZN11RV32I_ARCH111ctrl_decodeEv                                          : called @  rv32.cpp:L1111 
OP_BR2.0               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L994 
OP_BR2.1               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L994 
decode                 : _ZN5RV32I2DC6decodeEjh                                                   : called @  rv32.cpp:L994 
reset_0                : _ZN5RV32I2DC5resetEv                                                     : called @  rv32.cpp:L714 
llvm.memset.p0i8.i64.4 :                                                                          : called @  ./rv32.h:L214 
decMD                  : _ZN5RV32I2DC5decMDEh                                                     : called @  rv32.cpp:L730 
decComp.0              : _ZN5RV32I2DC7decCompEhhb                                                 : called @  rv32.cpp:L730 
validateComp           : _ZN5RV32I2DC12validateCompEhhb                                           : called @  rv32.cpp:L638 
setRegID.0             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L730 
decComp.1              : _ZN5RV32I2DC7decCompEhhb                                                 : called @  rv32.cpp:L734 
validateComp.1         : _ZN5RV32I2DC12validateCompEhhb                                           : called @  rv32.cpp:L638 
setRegID.1             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L734 
setRegID.2             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L736 
decLD                  : _ZN5RV32I2DC5decLDEh                                                     : called @  rv32.cpp:L737 
setRegID.3             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L737 
decST                  : _ZN5RV32I2DC5decSTEh                                                     : called @  rv32.cpp:L738 
setRegID.4             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L738 
setRegID.5             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L739 
setRegID.6             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L740 
decBranch              : _ZN5RV32I2DC9decBranchEh                                                 : called @  rv32.cpp:L741 
setRegID.7             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L741 
decSYS                 : _ZN5RV32I2DC6decSYSEthh                                                  : called @  rv32.cpp:L742 
setRegID.8             : _ZN5RV32I2DC8setRegIDEhhh                                                : called @  rv32.cpp:L742 
imm_Itype              : _ZN5RV32I2DC9imm_ItypeEj                                                 : called @  rv32.cpp:L749 
imm_Utype              : _ZN5RV32I2DC9imm_UtypeEj                                                 : called @  rv32.cpp:L751 
imm_Stype              : _ZN5RV32I2DC9imm_StypeEj                                                 : called @  rv32.cpp:L752 
imm_Jtype              : _ZN5RV32I2DC9imm_JtypeEj                                                 : called @  rv32.cpp:L753 
imm_Btype              : _ZN5RV32I2DC9imm_BtypeEj                                                 : called @  rv32.cpp:L754 
set_17                 : _ZN5RV32I9INST_TYPE3setEh                                                : called @  rv32.cpp:L995 
OP_BR2.2               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L996 
set_18.0               : _ZN5RV32I7OP_TYPE3setEt                                                  : called @  rv32.cpp:L999 
OP_BR2.3               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1013 
OP_BR2.4               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1013 
OP_BR2.5               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1013 
set_18.1               : _ZN5RV32I7OP_TYPE3setEt                                                  : called @  rv32.cpp:L1014 
OP_BR2.6               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1016 
OP_BR2.7               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1112 
getOperand_0.0         : _ZN11RV32I_ARCH17RegFile10getOperandEh                                   : called @  rv32.cpp:L1112 
getOperand_1           : _ZN5RV32I10getOperandEhPj                                                : called @  ./rv32.h:L427 
OP_BR2.8               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1113 
getOperand_0.1         : _ZN11RV32I_ARCH17RegFile10getOperandEh                                   : called @  rv32.cpp:L1113 
getOperand_1.1         : _ZN5RV32I10getOperandEhPj                                                : called @  ./rv32.h:L427 
OP_BR2.9               : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1114 
checkAccess            : _ZN5RV32I3CSR11checkAccessEth                                            : called @  rv32.cpp:L1116 
OP_BR2.10              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1125 
OP_BR2.11              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1125 
OP_BR2.12              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1127 
interrupt_detected     : _ZN5RV32I3CSR18interrupt_detectedEv                                      : called @  rv32.cpp:L1130 
OP_BR2.13              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1132 
OP_BR2.14              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1132 
updateDebugInterface   : _ZN11RV32I_ARCH120updateDebugInterfaceEP14DebugInterface                 : called @  rv32.cpp:L1133 
OP_BR2.15              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1332 
OP_BR2.16              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1332 
OP_BR2.17              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1332 
OP_BR2.18              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1332 
OP_BR2.19              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1420 
OP_BR2.20              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1443 
OP_BR2.21              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1134 
OP_BR2.22              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1135 
OP_BR2.23              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1135 
formatReadData         : _ZN11RV32I_ARCH114formatReadDataEv                                       : called @  rv32.cpp:L1135 
formatRead             : _ZN5RV32I10formatReadEjhRj                                               : called @  rv32.cpp:L1066 
ld_sext                : _ZN5RV32I7ld_sextEh                                                      : called @  rv32.cpp:L847 
ld_size.0              : _ZN5RV32I7ld_sizeEh                                                      : called @  rv32.cpp:L848 
ALUcompute             : _ZN5RV32I10ALUcomputeEjjRNS_7OP_TYPEE                                    : called @  rv32.cpp:L1136 
srx                    : _ZN5RV32I3srxEjhh                                                        : called @  rv32.cpp:L807 
sll                    : _ZN5RV32I3sllEjh                                                         : called @  rv32.cpp:L806 
read                   : _ZN5RV32I3CSR4readEtjj                                                   : called @  rv32.cpp:L1137 
compute                : _ZN11RV32I_ARCH12MD7computeEjjh                                          : called @  rv32.cpp:L1140 
vec                    : _ZN12InterruptPinILi7EE3vecEv                                            : called @  rv32.cpp:L1146 
updateMemIO            : _ZN11RV32I_ARCH111updateMemIOEPN5AXI4L2CHEj                              : called @  rv32.cpp:L1146 
OP_BR2.24              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1042 
formatWrite_0          : _ZN11RV32I_ARCH16MEMORY11formatWriteEhj                                  : called @  rv32.cpp:L1044 
formatWrite_1          : _ZN5RV32I11formatWriteEjhRjRh                                            : called @  ./rv32.h:L367 
st_size.0              : _ZN5RV32I7st_sizeEh                                                      : called @  rv32.cpp:L875 
OP_BR2.25              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1049 
ld_size.1              : _ZN5RV32I7ld_sizeEh                                                      : called @  rv32.cpp:L1050 
st_size.1              : _ZN5RV32I7st_sizeEh                                                      : called @  rv32.cpp:L1050 
fsm_2                  : _ZN2IO3fsmEhhjjPN5AXI4L2CHEjj                                            : called @  rv32.cpp:L1052 
fsm_1                  : _ZN7SYSCTRL3fsmEhhjjj                                                    : called @  rv32_io.cpp:L108 
incr_timer             : _ZN7SYSCTRL10incr_timerEv                                                : called @  rv32_io.cpp:L98 
fsm_3                  : _ZN14RV_AXI4_Master3fsmEhhjjPN5AXI4L2CHE                                 : called @  rv32_io.cpp:L109 
fsm_4                  : _ZN5AXI4L9MasterFSM3fsmEhPNS_2CHEjhjPjPh                                 : called @  rv32_io.cpp:L123 
setRead_1              : _ZN5AXI4L4PORT2MA7setReadEjhhhhh                                         : called @  rv32_io.cpp:L133 
set_11.0               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L209 
set_16.0               : _ZN5AXI4L2CH4RDAT2MA3setEh                                               : called @  ./rv32_io.h:L209 
resetRead              : _ZN5AXI4L4PORT2SL9resetReadEv                                            : called @  rv32_io.cpp:L135 
reset_2.0              : _ZN5AXI4L2CH4ADDR2SL5resetEv                                             : called @  ./rv32_io.h:L216 
set_5.0                : _ZN5AXI4L2CH4ADDR2SL3setEh                                               : called @  ./rv32_io.h:L143 
reset_5.0              : _ZN5AXI4L2CH4RDAT2SL5resetEv                                             : called @  ./rv32_io.h:L216 
set_14.0               : _ZN5AXI4L2CH4RDAT2SL3setEjhhh                                            : called @  ./rv32_io.h:L157 
setWrite               : _ZN5AXI4L4PORT2MA8setWriteEjhhjhhhhhh                                    : called @  rv32_io.cpp:L140 
set_11.1               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L212 
set_10.0               : _ZN5AXI4L2CH4WDAT2MA3setEjhhh                                            : called @  ./rv32_io.h:L212 
set_9.0                : _ZN5AXI4L2CH4WRES2MA3setEh                                               : called @  ./rv32_io.h:L212 
resetWrite             : _ZN5AXI4L4PORT2SL10resetWriteEv                                          : called @  rv32_io.cpp:L142 
reset_2.1              : _ZN5AXI4L2CH4ADDR2SL5resetEv                                             : called @  ./rv32_io.h:L217 
set_5.1                : _ZN5AXI4L2CH4ADDR2SL3setEh                                               : called @  ./rv32_io.h:L143 
reset_3.0              : _ZN5AXI4L2CH4WDAT2SL5resetEv                                             : called @  ./rv32_io.h:L217 
set_4.0                : _ZN5AXI4L2CH4WDAT2SL3setEh                                               : called @  ./rv32_io.h:L171 
reset_4.0              : _ZN5AXI4L2CH4WRES2SL5resetEv                                             : called @  ./rv32_io.h:L217 
set_3.0                : _ZN5AXI4L2CH4WRES2SL3setEhh                                              : called @  ./rv32_io.h:L185 
set_0.0                : _ZN5AXI4L2CH4ADDR2SL3setERS2_                                            : called @  rv32_io.cpp:L152 
set_5.2                : _ZN5AXI4L2CH4ADDR2SL3setEh                                               : called @  ./rv32_io.h:L142 
reset_6.0              : _ZN5AXI4L2CH4ADDR2MA5resetEv                                             : called @  rv32_io.cpp:L153 
set_11.2               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L137 
set_13.0               : _ZN5AXI4L2CH4RDAT2SL3setERS2_                                            : called @  rv32_io.cpp:L157 
set_14.1               : _ZN5AXI4L2CH4RDAT2SL3setEjhhh                                            : called @  ./rv32_io.h:L156 
reset_9.0              : _ZN5AXI4L2CH4RDAT2MA5resetEv                                             : called @  rv32_io.cpp:L158 
set_16.1               : _ZN5AXI4L2CH4RDAT2MA3setEh                                               : called @  ./rv32_io.h:L151 
set_0.1                : _ZN5AXI4L2CH4ADDR2SL3setERS2_                                            : called @  rv32_io.cpp:L177 
set_5.3                : _ZN5AXI4L2CH4ADDR2SL3setEh                                               : called @  ./rv32_io.h:L142 
reset_6.1              : _ZN5AXI4L2CH4ADDR2MA5resetEv                                             : called @  rv32_io.cpp:L178 
set_11.3               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L137 
reset_7.0              : _ZN5AXI4L2CH4WDAT2MA5resetEv                                             : called @  rv32_io.cpp:L183 
set_10.1               : _ZN5AXI4L2CH4WDAT2MA3setEjhhh                                            : called @  ./rv32_io.h:L165 
set_1.0                : _ZN5AXI4L2CH4WDAT2SL3setERS2_                                            : called @  rv32_io.cpp:L190 
set_4.1                : _ZN5AXI4L2CH4WDAT2SL3setEh                                               : called @  ./rv32_io.h:L170 
set_2.0                : _ZN5AXI4L2CH4WRES2SL3setERS2_                                            : called @  rv32_io.cpp:L194 
set_3.1                : _ZN5AXI4L2CH4WRES2SL3setEhh                                              : called @  ./rv32_io.h:L184 
reset_8.0              : _ZN5AXI4L2CH4WRES2MA5resetEv                                             : called @  rv32_io.cpp:L195 
set_9.1                : _ZN5AXI4L2CH4WRES2MA3setEh                                               : called @  ./rv32_io.h:L179 
setMARead_1            : _ZN5AXI4L2CH9setMAReadERNS0_4ADDR2MAERNS0_4RDAT2MAE                      : called @  rv32_io.cpp:L211 
set_6.0                : _ZN5AXI4L2CH4ADDR2MA3setERS2_                                            : called @  ./rv32_io.h:L188 
set_11.4               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L136 
set_15.0               : _ZN5AXI4L2CH4RDAT2MA3setERS2_                                            : called @  ./rv32_io.h:L188 
set_16.2               : _ZN5AXI4L2CH4RDAT2MA3setEh                                               : called @  ./rv32_io.h:L150 
setMAWrite_1           : _ZN5AXI4L2CH10setMAWriteERNS0_4ADDR2MAERNS0_4WDAT2MAERNS0_4WRES2MAE      : called @  rv32_io.cpp:L212 
set_6.1                : _ZN5AXI4L2CH4ADDR2MA3setERS2_                                            : called @  ./rv32_io.h:L189 
set_11.5               : _ZN5AXI4L2CH4ADDR2MA3setEjhhhh                                           : called @  ./rv32_io.h:L136 
set_7.0                : _ZN5AXI4L2CH4WDAT2MA3setERS2_                                            : called @  ./rv32_io.h:L189 
set_10.2               : _ZN5AXI4L2CH4WDAT2MA3setEjhhh                                            : called @  ./rv32_io.h:L164 
set_8.0                : _ZN5AXI4L2CH4WRES2MA3setERS2_                                            : called @  ./rv32_io.h:L189 
set_9.2                : _ZN5AXI4L2CH4WRES2MA3setEh                                               : called @  ./rv32_io.h:L178 
setRead_0              : _ZN11RV32I_ARCH16MEMORY7setReadEh                                        : called @  rv32.cpp:L1059 
doWrite                : _ZN11RV32I_ARCH16MEMORY7doWriteEv                                        : called @  rv32.cpp:L1057 
storeMemByteEnable     : _ZN5RV32I18storeMemByteEnableEPhjh                                       : called @  ./rv32.h:L371 
OP_BR2.26              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1160 
OP_BR2.27              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1160 
OP_BR2.28              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1171 
OP_BR2.29              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1171 
OP_BR2.30              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1172 
writeBack              : _ZN11RV32I_ARCH17RegFile9writeBackEhj                                    : called @  rv32.cpp:L1174 
writeback_1            : _ZN5RV32I9writebackEhPjj                                                 : called @  ./rv32.h:L428 
do_mret                : _ZN5RV32I3CSR7do_mretEv                                                  : called @  rv32.cpp:L1182 
writeback_0            : _ZN5RV32I3CSR9writebackEjjth                                             : called @  rv32.cpp:L1178 
write                  : _ZN5RV32I3CSR5writeEtj                                                   : called @  rv32.cpp:L967 
do_trap                : _ZN5RV32I3CSR7do_trapEj                                                  : called @  rv32.cpp:L1176 
OP_BR2.31              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1188 
OP_BR2.32              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1190 
OP_BR2.33              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1192 
OP_BR2.34              : _ZN11RV32I_ARCH15TIMERixEi                                               : called @  rv32.cpp:L1194 
printDecode            : _ZN5RV32I2DC11printDecodeEjjPjhh                                         : called @  rv32.cpp:L1205 
isShiftOp.0            : _ZN5RV32I9isShiftOpEt                                                    : called @  rv32.cpp:L578 
isShiftOp.1            : _ZN5RV32I9isShiftOpEt                                                    : called @  rv32.cpp:L578 
update_counter_0       : _ZN11RV32I_ARCH15TIMER14update_counterEv                                 : called @  rv32.cpp:L1207 
update_counter_1       : _ZN5RV32I3CSR14update_counterEh                                          : called @  rv32.cpp:L1215 
-----------------------------------------------------------
there are 61 unowned nodes...
(0:G.prv._(*this).mem.dout)(1:G.prv._(*this).io.sysctrl.divider)(2:G.prv._(*this).io.sysctrl.mtime_l)(3:G.prv._(*this).io.sysctrl.mtime_h)
(4:G.prv._(*this).io.sysctrl.d_intr[2])(5:G.prv._(*this).io.sysctrl.d_intr[1])(6:G.prv._(*this).io.sysctrl.d_intr[0])(7:G.prv._(*this).rf.xreg)
(8:G.prv._(*this).io.sysctrl.mtimecmp_l)(9:G.prv._(*this).io.sysctrl.mtimecmp_h)(10:G.prv._(*this).csr.mip)(11:G.prv._(*this).md.b)
(12:G.prv._(*this).dbg_state.step_halt_condition)(13:G.prv._(*this).md.a)(14:G.prv._(*this).io.axim.in.raddr.ready)(15:G.prv._(*this).io.axim.burst_count)
(16:G.prv._(*this).io.axim.in.rdat.valid)(17:G.prv._(*this).io.axim.in.waddr.ready)(18:G.prv._(*this).io.axim.in.wres.resp)(19:G.prv._(*this).io.axim.in.wres.valid)
(20:G.prv._(*this).io.axim.in.wdat.ready)(21:G.prv._(*this).flg)(22:G.prv._(*this).dbg_state.step_pending)(23:G.prv._(*this).mem.byte_pos)
(24:G.prv._(*this).mem.ld_type)(25:G.prv._(*this).io.latched_data)(26:G.prv._(*this).io.axim.rw_state)(27:G.prv._(*this).io.sysctrl.ext_irq_enable)
(28:G.prv._(*this).io.axim.pending_op)(29:G.prv._(*this).io.sysctrl.ext_irq_pending)(30:G.prv._(*this).IO_LD_completed)(31:G.prv._(*this).csr.mstatus)
(32:G.prv._(*this).csr.mepc)(33:G.prv._(*this).csr.mcause)(34:G.prv._(*this).csr.mtval)(35:G.prv._(*this).dbg_state.step_target_pc)
(36:G.prv._(*this).pc)(37:G.prv._(*this).tr)(38:G.prv._(*this).md.stt)(39:G.prv._(*this).ir)
(40:G.prv._(*this).md.c)(41:G.prv._(*this).csr.mie)(42:G.prv._(*this).csr.mtvec)(43:G.prv._(*this).csr.mscratch)
(44:G.prv._(*this).T.sc)(45:G.prv._(*this).csr.mcycle)(46:G.prv._(*this).csr.minstret)(47:G.prv._(*this).csr.mcycleh)
(48:G.prv._(*this).csr.minstreth)(49:L.formatReadData.alc2.v1)(50:L.formatReadData.alc2.v2)(51:G._(*this).mem.din.v1)
(52:G._(*this).rf.xreg.REF)(53:DM.1663)(54:DM.1664)(55:DM.1666)
(56:DM.1667)(57:G._(*this).csr.mcycle.v1)(58:G._(*this).csr.minstret.v1)(59:G._(*this).csr.mcycleh.v1)
(60:G._(*this).csr.minstreth.v1)
(unownedNodeStats : 1328.0 gates, 61 nodes) : 288.0 comb-gates + 0 pipeBits + 160 stateBits + 0 FBBits
(_RV32I_ARCH1_step : 34339.0 gates, 1900 nodes) : 20806.0 comb-gates + 39 pipeBits + 2043 stateBits + 0 FBBits
  (excl.sub-modules : 4153.0 gates, 476 nodes) : 1683.0 comb-gates + 1 pipeBits + 379 stateBits + 0 FBBits
  (_1_reset_sig : 8.0 gates, 10 nodes) : 8.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_1_llvm.memset.p0i8.i64 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_2_reset_10 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_3_reset_11 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_1_3_1_llvm.memset.p0i8.i64 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_4_reset_12 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_1_4_1_llvm.memset.p0i8.i64 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_5_reset_13 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_1_5_1_llvm.memset.p0i8.i64 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_1_6_set_dec_output : 8.0 gates, 10 nodes) : 8.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_2_ctrl_decode : 2148.0 gates, 378 nodes) : 2148.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 71.0 gates, 39 nodes) : 71.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_1_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_2_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_3_decode : 2063.0 gates, 289 nodes) : 2063.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 817.0 gates, 139 nodes) : 817.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_1_reset_0 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (_2_3_1_1_llvm.memset.p0i8.i64 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_2_decMD : 108.0 gates, 6 nodes) : 108.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_3_decComp : 230.0 gates, 58 nodes) : 230.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (excl.sub-modules : 204.0 gates, 41 nodes) : 204.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (_2_3_3_1_validateComp : 26.0 gates, 17 nodes) : 26.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_4_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_5_decComp : 88.0 gates, 17 nodes) : 88.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (excl.sub-modules : 82.0 gates, 11 nodes) : 82.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (_2_3_5_1_validateComp : 6.0 gates, 6 nodes) : 6.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_6_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_7_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_8_decLD : 58.0 gates, 3 nodes) : 58.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_9_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_10_decST : 415.0 gates, 4 nodes) : 415.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_11_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_12_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_13_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_14_decBranch : 180.0 gates, 4 nodes) : 180.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_15_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_16_decSYS : 92.0 gates, 30 nodes) : 92.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_17_setRegID : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_18_imm_Itype : 0.0 gates, 2 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_19_imm_Utype : 0.0 gates, 2 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_20_imm_Stype : 12.0 gates, 6 nodes) : 12.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_21_imm_Jtype : 43.0 gates, 10 nodes) : 43.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_2_3_22_imm_Btype : 20.0 gates, 8 nodes) : 20.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_4_set_17 : 14.0 gates, 9 nodes) : 14.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_5_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_6_set_18 : 0.0 gates, 41 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_7_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_8_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_9_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_10_set_18 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_2_11_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_3_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_4_getOperand_0 : 2020.0 gates, 6 nodes) : 2020.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_4_1_getOperand_1 : 2020.0 gates, 6 nodes) : 2020.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_5_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_6_getOperand_0 : 2020.0 gates, 6 nodes) : 2020.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_6_1_getOperand_1 : 2020.0 gates, 6 nodes) : 2020.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_7_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_8_checkAccess : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_9_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_10_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_11_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_12_interrupt_detected : 24.0 gates, 7 nodes) : 24.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_13_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_14_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_15_updateDebugInterface : 4508.5 gates, 177 nodes) : 3787.0 comb-gates + 37 pipeBits + 74 stateBits + 0 FBBits
    (excl.sub-modules : 4508.5 gates, 177 nodes) : 3787.0 comb-gates + 37 pipeBits + 74 stateBits + 0 FBBits
    (_15_1_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_15_2_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_15_3_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_15_4_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_15_5_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_15_6_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_16_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_17_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_18_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_19_formatReadData : 613.0 gates, 64 nodes) : 613.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 261.0 gates, 19 nodes) : 261.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_19_1_formatRead : 352.0 gates, 45 nodes) : 352.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 338.0 gates, 35 nodes) : 338.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_19_1_1_ld_sext : 4.0 gates, 3 nodes) : 4.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_19_1_2_ld_size : 10.0 gates, 7 nodes) : 10.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_20_ALUcompute : 1793.0 gates, 121 nodes) : 1793.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 982.0 gates, 78 nodes) : 982.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_20_1_srx : 491.0 gates, 33 nodes) : 491.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_20_2_sll : 320.0 gates, 10 nodes) : 320.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_21_read : 1323.0 gates, 76 nodes) : 1323.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_22_compute : 1318.0 gates, 30 nodes) : 668.0 comb-gates + 0 pipeBits + 100 stateBits + 0 FBBits
  (_23_vec : 4.0 gates, 13 nodes) : 4.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_24_updateMemIO : 6352.5 gates, 427 nodes) : 3824.0 comb-gates + 1 pipeBits + 388 stateBits + 0 FBBits
    (excl.sub-modules : 113.0 gates, 26 nodes) : 100.0 comb-gates + 1 pipeBits + 1 stateBits + 0 FBBits
    (_24_1_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_2_formatWrite_0 : 353.0 gates, 30 nodes) : 353.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 1.0 gates, 2 nodes) : 1.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_24_2_1_formatWrite_1 : 352.0 gates, 28 nodes) : 352.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (excl.sub-modules : 345.0 gates, 21 nodes) : 345.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
        (_24_2_1_1_st_size : 7.0 gates, 7 nodes) : 7.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_3_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_4_ld_size : 10.0 gates, 7 nodes) : 10.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_5_st_size : 7.0 gates, 7 nodes) : 7.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_6_fsm_2 : 5814.0 gates, 322 nodes) : 3344.0 comb-gates + 0 pipeBits + 380 stateBits + 0 FBBits
      (excl.sub-modules : 280.0 gates, 12 nodes) : 72.0 comb-gates + 0 pipeBits + 32 stateBits + 0 FBBits
      (_24_6_1_fsm_1 : 4298.5 gates, 134 nodes) : 2888.0 comb-gates + 0 pipeBits + 217 stateBits + 0 FBBits
        (excl.sub-modules : 3653.5 gates, 129 nodes) : 2659.0 comb-gates + 0 pipeBits + 153 stateBits + 0 FBBits
        (_24_6_1_1_incr_timer : 645.0 gates, 5 nodes) : 229.0 comb-gates + 0 pipeBits + 64 stateBits + 0 FBBits
      (_24_6_2_fsm_3 : 1235.5 gates, 176 nodes) : 384.0 comb-gates + 0 pipeBits + 131 stateBits + 0 FBBits
        (excl.sub-modules : 82.0 gates, 8 nodes) : 69.0 comb-gates + 0 pipeBits + 2 stateBits + 0 FBBits
        (_24_6_2_1_fsm_4 : 1153.5 gates, 168 nodes) : 315.0 comb-gates + 0 pipeBits + 129 stateBits + 0 FBBits
          (excl.sub-modules : 1153.5 gates, 152 nodes) : 315.0 comb-gates + 0 pipeBits + 129 stateBits + 0 FBBits
          (_24_6_2_1_1_setRead_1 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_1_1_set_11 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_1_2_set_16 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_2_resetRead : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_2_1_reset_2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_2_1_1_set_5 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_2_2_reset_5 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_2_2_1_set_14 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_3_setWrite : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_3_1_set_11 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_3_2_set_10 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_3_3_set_9 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_4_resetWrite : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_4_1_reset_2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_4_1_1_set_5 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_4_2_reset_3 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_4_2_1_set_4 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_4_3_reset_4 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_4_3_1_set_3 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_5_set_0 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_5_1_set_5 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_6_reset_6 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_6_1_set_11 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_7_set_13 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_7_1_set_14 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_8_reset_9 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_8_1_set_16 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_9_set_0 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_9_1_set_5 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_10_reset_6 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_10_1_set_11 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_11_reset_7 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_11_1_set_10 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_12_set_1 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_12_1_set_4 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_13_set_2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_13_1_set_3 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_14_reset_8 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_14_1_set_9 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_15_setMARead_1 : 0.0 gates, 6 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_15_1_set_6 : 0.0 gates, 5 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_15_1_1_set_11 : 0.0 gates, 5 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_15_2_set_15 : 0.0 gates, 1 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_15_2_1_set_16 : 0.0 gates, 1 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
          (_24_6_2_1_16_setMAWrite_1 : 0.0 gates, 10 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_16_1_set_6 : 0.0 gates, 5 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_16_1_1_set_11 : 0.0 gates, 5 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_16_2_set_7 : 0.0 gates, 4 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_16_2_1_set_10 : 0.0 gates, 4 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
            (_24_6_2_1_16_3_set_8 : 0.0 gates, 1 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
              (_24_6_2_1_16_3_1_set_9 : 0.0 gates, 1 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_24_7_setRead_0 : 45.5 gates, 6 nodes) : 0.0 comb-gates + 0 pipeBits + 7 stateBits + 0 FBBits
    (_24_8_doWrite : 10.0 gates, 29 nodes) : 10.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
      (_24_8_1_storeMemByteEnable : 10.0 gates, 29 nodes) : 10.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_25_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_26_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_27_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_28_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_29_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_30_writeBack : 6661.0 gates, 37 nodes) : 5.0 comb-gates + 0 pipeBits + 1024 stateBits + 0 FBBits
    (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_30_1_writeback_1 : 6661.0 gates, 37 nodes) : 5.0 comb-gates + 0 pipeBits + 1024 stateBits + 0 FBBits
  (_31_do_mret : 0.0 gates, 3 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_32_writeback_0 : 868.0 gates, 46 nodes) : 374.0 comb-gates + 0 pipeBits + 76 stateBits + 0 FBBits
    (excl.sub-modules : 239.0 gates, 15 nodes) : 239.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_32_1_write : 629.0 gates, 31 nodes) : 135.0 comb-gates + 0 pipeBits + 76 stateBits + 0 FBBits
  (_33_do_trap : 43.0 gates, 10 nodes) : 43.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_34_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_35_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_36_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_37_OP_BR2 : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_38_printDecode : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (excl.sub-modules : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_38_1_isShiftOp : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
    (_38_2_isShiftOp : 0.0 gates, 0 nodes) : 0.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
  (_39_update_counter_0 : 24.0 gates, 5 nodes) : 11.0 comb-gates + 0 pipeBits + 2 stateBits + 0 FBBits
  (_40_update_counter_1 : 458.0 gates, 8 nodes) : 458.0 comb-gates + 0 pipeBits + 0 stateBits + 0 FBBits
*********************************************************
            _30_1_writeback_1 :    6661.0 gates(acc:  19.40%),       5.0 comb-gates +    0 pipeBits + 1024 stateBits +   0 FBBits
     _15_updateDebugInterface :    4508.5 gates(acc:  32.53%),    3787.0 comb-gates +   37 pipeBits +  74 stateBits +   0 FBBits
            _RV32I_ARCH1_step :    4153.0 gates(acc:  44.62%),    1683.0 comb-gates +    1 pipeBits + 379 stateBits +   0 FBBits
                _24_6_1_fsm_1 :    3653.5 gates(acc:  55.26%),    2659.0 comb-gates +    0 pipeBits + 153 stateBits +   0 FBBits
            _6_1_getOperand_1 :    2020.0 gates(acc:  61.14%),    2020.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
            _4_1_getOperand_1 :    2020.0 gates(acc:  67.03%),    2020.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
                     _21_read :    1323.0 gates(acc:  70.88%),    1323.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
                  _22_compute :    1318.0 gates(acc:  74.72%),     668.0 comb-gates +    0 pipeBits + 100 stateBits +   0 FBBits
              _24_6_2_1_fsm_4 :    1153.5 gates(acc:  78.08%),     315.0 comb-gates +    0 pipeBits + 129 stateBits +   0 FBBits
               _20_ALUcompute :     982.0 gates(acc:  80.94%),     982.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
                  _2_3_decode :     817.0 gates(acc:  83.31%),     817.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
         _24_6_1_1_incr_timer :     645.0 gates(acc:  85.19%),     229.0 comb-gates +    0 pipeBits +  64 stateBits +   0 FBBits
                  _32_1_write :     629.0 gates(acc:  87.02%),     135.0 comb-gates +    0 pipeBits +  76 stateBits +   0 FBBits
                    _20_1_srx :     491.0 gates(acc:  88.45%),     491.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
         _40_update_counter_1 :     458.0 gates(acc:  89.79%),     458.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
                _2_3_10_decST :     415.0 gates(acc:  91.00%),     415.0 comb-gates +    0 pipeBits +   0 stateBits +   0 FBBits
**********************************************************/



module RV32I_ARCH1_step   (
    /* global inputs */
    clk, rst_n,

    /* inputs */
    G_axi_raddr_s_ready, G_axi_waddr_s_ready, G_axi_rdat_s_data, G_axi_rdat_s_resp, 
    G_axi_rdat_s_valid, G_axi_wdat_s_ready, G_axi_wres_s_resp, G_axi_wres_s_valid, 
    G_intr_p_0, G_intr_p_1, G_intr_p_2, G_intr_p_3, G_intr_p_4, G_intr_p_5, G_intr_p_6, 
    G_dbg_idx, 

    /* outputs */
    G_axi_raddr_m_addr, G_axi_raddr_m_size, G_axi_raddr_m_valid, G_axi_raddr_m_len, 
    G_axi_raddr_m_prot, G_axi_waddr_m_addr, G_axi_waddr_m_size, G_axi_waddr_m_valid, 
    G_axi_waddr_m_len, G_axi_waddr_m_prot, G_axi_rdat_m_ready, G_axi_wdat_m_data, 
    G_axi_wdat_m_strobe, G_axi_wdat_m_valid, G_axi_wdat_m_last, G_axi_wres_m_ready, 
    G_dbg_data, G_dbg_rv_state, G_dbg_wfi, G_RV32I_ARCH1_step_OUT

  );
  parameter M_ID = 0; // module ID

  
  /*input ports*/
  input        clk;
  input        rst_n;
  input        G_axi_raddr_s_ready; /// <0,1> [U1]          ;
  input        G_axi_waddr_s_ready; /// <0,1> [U1]          ;
  input [31:0] G_axi_rdat_s_data  ; /// <0,4294967295> [U32];
  input [ 1:0] G_axi_rdat_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_rdat_s_valid ; /// <0,1> [U1]          ;
  input        G_axi_wdat_s_ready ; /// <0,1> [U1]          ;
  input [ 1:0] G_axi_wres_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_wres_s_valid ; /// <0,1> [U1]          ;
  input        G_intr_p_0         ; /// <0,1> [U1]          ;
  input        G_intr_p_1         ; /// <0,1> [U1]          ;
  input        G_intr_p_2         ; /// <0,1> [U1]          ;
  input        G_intr_p_3         ; /// <0,1> [U1]          ;
  input        G_intr_p_4         ; /// <0,1> [U1]          ;
  input        G_intr_p_5         ; /// <0,1> [U1]          ;
  input        G_intr_p_6         ; /// <0,1> [U1]          ;
  input [15:0] G_dbg_idx          ; /// <0,65535> [U16]     ;

  /*output ports*/
  output[31:0] G_axi_raddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_raddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_raddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_raddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_raddr_m_prot    ; /// <0,7> [U3]          ;
  output[31:0] G_axi_waddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_waddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_waddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_waddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_waddr_m_prot    ; /// <0,7> [U3]          ;
  output       G_axi_rdat_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_axi_wdat_m_data     ; /// <0,4294967295> [U32];
  output[ 3:0] G_axi_wdat_m_strobe   ; /// <0,15> [U4]         ;
  output       G_axi_wdat_m_valid    ; /// <0,1> [U1]          ;
  output       G_axi_wdat_m_last     ; /// <0,1> [U1]          ;
  output       G_axi_wres_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_dbg_data            ; /// <0,4294967295> [U32];
  output[ 3:0] G_dbg_rv_state        ; /// <0,15> [U4]         ;
  output       G_dbg_wfi             ; /// <0,1> [U1]          ;
  output       G_RV32I_ARCH1_step_OUT; /// <0,1> [U1]          ;

  /*probe ports*/
  wire         _prb_RV32I_ARCH1_step_pSetup;

  RV32I_ARCH1_step_probed #(M_ID) M0   (
    /* global inputs */
    clk, rst_n,

    /* inputs */
    G_axi_raddr_s_ready, G_axi_waddr_s_ready, G_axi_rdat_s_data, G_axi_rdat_s_resp, 
    G_axi_rdat_s_valid, G_axi_wdat_s_ready, G_axi_wres_s_resp, G_axi_wres_s_valid, 
    G_intr_p_0, G_intr_p_1, G_intr_p_2, G_intr_p_3, G_intr_p_4, G_intr_p_5, G_intr_p_6, 
    G_dbg_idx, 

    /* outputs */
    G_axi_raddr_m_addr, G_axi_raddr_m_size, G_axi_raddr_m_valid, G_axi_raddr_m_len, 
    G_axi_raddr_m_prot, G_axi_waddr_m_addr, G_axi_waddr_m_size, G_axi_waddr_m_valid, 
    G_axi_waddr_m_len, G_axi_waddr_m_prot, G_axi_rdat_m_ready, G_axi_wdat_m_data, 
    G_axi_wdat_m_strobe, G_axi_wdat_m_valid, G_axi_wdat_m_last, G_axi_wres_m_ready, 
    G_dbg_data, G_dbg_rv_state, G_dbg_wfi, G_RV32I_ARCH1_step_OUT, 

    /*probes*/
    _prb_RV32I_ARCH1_step_pSetup

  );

endmodule // RV32I_ARCH1_step

module RV32I_ARCH1_step_probed   (
    /* global inputs */
    clk, rst_n,

    /* inputs */
    G_axi_raddr_s_ready, G_axi_waddr_s_ready, G_axi_rdat_s_data, G_axi_rdat_s_resp, 
    G_axi_rdat_s_valid, G_axi_wdat_s_ready, G_axi_wres_s_resp, G_axi_wres_s_valid, 
    G_intr_p_0, G_intr_p_1, G_intr_p_2, G_intr_p_3, G_intr_p_4, G_intr_p_5, G_intr_p_6, 
    G_dbg_idx, 

    /* outputs */
    G_axi_raddr_m_addr, G_axi_raddr_m_size, G_axi_raddr_m_valid, G_axi_raddr_m_len, 
    G_axi_raddr_m_prot, G_axi_waddr_m_addr, G_axi_waddr_m_size, G_axi_waddr_m_valid, 
    G_axi_waddr_m_len, G_axi_waddr_m_prot, G_axi_rdat_m_ready, G_axi_wdat_m_data, 
    G_axi_wdat_m_strobe, G_axi_wdat_m_valid, G_axi_wdat_m_last, G_axi_wres_m_ready, 
    G_dbg_data, G_dbg_rv_state, G_dbg_wfi, G_RV32I_ARCH1_step_OUT, 

    /*probes*/
    _prb_RV32I_ARCH1_step_pSetup

  );
  parameter M_ID = 0; // module ID

  
  /*input ports*/
  input        clk;
  input        rst_n;
  input        G_axi_raddr_s_ready; /// <0,1> [U1]          ;
  input        G_axi_waddr_s_ready; /// <0,1> [U1]          ;
  input [31:0] G_axi_rdat_s_data  ; /// <0,4294967295> [U32];
  input [ 1:0] G_axi_rdat_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_rdat_s_valid ; /// <0,1> [U1]          ;
  input        G_axi_wdat_s_ready ; /// <0,1> [U1]          ;
  input [ 1:0] G_axi_wres_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_wres_s_valid ; /// <0,1> [U1]          ;
  input        G_intr_p_0         ; /// <0,1> [U1]          ;
  input        G_intr_p_1         ; /// <0,1> [U1]          ;
  input        G_intr_p_2         ; /// <0,1> [U1]          ;
  input        G_intr_p_3         ; /// <0,1> [U1]          ;
  input        G_intr_p_4         ; /// <0,1> [U1]          ;
  input        G_intr_p_5         ; /// <0,1> [U1]          ;
  input        G_intr_p_6         ; /// <0,1> [U1]          ;
  input [15:0] G_dbg_idx          ; /// <0,65535> [U16]     ;

  /*output ports*/
  output[31:0] G_axi_raddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_raddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_raddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_raddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_raddr_m_prot    ; /// <0,7> [U3]          ;
  output[31:0] G_axi_waddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_waddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_waddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_waddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_waddr_m_prot    ; /// <0,7> [U3]          ;
  output       G_axi_rdat_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_axi_wdat_m_data     ; /// <0,4294967295> [U32];
  output[ 3:0] G_axi_wdat_m_strobe   ; /// <0,15> [U4]         ;
  output       G_axi_wdat_m_valid    ; /// <0,1> [U1]          ;
  output       G_axi_wdat_m_last     ; /// <0,1> [U1]          ;
  output       G_axi_wres_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_dbg_data            ; /// <0,4294967295> [U32];
  output[ 3:0] G_dbg_rv_state        ; /// <0,15> [U4]         ;
  output       G_dbg_wfi             ; /// <0,1> [U1]          ;
  output       G_RV32I_ARCH1_step_OUT; /// <0,1> [U1]          ;

  /*probe ports*/
  output       _prb_RV32I_ARCH1_step_pSetup;

  /*memory ports*/
  wire[ 3:0] G__this_mem_m_we;
  wire[31:0] G__this_mem_m_din;
  wire       G__this_mem_m_re;
  wire[15:0] G__this_mem_m_waddr;
  wire[15:0] G__this_mem_m_raddr;
  wire[31:0] G__this_mem_m_dout;


  RV32I_ARCH1_step_no_mem #(M_ID) M0   (
    /* global inputs */
    clk, rst_n,

    /* inputs */
    G_axi_raddr_s_ready, G_axi_waddr_s_ready, G_axi_rdat_s_data, G_axi_rdat_s_resp, 
    G_axi_rdat_s_valid, G_axi_wdat_s_ready, G_axi_wres_s_resp, G_axi_wres_s_valid, 
    G_intr_p_0, G_intr_p_1, G_intr_p_2, G_intr_p_3, G_intr_p_4, G_intr_p_5, G_intr_p_6, 
    G_dbg_idx, 

    /* outputs */
    G_axi_raddr_m_addr, G_axi_raddr_m_size, G_axi_raddr_m_valid, G_axi_raddr_m_len, 
    G_axi_raddr_m_prot, G_axi_waddr_m_addr, G_axi_waddr_m_size, G_axi_waddr_m_valid, 
    G_axi_waddr_m_len, G_axi_waddr_m_prot, G_axi_rdat_m_ready, G_axi_wdat_m_data, 
    G_axi_wdat_m_strobe, G_axi_wdat_m_valid, G_axi_wdat_m_last, G_axi_wres_m_ready, 
    G_dbg_data, G_dbg_rv_state, G_dbg_wfi, G_RV32I_ARCH1_step_OUT, 

    /* memory ports */
    G__this_mem_m_we, G__this_mem_m_din, G__this_mem_m_re, G__this_mem_m_waddr, G__this_mem_m_raddr, G__this_mem_m_dout, 

    /*probes*/
    _prb_RV32I_ARCH1_step_pSetup

  );
  RV32I_ARCH1_step_RAM_BE_INIT_G__this_mem_m #(M_ID, 65536, 16, 32) M1 (
    clk, G__this_mem_m_we, G__this_mem_m_din, (G__this_mem_m_re|(|G__this_mem_m_we)), 
    G__this_mem_m_we ? G__this_mem_m_waddr : G__this_mem_m_raddr, 
    G__this_mem_m_dout
  );

endmodule // RV32I_ARCH1_step_probed

module RV32I_ARCH1_step_mem_wrapper   (
    /* global inputs */
    clk, 

    /* memory ports */
    G__this_mem_m_we, G__this_mem_m_din, G__this_mem_m_re, G__this_mem_m_waddr, G__this_mem_m_raddr, G__this_mem_m_dout

  );
  parameter M_ID = 0; // module ID

  /*input ports*/
  input        clk;

  /*memory ports*/
  input [ 3:0] G__this_mem_m_we;
  input [31:0] G__this_mem_m_din;
  input        G__this_mem_m_re;
  input [15:0] G__this_mem_m_waddr;
  input [15:0] G__this_mem_m_raddr;
  output[31:0] G__this_mem_m_dout;

  RV32I_ARCH1_step_RAM_BE_INIT_G__this_mem_m #(M_ID, 65536, 16, 32) M0 (
    clk, G__this_mem_m_we, G__this_mem_m_din, (G__this_mem_m_re|(|G__this_mem_m_we)), 
    G__this_mem_m_we ? G__this_mem_m_waddr : G__this_mem_m_raddr, 
    G__this_mem_m_dout
  );

endmodule // RV32I_ARCH1_step_mem_wrapper

`include "RV32I_ARCH1_step_MemInitFileName.v"

`ifdef RAM_SINGLE_PORT_BE_NODEF
`elsif RV32I_ARCH1_step_RAM_NODEF
`else
module RV32I_ARCH1_step_RAM_BE_INIT_G__this_mem_m (clk, we, din, ce, addr, dout);
  parameter M_ID = 0; // module ID
  parameter MEM_SIZE = 1024; // default memory size
  parameter ADDR_WIDTH = 12; // default memory address width
  parameter DATA_WIDTH = 16; // default memory data width
  parameter WE_WIDTH   =  4; // default write-enable width
  parameter BYTE_WIDTH = DATA_WIDTH / WE_WIDTH; // byte width

  input                  clk ;
  input [  WE_WIDTH-1:0] we ;
  input [DATA_WIDTH-1:0] din ;
  input                  ce  ;
  input [ADDR_WIDTH-1:0] addr;
  output[DATA_WIDTH-1:0] dout;
  reg   [BYTE_WIDTH-1:0] mem0[0:MEM_SIZE-1], mem1[0:MEM_SIZE-1], mem2[0:MEM_SIZE-1], mem3[0:MEM_SIZE-1];
  reg   [BYTE_WIDTH-1:0] bout0, bout1, bout2, bout3;

initial   $readmemh(`MEM_INIT_G__this_mem_m_0, mem0);
initial   $readmemh(`MEM_INIT_G__this_mem_m_1, mem1);
initial   $readmemh(`MEM_INIT_G__this_mem_m_2, mem2);
initial   $readmemh(`MEM_INIT_G__this_mem_m_3, mem3);

  always @ (posedge clk)
  if (ce == 1'b1) begin
`ifdef RAM_STYLE_A
    if (we[0] == 1'b1) begin
      mem0[addr] <= din[BYTE_WIDTH*1-1:BYTE_WIDTH*0];
    end
    bout0   <= mem0[addr];
    if (we[1] == 1'b1) begin
      mem1[addr] <= din[BYTE_WIDTH*2-1:BYTE_WIDTH*1];
    end
    bout1   <= mem1[addr];
    if (we[2] == 1'b1) begin
      mem2[addr] <= din[BYTE_WIDTH*3-1:BYTE_WIDTH*2];
    end
    bout2   <= mem2[addr];
    if (we[3] == 1'b1) begin
      mem3[addr] <= din[BYTE_WIDTH*4-1:BYTE_WIDTH*3];
    end
    bout3   <= mem3[addr];
`else
    if (we[0] == 1'b1) begin
      mem0[addr] <= din[BYTE_WIDTH*1-1:BYTE_WIDTH*0];
    end
    else bout0   <= mem0[addr];
    if (we[1] == 1'b1) begin
      mem1[addr] <= din[BYTE_WIDTH*2-1:BYTE_WIDTH*1];
    end
    else bout1   <= mem1[addr];
    if (we[2] == 1'b1) begin
      mem2[addr] <= din[BYTE_WIDTH*3-1:BYTE_WIDTH*2];
    end
    else bout2   <= mem2[addr];
    if (we[3] == 1'b1) begin
      mem3[addr] <= din[BYTE_WIDTH*4-1:BYTE_WIDTH*3];
    end
    else bout3   <= mem3[addr];
`endif
  end

  assign dout = {bout3, bout2, bout1, bout0};

endmodule
`endif

module RV32I_ARCH1_step_no_mem   (
    /* global inputs */
    clk, rst_n,

    /* inputs */
    G_axi_raddr_s_ready, G_axi_waddr_s_ready, G_axi_rdat_s_data, G_axi_rdat_s_resp, 
    G_axi_rdat_s_valid, G_axi_wdat_s_ready, G_axi_wres_s_resp, G_axi_wres_s_valid, 
    G_intr_p_0, G_intr_p_1, G_intr_p_2, G_intr_p_3, G_intr_p_4, G_intr_p_5, G_intr_p_6, 
    G_dbg_idx, 

    /* outputs */
    G_axi_raddr_m_addr, G_axi_raddr_m_size, G_axi_raddr_m_valid, G_axi_raddr_m_len, 
    G_axi_raddr_m_prot, G_axi_waddr_m_addr, G_axi_waddr_m_size, G_axi_waddr_m_valid, 
    G_axi_waddr_m_len, G_axi_waddr_m_prot, G_axi_rdat_m_ready, G_axi_wdat_m_data, 
    G_axi_wdat_m_strobe, G_axi_wdat_m_valid, G_axi_wdat_m_last, G_axi_wres_m_ready, 
    G_dbg_data, G_dbg_rv_state, G_dbg_wfi, G_RV32I_ARCH1_step_OUT, 

    /* memory ports */
    G__this_mem_m_we, G__this_mem_m_din, G__this_mem_m_re, G__this_mem_m_waddr, G__this_mem_m_raddr, G__this_mem_m_dout, 

    /*probes*/
    _prb_RV32I_ARCH1_step_pSetup

  );
  parameter M_ID = 0; // module ID

  
  /*input ports*/
  input        clk;
  input        rst_n;
  input        G_axi_raddr_s_ready; /// <0,1> [U1]          ;
  input        G_axi_waddr_s_ready; /// <0,1> [U1]          ;
  input [31:0] G_axi_rdat_s_data  ; /// <0,4294967295> [U32];
  input [ 1:0] G_axi_rdat_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_rdat_s_valid ; /// <0,1> [U1]          ;
  input        G_axi_wdat_s_ready ; /// <0,1> [U1]          ;
  input [ 1:0] G_axi_wres_s_resp  ; /// <0,3> [U2]          ;
  input        G_axi_wres_s_valid ; /// <0,1> [U1]          ;
  input        G_intr_p_0         ; /// <0,1> [U1]          ;
  input        G_intr_p_1         ; /// <0,1> [U1]          ;
  input        G_intr_p_2         ; /// <0,1> [U1]          ;
  input        G_intr_p_3         ; /// <0,1> [U1]          ;
  input        G_intr_p_4         ; /// <0,1> [U1]          ;
  input        G_intr_p_5         ; /// <0,1> [U1]          ;
  input        G_intr_p_6         ; /// <0,1> [U1]          ;
  input [15:0] G_dbg_idx          ; /// <0,65535> [U16]     ;

  /*output ports*/
  output[31:0] G_axi_raddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_raddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_raddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_raddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_raddr_m_prot    ; /// <0,7> [U3]          ;
  output[31:0] G_axi_waddr_m_addr    ; /// <0,4294967295> [U32];
  output[ 1:0] G_axi_waddr_m_size    ; /// <0,3> [U2]          ;
  output       G_axi_waddr_m_valid   ; /// <0,1> [U1]          ;
  output       G_axi_waddr_m_len     ; /// <0,0> [U0]          ;
  output[ 2:0] G_axi_waddr_m_prot    ; /// <0,7> [U3]          ;
  output       G_axi_rdat_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_axi_wdat_m_data     ; /// <0,4294967295> [U32];
  output[ 3:0] G_axi_wdat_m_strobe   ; /// <0,15> [U4]         ;
  output       G_axi_wdat_m_valid    ; /// <0,1> [U1]          ;
  output       G_axi_wdat_m_last     ; /// <0,1> [U1]          ;
  output       G_axi_wres_m_ready    ; /// <0,1> [U1]          ;
  output[31:0] G_dbg_data            ; /// <0,4294967295> [U32];
  reg   [31:0] G_dbg_data            ;
  output[ 3:0] G_dbg_rv_state        ; /// <0,15> [U4]         ;
  reg   [ 3:0] G_dbg_rv_state        ;
  output       G_dbg_wfi             ; /// <0,1> [U1]          ;
  reg          G_dbg_wfi             ;
  output       G_RV32I_ARCH1_step_OUT; /// <0,1> [U1]          ;
  reg          G_RV32I_ARCH1_step_OUT;

  /*probe ports*/
  output       _prb_RV32I_ARCH1_step_pSetup;

  /*memory ports*/
  output[ 3:0] G__this_mem_m_we;
  output[31:0] G__this_mem_m_din;
  output       G__this_mem_m_re;
  output[15:0] G__this_mem_m_waddr;
  output[15:0] G__this_mem_m_raddr;
  input [31:0] G__this_mem_m_dout;


  wire      ROOT_CP = 1'b1; /// root control path (always active)

  reg[31:0] G__this_pc, G__this_tr, G__this_ir;
  reg       G__this_flg, G__this_IO_LD_completed;
  reg[ 1:0] G__this_mem_byte_pos;
  reg[ 4:0] G__this_mem_ld_type;
  reg[ 2:0] G__this_dbg_state_step_halt_condition;
  reg[ 1:0] G__this_dbg_state_step_pending;
  reg[31:0] G__this_dbg_state_step_target_pc;
  reg[ 1:0] G__this_T_sc;
  reg[31:0] G__this_rf_xreg[0:31];
  reg[31:0] G__this_md_a, G__this_md_b, G__this_md_c;
  reg[ 3:0] G__this_md_stt;
  reg[31:0] G__this_io_sysctrl_ext_irq_pending, G__this_io_sysctrl_ext_irq_enable;
  reg[ 6:0] G__this_io_sysctrl_d_intr[0:2];
  reg[31:0] G__this_io_sysctrl_mtime_l, G__this_io_sysctrl_mtime_h, 
    G__this_io_sysctrl_mtimecmp_l, G__this_io_sysctrl_mtimecmp_h;
  reg[ 3:0] G__this_io_sysctrl_divider;
  reg[31:0] G__this_io_axim_out_raddr_addr;
  reg[ 1:0] G__this_io_axim_out_raddr_size;
  reg       G__this_io_axim_out_raddr_valid, G__this_io_axim_out_raddr_len;
  reg[ 2:0] G__this_io_axim_out_raddr_prot;
  reg[31:0] G__this_io_axim_out_waddr_addr;
  reg[ 1:0] G__this_io_axim_out_waddr_size;
  reg       G__this_io_axim_out_waddr_valid, G__this_io_axim_out_waddr_len;
  reg[ 2:0] G__this_io_axim_out_waddr_prot;
  reg       G__this_io_axim_out_rdat_ready;
  reg[31:0] G__this_io_axim_out_wdat_data;
  reg[ 3:0] G__this_io_axim_out_wdat_strobe;
  reg       G__this_io_axim_out_wdat_valid, G__this_io_axim_out_wdat_last;
  reg       G__this_io_axim_out_wres_ready;
  reg       G__this_io_axim_in_raddr_ready;
  reg       G__this_io_axim_in_waddr_ready;
  reg       G__this_io_axim_in_rdat_valid;
  reg       G__this_io_axim_in_wdat_ready;
  reg[ 1:0] G__this_io_axim_in_wres_resp;
  reg       G__this_io_axim_in_wres_valid;
  reg[ 1:0] G__this_io_axim_rw_state;
  reg[ 3:0] G__this_io_axim_burst_count;
  reg[ 1:0] G__this_io_axim_pending_op;
  reg[31:0] G__this_io_latched_data;
  reg[12:0] G__this_csr_mstatus;
  reg[11:0] G__this_csr_mie;
  reg[31:0] G__this_csr_mtvec, G__this_csr_mscratch, G__this_csr_mepc, 
    G__this_csr_mcause, G__this_csr_mtval;
  reg[11:0] G__this_csr_mip;
  reg[31:0] G__this_csr_mcycle, G__this_csr_minstret, G__this_csr_mcycleh, 
    G__this_csr_minstreth;
  reg       _p1_CP_updateMemIO_B16_F2, _p1_I_RV32I_ARCH1_step_B91_4, 
    _p1_I_updateDebugInterface_B01_4, _p1_RV32I_ARCH1_step_pSetup;
  reg[ 3:0] _p1_I_updateDebugInterface_B05_0;
  reg[31:0] _p1_I_updateDebugInterface_B24_01;
  reg[31:0] _p2_DFB_G__this_mem_dout;


function[ 4:0] _WIRE_ARRAY_5_6;
  input[ 2:0] idx0;
  input[ 4:0] din00,din01,din02,din03,din04,din05;
  case(idx0)
    3'd0  : _WIRE_ARRAY_5_6 = din00;
    3'd1  : _WIRE_ARRAY_5_6 = din01;
    3'd2  : _WIRE_ARRAY_5_6 = din02;
    3'd3  : _WIRE_ARRAY_5_6 = din03;
    3'd4  : _WIRE_ARRAY_5_6 = din04;
    3'd5  : _WIRE_ARRAY_5_6 = din05;
    default : _WIRE_ARRAY_5_6 = 5'hx;
  endcase
endfunction /*_WIRE_ARRAY_5_6*/

function[ 7:0] _WIRE_ARRAY_8_7;
  input[ 2:0] idx0;
  input[ 7:0] din00,din01,din02,din03,din04,din05,din06;
  case(idx0)
    3'd0  : _WIRE_ARRAY_8_7 = din00;
    3'd1  : _WIRE_ARRAY_8_7 = din01;
    3'd2  : _WIRE_ARRAY_8_7 = din02;
    3'd3  : _WIRE_ARRAY_8_7 = din03;
    3'd4  : _WIRE_ARRAY_8_7 = din04;
    3'd5  : _WIRE_ARRAY_8_7 = din05;
    3'd6  : _WIRE_ARRAY_8_7 = din06;
    default : _WIRE_ARRAY_8_7 = 8'hx;
  endcase
endfunction /*_WIRE_ARRAY_8_7*/

function[11:0] _WIRE_ARRAY_12_8;
  input[ 2:0] idx0;
  input[11:0] din00,din01,din02,din03,din04,din05,din06,din07;
  case(idx0)
    3'd0  : _WIRE_ARRAY_12_8 = din00;
    3'd1  : _WIRE_ARRAY_12_8 = din01;
    3'd2  : _WIRE_ARRAY_12_8 = din02;
    3'd3  : _WIRE_ARRAY_12_8 = din03;
    3'd4  : _WIRE_ARRAY_12_8 = din04;
    3'd5  : _WIRE_ARRAY_12_8 = din05;
    3'd6  : _WIRE_ARRAY_12_8 = din06;
    3'd7  : _WIRE_ARRAY_12_8 = din07;
  endcase
endfunction /*_WIRE_ARRAY_12_8*/


`include "RV32I_ARCH1_step_init_reg_C0.v"



  //// pipe-stage(2) : combinational-logic...

assign     G_axi_raddr_m_len   =  G__this_io_axim_out_raddr_len           ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,0> [U0] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_raddr_m_valid =  G__this_io_axim_out_raddr_valid         ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_rdat_m_ready  =  G__this_io_axim_out_rdat_ready          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L149)[AXI4L::CH::RDAT::MA::set]
assign     G_axi_waddr_m_len   =  G__this_io_axim_out_waddr_len           ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,0> [U0] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_waddr_m_valid =  G__this_io_axim_out_waddr_valid         ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_wdat_m_last   =  G__this_io_axim_out_wdat_last           ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L163)[AXI4L::CH::WDAT::MA::set]
assign     G_axi_wdat_m_valid  =  G__this_io_axim_out_wdat_valid          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L163)[AXI4L::CH::WDAT::MA::set]
assign     G_axi_wres_m_ready  =  G__this_io_axim_out_wres_ready          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,1> [U1] P2 OP(assign:=)(./rv32_io.h:L177)[AXI4L::CH::WRES::MA::set]
assign     G_axi_raddr_m_size  =  G__this_io_axim_out_raddr_size          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,3> [U2] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_waddr_m_size  =  G__this_io_axim_out_waddr_size          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,3> [U2] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_raddr_m_prot  =  G__this_io_axim_out_raddr_prot          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,7> [U3] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_waddr_m_prot  =  G__this_io_axim_out_waddr_prot          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,7> [U3] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_wdat_m_strobe =  G__this_io_axim_out_wdat_strobe         ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,15> [U4] P2 OP(assign:=)(./rv32_io.h:L163)[AXI4L::CH::WDAT::MA::set]
assign     G_axi_raddr_m_addr  =  G__this_io_axim_out_raddr_addr          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,4294967295> [U32] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_waddr_m_addr  =  G__this_io_axim_out_waddr_addr          ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,4294967295> [U32] P2 OP(assign:=)(./rv32_io.h:L135)[AXI4L::CH::ADDR::MA::set]
assign     G_axi_wdat_m_data   =  G__this_io_axim_out_wdat_data           ; // DSO.GRP.5 <B>(comb-Out) (NL) [F(0.0)<1>,B(0.0)<0>] <0,4294967295> [U32] P2 OP(assign:=)(./rv32_io.h:L163)[AXI4L::CH::WDAT::MA::set]
wire[31:0] G__this_mem_dout =  (_p1_CP_updateMemIO_B16_F2) ? G__this_mem_m_dout : _p2_DFB_G__this_mem_dout; //  <B-*>(ld[32:1]+S) [F(0.0)<1>,B(0.0)<0>] <0,4294967295> [U32] P2 OP(clk_fb:FB@)(./rv32.h:L373)[RV32I_ARCH1::MEMORY::setRead]


  //// pipe-stage(2) : pipe-registers...

  always @ (posedge clk or negedge rst_n) begin
  if (rst_n == 1'b0) begin
    _p2_DFB_G__this_mem_dout <= 0;
  end // (rst_n)
  else begin
    _p2_DFB_G__this_mem_dout <= (_p1_RV32I_ARCH1_step_pSetup) ? G__this_mem_dout : 32'h0 ; /*  32 bits */
  end /*else*/
  end /*always @ ...*/


  //// pipe-stage(2)  : state-registers...

  always @ (posedge clk or negedge rst_n) begin
  if (rst_n == 1'b0) begin
    G_dbg_data             <= 32'h0;
    G_dbg_rv_state         <= 4'h0 ;
    G_dbg_wfi              <= 1'h0 ;
    G_RV32I_ARCH1_step_OUT <= 1'h0 ;
  end /// (rst_n == 1'b0)
  else begin /*reg-assignments*/
    if (ROOT_CP) begin
      G_dbg_data             <= (_p1_RV32I_ARCH1_step_pSetup) ? _p1_I_updateDebugInterface_B24_01 : 32'h0; // (comb-Out) (ld[32:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P2 OP(clk:@)(rv32.cpp:L0)[RV32I_ARCH1::updateDebugInterface]
      G_dbg_rv_state         <= (_p1_RV32I_ARCH1_step_pSetup) ? _p1_I_updateDebugInterface_B05_0 : 4'h0  ; // (comb-Out) (ld[4:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,15> [U4] P2 OP(clk:@)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
      G_dbg_wfi              <= (_p1_RV32I_ARCH1_step_pSetup) ? _p1_I_updateDebugInterface_B01_4 : 1'h0  ; // (comb-Out) (ld[1:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,1> [U1] P2 OP(clk:@)(rv32.cpp:L1331)[RV32I_ARCH1::updateDebugInterface]
      G_RV32I_ARCH1_step_OUT <= (_p1_RV32I_ARCH1_step_pSetup) ? _p1_I_RV32I_ARCH1_step_B91_4 : 1'h0      ; // (comb-Out) (ld[1:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,1> [U1] P2 OP(clk:@)(rv32.cpp:L1217)[RV32I_ARCH1::step]
    end /// (ROOT_CP)
  end /// reg-assignments
  end /// always @ ...


  //// pipe-stage(1) : combinational-logic...

wire[ 1:0] N_0022               =  G__this_io_axim_rw_state/*prv*/ & 2'h3  ; // GRP.12 <B>(NL) [F(0.0)<0>,B(88.0)<1>] <0,3> [U2] P1 OP(and:&)(rv32_io.cpp:L130)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B01_F2      =  N_0022 == 2'h0                          ; // GRP.12 <B>(L1.0+A1.0+fo47+ld[1]+S) [F(1.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L130)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_set_dec_output_B1_1 =  G__this_T_sc/*prv*//*&2'h3*/           ; // GRP.12 <B>(NL) [F(0.0)<0>,B(198.0)<1>] <0,3> [U2] P1 OP(and:&)(./rv32.h:L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire[ 1:0] N_1495               =  I_set_dec_output_B1_1/*&2'h3*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(198.0)<1>] <0,3> [U2] P1 OP(and:&)(./rv32.h:L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       N_1506               =  N_1495 == 2'h2                          ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(1.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       G__this_T_t_2        =  ROOT_CP & N_1506                        ; // GRP.12 <B>(L1.0+A1.0+fo79+ld[1:1]) [F(2.0)<0>,B(197.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire[ 7:0] I_decode_B02_00      =  G__this_ir/*prv*/[7:0]/*&8'hff*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L715)[RV32I::DC::decode]
wire[ 6:0] I_decode_B02_01      =  I_decode_B02_00[6:0]/*&7'h7f*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L715)[RV32I::DC::decode]
wire[ 6:0] G__this_dc_opcode    =  I_decode_B02_01                         ; // GRP.12 <B>(NL) [F(0.0)<0>,B(202.0)<1>] <0,127> [U7] P1 OP(assign:=)(rv32.cpp:L715)[RV32I::DC::decode]
wire[ 6:0] N_0006               =  G__this_dc_opcode & 7'h7f               ; // GRP.12 <B>(NL) [F(0.0)<0>,B(202.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L746)[RV32I::DC::decode]
wire       E_decode_B32_2       =  N_0006 == 7'h3                          ; // GRP.12 <B>(L3.0+A6.0+fo7+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_decode_B32_F040   =  N_0006 == 7'h23                         ; // GRP.12 <B>(L3.0+A6.0+fo38+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0769              =  E_decode_B32_2 | CP_decode_B32_F040     ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       A_2133               =  G__this_T_t_2 & CP_0769                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(96.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire       CP_decode_B32_F080   =  N_0006 == 7'h6f                         ; // GRP.12 <B>(L3.0+A6.0+fo34+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       E_decode_B32_3       =  N_0006 == 7'h67                         ; // GRP.12 <B>(L3.0+A6.0+fo5+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0770              =  CP_decode_B32_F080 | E_decode_B32_3     ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(4.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       CP_0773              =  CP_0769 | CP_0770                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(197.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       CP_decode_B32_F100   =  N_0006 == 7'h63                         ; // GRP.12 <B>(L3.0+A6.0+fo40+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       E_decode_B32_9       =  N_0006 == 7'h73                         ; // GRP.12 <B>(L3.0+A6.0+fo3+ld[1]+S) [F(3.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0771              =  CP_decode_B32_F100 | E_decode_B32_9     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       CP_set_17_B01_F002   =  N_0006 == 7'h33                         ; // GRP.12 <B>(L3.0+A6.0+fo2+ld[1]+S) [F(3.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       E_decode_B32_1       =  N_0006 == 7'h13                         ; // GRP.12 <B>(L3.0+A6.0+fo2+ld[1]+S) [F(3.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0767              =  CP_set_17_B01_F002 | E_decode_B32_1     ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(4.0)<0>,B(199.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       E_decode_B32_4       =  N_0006 == 7'h37                         ; // GRP.12 <B>(L3.0+A6.0+fo3+ld[1]+S) [F(3.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       E_decode_B32_5       =  N_0006 == 7'h17                         ; // GRP.12 <B>(L3.0+A6.0+fo2+ld[1]+S) [F(3.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_decode_B32_F030   =  E_decode_B32_4 | E_decode_B32_5         ; // GRP.12 <B>(L1.0+A1.0+fo35+ld[1:1]) [F(4.0)<0>,B(199.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0772              =  CP_0767 | CP_decode_B32_F030            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       CP_0774              =  CP_0771 | CP_0772                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(197.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       CP_set_17_B01_F7FE   =  CP_0773 | CP_0774                       ; // GRP.12 <B>(L1.0+A1.0+fo21+ld[1:1]) [F(7.0)<0>,B(196.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L972)[RV32I::INST_TYPE::set]
wire       I_updateMemIO_B06_03 =  A_2133 & CP_set_17_B01_F7FE             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(95.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire[11:0] I_interrupt_detected_B1_2 =  G__this_csr_mie/*prv*/ & G__this_csr_mip/*prv*/; // GRP.12 <B>(L1.0+A12.0+fo3+ld[1:1]) [F(1.0)<0>,B(110.0)<1>] <0,2184> [U12] P1 OP(and:&)(rv32.cpp:L903)[RV32I::CSR::interrupt_detected]
wire       I_interrupt_detected_B1_3 =  I_interrupt_detected_B1_2 == 12'h0 ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(5.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L903)[RV32I::CSR::interrupt_detected]
wire       CP_interrupt_detected_B1_F2 =  ! I_interrupt_detected_B1_3      ; // GRP.12 <B>(fo1+ld[1]) [F(5.0)<0>,B(105.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L903)[RV32I::CSR::interrupt_detected]
wire[ 9:0] I_interrupt_detected_B2_1 =  G__this_csr_mstatus/*prv*/[12:3]/*>>3*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(105.0)<1>] <0,1023> [U10] P1 OP(shr:>>)[RV32I::CSR::interrupt_detected]
wire[ 7:0] I_interrupt_detected_B2_2 =  I_interrupt_detected_B2_1[7:0]/*&8'hff*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(105.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::CSR::interrupt_detected]
wire       I_interrupt_detected_B2_3 =  I_interrupt_detected_B2_2[0]/*&1'h1*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(105.0)<1>] <0,1> [U1] P1 OP(and:&)[RV32I::CSR::interrupt_detected]
wire       L_interrupt_detected_RET =  (CP_interrupt_detected_B1_F2) ? I_interrupt_detected_B2_3 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(6.0)<0>,B(105.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L903)[RV32I::CSR::interrupt_detected]
wire       N_1498               =  N_1495 == 2'h0                          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1]+S) [F(1.0)<0>,B(194.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       G__this_T_t_0        =  ROOT_CP & N_1498                        ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(2.0)<0>,B(129.0,193.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       I_RV32I_ARCH1_step_B32_1 =  L_interrupt_detected_RET & G__this_T_t_0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(104.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1134)[RV32I_ARCH1::step]
wire[16:0] sub_I_updateDebugInterface_B25_1 = {1'b0,G_dbg_idx} - 17'h5000 ; // G_dbg_idx < 17'h5000
wire       I_updateDebugInterface_B25_1 = (sub_I_updateDebugInterface_B25_1[16]); //  <B>(L1.0+C16.0+A16.0+fo6+ld[1]+S) [F(17.0)<0>,B(105.0,121.0)<1>] <0,1> [U1] P1 OP(lt:<)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B24_03 =  G_dbg_idx[15:12]/*>>12*/       ; //  <B>(NL) [F(0.0)<0>,B(108.0)<1>] <0,15> [U4] P1 OP(shr:>>)(rv32.cpp:L1355)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B24_10 =  I_updateDebugInterface_B24_03 & 4'h8; //  <B>(NL) [F(0.0)<0>,B(108.0)<1>] <0,8> [U4] P1 OP(and:&)(rv32.cpp:L1358)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B24_F1 =  I_updateDebugInterface_B24_10 == 4'h0; //  <B>(L2.0+A3.0+fo3+ld[1]+S) [F(2.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1358)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B25_0 =  I_updateDebugInterface_B24_03 != 4'h0; //  <B>(L2.0+A3.0+fo1+ld[1]+S) [F(2.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1361)[RV32I_ARCH1::updateDebugInterface]
wire       A_2077 =  CP_updateDebugInterface_B24_F1 & I_updateDebugInterface_B25_0; //  <B>(L1.0+A1.0+fo6+ld[1:1]) [F(3.0)<0>,B(106.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1361)[RV32I_ARCH1::updateDebugInterface]
wire[ 6:0] I_updateDebugInterface_B24_07 =  G__this_io_sysctrl_ext_irq_enable/*prv*/[6:0] & 7'h7c; // GRP.12 <B>(NL) [F(0.0)<0>,B(110.0)<1>] <0,124> [U7] P1 OP(and:&)(rv32.cpp:L1357)[RV32I_ARCH1::updateDebugInterface]
wire[ 6:0] I_updateDebugInterface_B24_08 =  I_updateDebugInterface_B24_07 & G__this_io_sysctrl_ext_irq_pending/*prv*/[6:0]; // GRP.12 <B>(L1.0+A7.0+fo1+ld[1:1]) [F(1.0)<0>,B(110.0)<1>] <0,124> [U7] P1 OP(and:&)(rv32.cpp:L1357)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B24_09 =  I_updateDebugInterface_B24_08 != 7'h0; // GRP.12 <B>(L3.0+A6.0+fo3+ld[1]+S) [F(4.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1357)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B01_2 =  G__this_dbg_state_step_pending/*prv*/ != 2'h0; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(1.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1331)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B26_2 =  I_updateDebugInterface_B24_09 | I_updateDebugInterface_B01_2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(106.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1363)[RV32I_ARCH1::updateDebugInterface]
wire       MA_2082        =  (A_2077) ? I_updateDebugInterface_B26_2 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(105.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1363)[RV32I_ARCH1::step]
wire       G__this_dbg_state_step_mode =  (I_updateDebugInterface_B25_1) ? MA_2082 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo10+ld[1:1]) [F(18.0)<0>,B(104.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1363)[RV32I_ARCH1::step]
wire       I_updateDebugInterface_B28_2 =  ! G__this_dbg_state_step_mode   ; // GRP.12 <B>(fo1+ld[1]) [F(18.0)<0>,B(103.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1365)[RV32I_ARCH1::updateDebugInterface]
wire       I_RV32I_ARCH1_step_B32_5 =  I_RV32I_ARCH1_step_B32_1 & I_updateDebugInterface_B28_2; // GRP.12 <B>(L1.0+A1.0+fo117+ld[1:1]) [F(19.0)<0>,B(103.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1134)[RV32I_ARCH1::step]
wire       G__this_trap_occurred =  I_RV32I_ARCH1_step_B32_5               ; // GRP.12 <B>(NL) [F(19.0)<0>,B(102.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32.cpp:L1134)[RV32I_ARCH1::step]
wire[31:0] DM_1931 =  (G__this_trap_occurred) ? G__this_csr_mtvec/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(20.0)<0>,B(102.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B45_F1 =  ! G__this_trap_occurred           ; // GRP.12 <B>(fo32+ld[1]) [F(19.0)<0>,B(102.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[ 6:0] I_decode_B02_15      =  G__this_ir/*prv*/[31:25]/*>>25*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(215.0)<1>] <0,127> [U7] P1 OP(shr:>>)(rv32.cpp:L720)[RV32I::DC::decode]
wire       I_decode_B02_18      =  I_decode_B02_15 == 7'h1                 ; // GRP.12 <B>(L3.0+A6.0+fo1+ld[1]+S) [F(3.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L725)[RV32I::DC::decode]
wire       I_decode_B02_17      =  I_decode_B02_01 == 7'h33                ; // GRP.12 <B>(L3.0+A6.0+fo1+ld[1]+S) [F(3.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L725)[RV32I::DC::decode]
wire       I_decode_B02_19      =  I_decode_B02_18 & I_decode_B02_17       ; // GRP.12 <B>(L1.0+A1.0+fo11+ld[1:1]) [F(4.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L725)[RV32I::DC::decode]
wire       G__this_dc_isMD      =  I_decode_B02_19                         ; // GRP.12 <B>(NL) [F(4.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32.cpp:L725)[RV32I::DC::decode]
wire       I_ctrl_decode_B07_1  =  ! G__this_dc_isMD                       ; // GRP.12 <B>(fo1+ld[1]) [F(4.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L998)[RV32I_ARCH1::ctrl_decode]
wire       CP_ctrl_decode_B07_F1 =  G__this_T_t_2 & I_ctrl_decode_B07_1    ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L998)[RV32I_ARCH1::ctrl_decode]
wire       AO_2132              =  CP_0767 | CP_decode_B32_F100            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L999)[RV32I_ARCH1::ctrl_decode]
wire       A_2143               =  CP_ctrl_decode_B07_F1 & AO_2132         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L999)[RV32I_ARCH1::ctrl_decode]
wire       CP_ctrl_decode_B08_F2 =  CP_set_17_B01_F7FE & A_2143            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L999)[RV32I_ARCH1::ctrl_decode]
wire       AO_2144              =  CP_decode_B32_F030 | CP_0773            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(130.0,194.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       A_2150               =  G__this_T_t_2 & AO_2144                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(129.0,193.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       I_ctrl_decode_B24_11 =  A_2150 & CP_set_17_B01_F7FE             ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(128.0,192.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       O_2168           =  CP_ctrl_decode_B08_F2 | I_ctrl_decode_B24_11; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(127.0,188.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L197)(rv32.cpp:L978)[RV32I_ARCH1::step]
wire       N_1510               =  N_1495 == 2'h3                          ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(1.0)<0>,B(196.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       G__this_T_t_3        =  ROOT_CP & N_1510                        ; // GRP.12 <B>(L1.0+A1.0+fo4+ld[1:1]) [F(2.0)<0>,B(131.0,195.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       A_2123               =  G__this_T_t_3 & CP_decode_B32_F100      ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(130.0,194.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       I_ctrl_decode_B25_1  =  A_2123 & CP_set_17_B01_F7FE             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(129.0,193.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       O_2164               =  I_ctrl_decode_B25_1 | G__this_T_t_0     ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(9.0)<0>,B(128.0,192.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire       CM_1412              =  O_2168 | O_2164                         ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(10.0)<0>,B(126.0,187.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L197)(rv32.cpp:L978)[RV32I_ARCH1::step]
wire       I_ctrl_decode_B25_2  =  O_2164 | I_ctrl_decode_B24_11           ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(10.0)<0>,B(127.0,191.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1013)[RV32I_ARCH1::ctrl_decode]
wire[ 6:0] N_0005               =  I_decode_B02_01 & 7'h7f                 ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F200   =  N_0005 == 7'h63                         ; // GRP.12 <B>(L3.0+A6.0+fo16+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F400   =  N_0005 == 7'h73                         ; // GRP.12 <B>(L3.0+A6.0+fo13+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0116              =  CP_decode_B02_F200 | CP_decode_B02_F400 ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F002   =  N_0005 == 7'h33                         ; // GRP.12 <B>(L3.0+A6.0+fo18+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F004   =  N_0005 == 7'h13                         ; // GRP.12 <B>(L3.0+A6.0+fo16+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0112              =  CP_decode_B02_F002 | CP_decode_B02_F004 ; // GRP.12 <B>(L1.0+A1.0+fo4+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F020   =  N_0005 == 7'h3                          ; // GRP.12 <B>(L3.0+A6.0+fo10+ld[1]+S) [F(3.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F040   =  N_0005 == 7'h23                         ; // GRP.12 <B>(L3.0+A6.0+fo21+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0114              =  CP_decode_B02_F020 | CP_decode_B02_F040 ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(200.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CM_1367              =  CE_0112 | CE_0114                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(199.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire       CM_1369              =  CE_0116 | CM_1367                       ; // GRP.12 <B>(L1.0+A1.0+fo16+ld[1:1]) [F(6.0)<0>,B(198.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[19:0] I_decode_B02_12      =  G__this_ir/*prv*/[31:12]/*>>12*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(216.0)<1>] <0,1048575> [U20] P1 OP(shr:>>)(rv32.cpp:L719)[RV32I::DC::decode]
wire[ 7:0] I_decode_B02_13      =  I_decode_B02_12[7:0]/*&8'hff*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(216.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L719)[RV32I::DC::decode]
wire[ 2:0] I_decode_B02_14      =  I_decode_B02_13[2:0]/*&3'h7*/           ; // GRP.12 <B>(NL) [F(0.0)<0>,B(216.0)<1>] <0,7> [U3] P1 OP(and:&)(rv32.cpp:L719)[RV32I::DC::decode]
wire[ 3:0] sub_I_decMD_B1_0     = {1'b0,I_decode_B02_14} - 4'h7           ; // I_decode_B02_14 < 4'h7
wire       I_decMD_B1_0         = (sub_I_decMD_B1_0[3])                   ; // GRP.12 <B>(L1.0+C3.0+A3.0+fo9+ld[1]+S) [F(4.0)<0>,B(204.0,207.0)<1>] <0,1> [U1] P1 OP(lt:<)(rv32.cpp:L652)[RV32I::DC::decMD]
wire[ 7:0] G_HIDDEN_GLOBAL_32_0 =  8'h80                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_1 =  8'h40                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_2 =  8'h20                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_3 =  8'h10                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_4 =  8'h8                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_5 =  8'h4                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 7:0] G_HIDDEN_GLOBAL_32_6 =  8'h2                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <2,128> [U8] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 2:0] N_1669               =  I_decode_B02_14/*&3'h7*/                ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,7> [U3] P1 OP(and:&)(rv32.cpp:L652)[RV32I::DC::decMD]
wire[ 7:0] AD_3 = _WIRE_ARRAY_8_7( N_1669,
                                   G_HIDDEN_GLOBAL_32_0,
                                   G_HIDDEN_GLOBAL_32_1,
                                   G_HIDDEN_GLOBAL_32_2,
                                   G_HIDDEN_GLOBAL_32_3,
                                   G_HIDDEN_GLOBAL_32_4,
                                   G_HIDDEN_GLOBAL_32_5,
                                   G_HIDDEN_GLOBAL_32_6); // GRP.12 <B>(L6.0+A96.0+fo1+ld[1:7]+S) [F(6.0)<0>,B(209.0)<1>] <02,80> [U8] P1 OP(addr:[])(rv32.cpp:L652)[RV32I::DC::decMD]
wire[ 7:0] DM_1672              =  (I_decMD_B1_0) ? AD_3 : 8'h0            ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(7.0)<0>,B(203.0)<1>] <0,128> [U8] P1 OP(sel:?)(rv32.cpp:L652,L662)[RV32I::DC::decMD]
wire       CE_0154              =  ! I_decMD_B1_0                          ; // GRP.12 <B>(fo1+ld[1]) [F(4.0)<0>,B(202.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L652)[RV32I::DC::decMD]
wire[ 7:0] L_decMD_RET          =  DM_1672 | {7'b0,CE_0154}                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(202.0)<1>] <0,255> [U8] P1 OP(or:|)(rv32.cpp:L652,L662)[RV32I::DC::decMD]
wire[ 7:0] DM_1716              =  (I_decode_B02_19) ? L_decMD_RET : 8'h0  ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(9.0)<0>,B(201.0)<1>] <0,255> [U8] P1 OP(sel:?)(rv32.cpp:L730)[RV32I::DC::decode]
wire       CE_0133              =  ! I_decode_B02_19                       ; // GRP.12 <B>(fo14+ld[1]) [F(4.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L730)[RV32I::DC::decode]
wire[ 2:0] N_0008               =  I_decode_B02_14 & 3'h7                  ; // GRP.12 <B>(NL) [F(0.0)<0>,B(216.0)<1>] <0,7> [U3] P1 OP(and:&)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       CE_0171              =  N_0008 == 3'h3                          ; // GRP.12 <B>(L2.0+A2.0+fo19+ld[1]+S) [F(2.0)<0>,B(213.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       CE_0173              =  N_0008 == 3'h7                          ; // GRP.12 <B>(L2.0+A2.0+fo16+ld[1]+S) [F(2.0)<0>,B(213.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       QC_1689              =  CE_0171 | CE_0173                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       CE_0175              =  N_0008 == 3'h6                          ; // GRP.12 <B>(L2.0+A2.0+fo15+ld[1]+S) [F(2.0)<0>,B(213.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       CE_0177              =  N_0008 == 3'h4                          ; // GRP.12 <B>(L2.0+A2.0+fo9+ld[1]+S) [F(2.0)<0>,B(213.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       QC_1690              =  CE_0175 | CE_0177                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_1691              =  QC_1689 | QC_1690                       ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(4.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       CE_0179              =  N_0008 == 3'h1                          ; // GRP.12 <B>(L2.0+A2.0+fo15+ld[1]+S) [F(2.0)<0>,B(215.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       AO_2170              =  QC_1691 | CE_0179                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       CE_0167              =  N_0008 == 3'h0                          ; // GRP.12 <B>(L2.0+A2.0+fo38+ld[1]+S) [F(2.0)<0>,B(216.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire[ 6:0] I_decode_B02_16      =  I_decode_B02_15 & 7'h7f                 ; // GRP.12 <B>(NL) [F(0.0)<0>,B(215.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L720)[RV32I::DC::decode]
wire[ 6:0] I_validateComp_B3_0  =  I_decode_B02_16 & 7'h5f                 ; // GRP.12 <B>(NL) [F(0.0)<0>,B(215.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L631)[RV32I::DC::validateComp]
wire       I_validateComp_B3_1  =  I_validateComp_B3_0 == 7'h0             ; // GRP.12 <B>(L3.0+A6.0+fo2+ld[1]+S) [F(3.0)<0>,B(215.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L631)[RV32I::DC::validateComp]
wire       DM_1679              =  (CE_0167) ? I_validateComp_B3_1 : 1'h0  ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       CE_0187              =  N_0008 == 3'h5                          ; // GRP.12 <B>(L2.0+A2.0+fo9+ld[1]+S) [F(2.0)<0>,B(216.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L630)[RV32I::DC::validateComp]
wire       QC_1674              =  CE_0167 | CE_0187                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(214.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       QC_1675              =  CE_0179 | QC_1674                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(213.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       QC_1676              =  ! QC_1675                               ; // GRP.12 <B>(fo3+ld[1]) [F(4.0)<0>,B(212.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       O_2108               =  CE_0179 | CE_0187                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       QC_1678              =  QC_1676 | O_2108                        ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       DM_1684              =  (CE_0187) ? I_validateComp_B3_1 : 1'h0  ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(212.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       MAO_2109             =  QC_1676 | CE_0179                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(212.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       I_validateComp_B2_0  =  I_decode_B02_16 == 7'h0                 ; // GRP.12 <B>(L3.0+A6.0+fo22+ld[1]+S) [F(3.0)<0>,B(215.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L634)[RV32I::DC::validateComp]
wire       DM_1685              =  (MAO_2109) ? I_validateComp_B2_0 : 1'h0 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       DM_1686              =  DM_1684 | DM_1685                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       DM_1680              =  (QC_1678) ? DM_1686 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       L_validateComp_RET   =  DM_1679 | DM_1680                       ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(9.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       CE_0169              =  N_0008 == 3'h2                          ; // GRP.12 <B>(L2.0+A2.0+fo10+ld[1]+S) [F(2.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L639)[RV32I::DC::decComp]
wire       AO_2169              =  QC_1691 | CE_0169                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2156              =  CE_0167 | CE_0179                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2173              =  AO_2169 | AO_2156                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(6.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_0862              =  L_validateComp_RET & AO_2173            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_0863              =  ! QC_0862                               ; // GRP.12 <B>(fo1+ld[1]) [F(10.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2175              =  QC_0863 | CE_0167                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(11.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2177              =  AO_2170 | AO_2175                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       CM_1711              =  L_validateComp_RET & AO_2177            ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(13.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 7:0] DM_1696              =  (CE_0177) ? 8'h80 : 8'h0                ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,128> [U8] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 8:0] DM_1697              =  (CE_0175) ? 9'h100 : 9'h0               ; // GRP.12 <B>(L1.0+A9.0+fo1+ld[9:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,256> [U9] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 8:0] DM_1704              =  {1'b0,DM_1696} | DM_1697                ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,511> [U9] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 9:0] DM_1698              =  (CE_0173) ? 10'h200 : 10'h0             ; // GRP.12 <B>(L1.0+A10.0+fo1+ld[10:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,512> [U10] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[10:0] DM_1699              =  (CE_0171) ? 11'h400 : 11'h0             ; // GRP.12 <B>(L1.0+A11.0+fo1+ld[11:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,1024> [U11] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[10:0] DM_1706              =  {1'b0,DM_1698} | DM_1699                ; // GRP.12 <B>(L1.0+A10.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,2047> [U11] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[10:0] DM_1710              =  {2'b0,DM_1704} | DM_1706                ; // GRP.12 <B>(L1.0+A9.0+fo2+ld[1:1]) [F(5.0)<0>,B(206.0)<1>] <0,2047> [U11] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_1687              =  CE_0167 | CE_0169                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_1688              =  CE_0179 | QC_1687                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_1692              =  QC_1688 | QC_1691                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_1693              =  ! QC_1692                               ; // GRP.12 <B>(fo6+ld[1]) [F(5.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 5:0] I_decComp_0_B04_1    =  (I_validateComp_B2_0) ? 6'h20 : 6'h10   ; // GRP.12 <B>(L1.0+A6.0+fo1+ld[6:0:1]) [F(4.0)<0>,B(207.0)<1>] <16,32> [U6] P1 OP(sel:?)(rv32.cpp:L647)[RV32I::DC::decComp]
wire[ 5:0] DM_1694              =  (QC_1693) ? I_decComp_0_B04_1 : 6'h0    ; // GRP.12 <B>(L1.0+A6.0+fo2+ld[6:1]) [F(6.0)<0>,B(206.0)<1>] <0,32> [U6] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[10:0] O_2147               =  DM_1710 | {5'b0,DM_1694}                ; // GRP.12 <B>(L1.0+A6.0+fo1+ld[1:1]) [F(7.0)<0>,B(205.0)<1>] <0,2047> [U11] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] I_decComp_0_B05_2 =  (I_validateComp_B2_0) ? 14'h2000 : 14'h1000; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:0:1]) [F(4.0)<0>,B(207.0)<1>] <4096,8192> [U14] P1 OP(sel:?)(rv32.cpp:L640)[RV32I::DC::decComp]
wire[13:0] DM_1700              =  (CE_0167) ? I_decComp_0_B05_2 : 14'h0   ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:1]) [F(5.0)<0>,B(206.0)<1>] <0,8192> [U14] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[ 6:0] DM_1695              =  (CE_0179) ? 7'h40 : 7'h0                ; // GRP.12 <B>(L1.0+A7.0+fo2+ld[7:0:1]) [F(3.0)<0>,B(207.0)<1>] <0,64> [U7] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] O_2140               =  DM_1700 | {7'b0,DM_1695}                ; // GRP.12 <B>(L1.0+A7.0+fo1+ld[1:1]) [F(6.0)<0>,B(205.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] DM_1712              =  {3'b0,O_2147} | O_2140                  ; // GRP.12 <B>(L1.0+A11.0+fo1+ld[1:1]) [F(8.0)<0>,B(204.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[11:0] DM_1714              =  (L_validateComp_RET) ? 12'h800 : 12'h0  ; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:0:1]) [F(10.0)<0>,B(204.0)<1>] <0,2048> [U12] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] L_decComp_0_RET      =  (CM_1711) ? DM_1712 : {2'b0,DM_1714}    ; // GRP.12 <B>(L2.0+A28.0+fo1+ld[14:1:1]) [F(15.0)<0>,B(203.0)<1>] <0,16383> [U14] P1 OP(sel:?)(rv32.cpp:L649)[RV32I::DC::decComp]
wire[13:0] DM_1717              =  (CE_0133) ? L_decComp_0_RET : 14'h0     ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:1]) [F(16.0)<0>,B(201.0)<1>] <0,16383> [U14] P1 OP(sel:?)(rv32.cpp:L730)[RV32I::DC::decode]
wire[13:0] DM_1718              =  {6'b0,DM_1716} | DM_1717                ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[1:1]) [F(17.0)<0>,B(200.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L730)[RV32I::DC::decode]
wire[13:0] DM_1355              =  (CP_decode_B02_F002) ? DM_1718 : 14'h0  ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:1]) [F(18.0)<0>,B(199.0)<1>] <0,16383> [U14] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[ 6:0] I_decST_B2_1         =  {I_decode_B02_14[2:0],4'b0}/*<<4*/      ; // GRP.12 <B>(NL) [F(0.0)<0>,B(213.0)<1>] <0,112> [U7] ZLB(4) P1 OP(shl:<<)(rv32.cpp:L687)[RV32I::DC::decST]
wire[32:0] I_decST_B2_2         =  33'h100020004 >> I_decST_B2_1[5:0]      ; // GRP.12 <B>(L12.0+A396.0+fo1+ld[6:33]+S) [F(12.0)<0>,B(213.0)<1>] <0,4295098372> [U33] P1 OP(shr:>>)(rv32.cpp:L687)[RV32I::DC::decST]
wire[ 3:0] sub_I_decST_B1_0     = {1'b0,I_decode_B02_14} - 4'h3           ; // I_decode_B02_14 < 4'h3
wire       I_decST_B1_0         = (sub_I_decST_B1_0[3])                   ; // GRP.12 <B>(L1.0+C3.0+A3.0+fo16+ld[1]+S) [F(4.0)<0>,B(204.0,207.0)<1>] <0,1> [U1] P1 OP(lt:<)(rv32.cpp:L687)[RV32I::DC::decST]
wire[15:0] MA_2097              =  (I_decST_B1_0) ? 16'hffff : 16'h0       ; // GRP.12 <B>(L1.0+A16.0+fo1+ld[16:0:1]) [F(5.0)<0>,B(203.0)<1>] <0,65535> [U16] P1 OP(sel:?)(rv32.cpp:L687,L693)[RV32I::DC::decST]
wire[15:0] MA_2104              =  (CP_decode_B02_F040) ? MA_2097 : 16'h0  ; // GRP.12 <B>(L1.0+A16.0+fo1+ld[16:1]) [F(6.0)<0>,B(202.0)<1>] <0,65535> [U16] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[15:0] DM_1358              =  I_decST_B2_2[15:0] & MA_2104            ; // GRP.12 <B>(L1.0+A16.0+fo1+ld[1:1]) [F(13.0)<0>,B(201.0)<1>] <0,65535> [U16] P1 OP(and:&)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[ 3:0] sub_I_decLD_B1_0     = {1'b0,I_decode_B02_14} - 4'h6           ; // I_decode_B02_14 < 4'h6
wire       I_decLD_B1_0         = (sub_I_decLD_B1_0[3])                   ; // GRP.12 <B>(L1.0+C3.0+A3.0+fo5+ld[1]+S) [F(4.0)<0>,B(203.0,206.0)<1>] <0,1> [U1] P1 OP(lt:<)(rv32.cpp:L677)[RV32I::DC::decLD]
wire[ 4:0] G_HIDDEN_GLOBAL_31_0 =  5'h10                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] G_HIDDEN_GLOBAL_31_1 =  5'h4                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] G_HIDDEN_GLOBAL_31_2 =  5'h1                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] G_HIDDEN_GLOBAL_31_3 =  5'h0                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] G_HIDDEN_GLOBAL_31_4 =  5'h8                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] G_HIDDEN_GLOBAL_31_5 =  5'h2                                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[ 4:0] AD_4 = _WIRE_ARRAY_5_6( N_1669,
                                   G_HIDDEN_GLOBAL_31_0,
                                   G_HIDDEN_GLOBAL_31_1,
                                   G_HIDDEN_GLOBAL_31_2,
                                   G_HIDDEN_GLOBAL_31_3,
                                   G_HIDDEN_GLOBAL_31_4,
                                   G_HIDDEN_GLOBAL_31_5); // GRP.12 <B>(L6.0+A50.0+fo1+ld[1:6]+S) [F(6.0)<0>,B(208.0)<1>] <00,10> [U5] P1 OP(addr:[])(rv32.cpp:L677)[RV32I::DC::decLD]
wire[ 4:0] L_decLD_RET          =  (I_decLD_B1_0) ? AD_4 : 5'h0            ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:1]) [F(7.0)<0>,B(202.0)<1>] <0,16> [U5] P1 OP(sel:?)(rv32.cpp:L677,L685)[RV32I::DC::decLD]
wire[ 4:0] DM_1357             =  (CP_decode_B02_F020) ? L_decLD_RET : 5'h0; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:1]) [F(8.0)<0>,B(201.0)<1>] <0,16> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[15:0] DM_1364              =  DM_1358 | {11'b0,DM_1357}               ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[1:1]) [F(14.0)<0>,B(200.0)<1>] <0,65535> [U16] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire       N_2061               =  1'b0/*>>3*/                             ; // GRP.12 <B>(NL) [F(0.0)<0>,B(203.0)<1>] <0,0> [U0] P1 OP(shr:>>)(rv32.cpp:L666)[RV32I::DC::decBranch]
wire       I_decBranch_B1_0     =  ! N_2061                                ; // GRP.12 <B>(fo12+ld[1]) [F(0.0)<0>,B(203.0)<1>] <1,1> [U1] P1 OP(not:!)(rv32.cpp:L666)[RV32I::DC::decBranch]
wire[11:0] G_HIDDEN_GLOBAL_30_0 =  12'h8                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_1 =  12'h4                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_2 =  12'h0                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_3 =  12'h0                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_4 =  12'h800                                 ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_5 =  12'h2                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_6 =  12'h400                                 ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] G_HIDDEN_GLOBAL_30_7 =  12'h1                                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(209.0)<1>] <0,2048> [U12] P1 OP(assign:=)[RV32I_ARCH1::step]
wire[11:0] AD_5 = _WIRE_ARRAY_12_8( N_1669,
                                    G_HIDDEN_GLOBAL_30_0,
                                    G_HIDDEN_GLOBAL_30_1,
                                    G_HIDDEN_GLOBAL_30_2,
                                    G_HIDDEN_GLOBAL_30_3,
                                    G_HIDDEN_GLOBAL_30_4,
                                    G_HIDDEN_GLOBAL_30_5,
                                    G_HIDDEN_GLOBAL_30_6,
                                    G_HIDDEN_GLOBAL_30_7); // GRP.12 <B>(L6.0+A168.0+fo1+ld[1:8]+S) [F(6.0)<0>,B(209.0)<1>] <000,800> [U12] P1 OP(addr:[])(rv32.cpp:L666)[RV32I::DC::decBranch]
wire[11:0] L_decBranch_RET      =  (I_decBranch_B1_0) ? AD_5 : 12'h0       ; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:1]) [F(7.0)<0>,B(203.0)<1>] <0,2048> [U12] P1 OP(sel:?)(rv32.cpp:L666,L675)[RV32I::DC::decBranch]
wire[11:0] DM_1359        =  (CP_decode_B02_F200) ? L_decBranch_RET : 12'h0; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:1]) [F(8.0)<0>,B(202.0)<1>] <0,2048> [U12] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[19:0] I_decode_B29_0       =  G__this_ir/*prv*/[19:0] & 20'hfff80     ; // GRP.12 <B>(NL) [F(0.0)<0>,B(211.0)<1>] <0,1048448> [U20] P1 OP(and:&)(rv32.cpp:L722)[RV32I::DC::decode]
wire       I_decode_B29_1       =  I_decode_B29_0 == 20'h0                 ; // GRP.12 <B>(L5.0+A19.0+fo2+ld[1]+S) [F(5.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L722)[RV32I::DC::decode]
wire       I_decSYS_B02_0       =  ! I_decode_B29_1                        ; // GRP.12 <B>(fo1+ld[1]) [F(5.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L704)[RV32I::DC::decSYS]
wire       QC_0944              =  CE_0167 & I_decSYS_B02_0                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       QC_0938              =  CE_0167 | CE_0173                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       CM_1773              =  CE_0171 | CE_0169                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(3.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       O_2106               =  QC_0938 | CM_1773                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       CM_1771              =  CE_0175 | CE_0187                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(3.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       O_2102               =  CE_0179 | CM_1771                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       QC_0942              =  O_2106 | O_2102                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       QC_0943              =  ! QC_0942                               ; // GRP.12 <B>(fo1+ld[1]) [F(5.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       CM_1770              =  QC_0944 | QC_0943                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       QC_0951              =  CE_0167 & I_decode_B29_1                ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(6.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       O_2103               =  CE_0173 | CM_1771                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       QC_0945              =  O_2103 | CM_1773                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       CM_1775              =  QC_0951 | QC_0945                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire       CM_1779              =  CM_1770 | CM_1775                       ; // GRP.12 <B>(L1.0+A1.0+fo8+ld[1:1]) [F(8.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[11:0] I_decode_B02_09      =  G__this_ir/*prv*/[31:20]/*>>20*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(210.0)<1>] <0,4095> [U12] P1 OP(shr:>>)(rv32.cpp:L718)[RV32I::DC::decode]
wire[11:0] I_decode_B29_3       =  I_decode_B02_09 & 12'hfff               ; // GRP.12 <B>(NL) [F(0.0)<0>,B(210.0)<1>] <0,4095> [U12] P1 OP(and:&)(rv32.cpp:L721)[RV32I::DC::decode]
wire       I_decSYS_B04_2       =  I_decode_B29_3 == 12'h302               ; // GRP.12 <B>(L4.0+A11.0+fo2+ld[1]+S) [F(4.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L705)[RV32I::DC::decSYS]
wire       I_decSYS_B04_0       =  I_decode_B29_3 == 12'h105               ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(4.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L705)[RV32I::DC::decSYS]
wire[ 1:0] I_decSYS_B04_3 =  (I_decSYS_B04_2) ? 2'h2 : {1'b0,I_decSYS_B04_0}; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(5.0)<0>,B(206.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L705)[RV32I::DC::decSYS]
wire[ 1:0] DM_1769              =  (QC_0951) ? I_decSYS_B04_3 : 2'h0       ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:1]) [F(7.0)<0>,B(205.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 6:0] DM_1768              =  (CE_0169) ? 7'h40 : 7'h0                ; // GRP.12 <B>(L1.0+A7.0+fo1+ld[7:0:1]) [F(3.0)<0>,B(207.0)<1>] <0,64> [U7] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 5:0] DM_1767              =  (CE_0171) ? 6'h20 : 6'h0                ; // GRP.12 <B>(L1.0+A6.0+fo1+ld[6:0:1]) [F(3.0)<0>,B(207.0)<1>] <0,32> [U6] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 6:0] DM_1774              =  DM_1768 | {1'b0,DM_1767}                ; // GRP.12 <B>(L1.0+A6.0+fo1+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,127> [U7] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 3:0] DM_1765              =  (CE_0175) ? 4'h8 : 4'h0                 ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,8> [U4] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 4:0] DM_1766              =  (CE_0187) ? 5'h10 : 5'h0                ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:0:1]) [F(3.0)<0>,B(208.0)<1>] <0,16> [U5] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 4:0] DM_1772              =  {1'b0,DM_1765} | DM_1766                ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[1:1]) [F(4.0)<0>,B(207.0)<1>] <0,31> [U5] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 2:0] DM_1764              =  (CE_0173) ? 3'h4 : 3'h0                 ; // GRP.12 <B>(L1.0+A3.0+fo1+ld[3:0:1]) [F(3.0)<0>,B(207.0)<1>] <0,4> [U3] P1 OP(sel:?)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 4:0] O_2105               =  DM_1772 | {2'b0,DM_1764}                ; // GRP.12 <B>(L1.0+A3.0+fo1+ld[1:1]) [F(5.0)<0>,B(206.0)<1>] <0,31> [U5] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 6:0] O_2107               =  DM_1774 | {2'b0,O_2105}                 ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[1:1]) [F(6.0)<0>,B(205.0)<1>] <0,127> [U7] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 6:0] DM_1780              =  {5'b0,DM_1769} | O_2107                 ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[1:1]) [F(8.0)<0>,B(204.0)<1>] <0,127> [U7] P1 OP(or:|)(rv32.cpp:L695,L705)[RV32I::DC::decSYS]
wire[ 7:0] L_decSYS_RET         =  (CM_1779) ? {1'b0,DM_1780} : 8'h80      ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(9.0)<0>,B(203.0)<1>] <0,128> [U8] P1 OP(sel:?)(rv32.cpp:L709)[RV32I::DC::decSYS]
wire[ 7:0] DM_1360            =  (CP_decode_B02_F400) ? L_decSYS_RET : 8'h0; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(10.0)<0>,B(202.0)<1>] <0,128> [U8] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[11:0] DM_1366              =  DM_1359 | {4'b0,DM_1360}                ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[1:1]) [F(11.0)<0>,B(201.0)<1>] <0,4095> [U12] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire       DM_1724              =  (CE_0167) ? 1'h1 : 1'h0                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       DM_1727              =  (QC_1676) ? 1'h1 : 1'h0                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(5.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       DM_1683              =  (CE_0179) ? I_validateComp_B2_0 : 1'h0  ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(212.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       O_2128               =  DM_1684 | DM_1683                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(211.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       DM_1731              =  DM_1727 | O_2128                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(210.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L632,L633,L634)[RV32I::DC::validateComp]
wire       DM_1725              =  (QC_1678) ? DM_1731 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       L_validateComp_1_RET =  DM_1724 | DM_1725                       ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(8.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L631,L636)[RV32I::DC::validateComp]
wire       QC_0910              =  L_validateComp_1_RET & AO_2173          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(207.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       QC_0911              =  ! QC_0910                               ; // GRP.12 <B>(fo1+ld[1]) [F(9.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2176              =  QC_0911 | CE_0167                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       AO_2178              =  AO_2170 | AO_2176                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(11.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire       CM_1756              =  L_validateComp_1_RET & AO_2178          ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(12.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] DM_1745              =  (CE_0167) ? 14'h2000 : 14'h0            ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:0:1]) [F(3.0)<0>,B(207.0)<1>] <0,8192> [U14] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] O_2141               =  DM_1745 | {7'b0,DM_1695}                ; // GRP.12 <B>(L1.0+A7.0+fo1+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] O_2148               =  {3'b0,DM_1710} | O_2141                 ; // GRP.12 <B>(L1.0+A11.0+fo1+ld[1:1]) [F(6.0)<0>,B(205.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] DM_1757              =  O_2148 | {8'b0,DM_1694}                 ; // GRP.12 <B>(L1.0+A6.0+fo1+ld[1:1]) [F(7.0)<0>,B(204.0)<1>] <0,16383> [U14] P1 OP(or:|)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[11:0] DM_1759              =  (L_validateComp_1_RET) ? 12'h800 : 12'h0; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:0:1]) [F(9.0)<0>,B(204.0)<1>] <0,2048> [U12] P1 OP(sel:?)(rv32.cpp:L638,L639,L640,L647)[RV32I::DC::decComp]
wire[13:0] L_decComp_1_RET      =  (CM_1756) ? DM_1757 : {2'b0,DM_1759}    ; // GRP.12 <B>(L2.0+A28.0+fo1+ld[14:1:1]) [F(14.0)<0>,B(203.0)<1>] <0,16383> [U14] P1 OP(sel:?)(rv32.cpp:L649)[RV32I::DC::decComp]
wire[13:0] DM_1356        =  (CP_decode_B02_F004) ? L_decComp_1_RET : 14'h0; // GRP.12 <B>(L1.0+A14.0+fo1+ld[14:1]) [F(15.0)<0>,B(201.0)<1>] <0,16383> [U14] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[13:0] O_2179               =  {2'b0,DM_1366} | DM_1356                ; // GRP.12 <B>(L1.0+A12.0+fo1+ld[1:1]) [F(16.0)<0>,B(200.0)<1>] <0,16383> [U14] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[15:0] O_2180               =  DM_1364 | {2'b0,O_2179}                 ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[1:1]) [F(17.0)<0>,B(199.0)<1>] <0,65535> [U16] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[15:0] DM_1370              =  {2'b0,DM_1355} | O_2180                 ; // GRP.12 <B>(L1.0+A14.0+fo1+ld[1:1]) [F(19.0)<0>,B(198.0)<1>] <0,65535> [U16] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[15:0] G__this_dc_opID      =  (CM_1369) ? DM_1370 : 16'h0             ; // GRP.12 <B>(L1.0+A16.0+fo26+ld[16:1]) [F(20.0)<0>,B(197.0)<1>] <0,65535> [U16] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742)[RV32I::DC::decode]
wire[11:0] I_set_18_0_B1_36     =  G__this_dc_opID[15:4]/*>>4*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(126.0)<1>] <0,4095> [U12] P1 OP(shr:>>)(rv32.cpp:L987)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_37     =  I_set_18_0_B1_36[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(126.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L987)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_38     =  I_set_18_0_B1_37[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(126.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L987)[RV32I::OP_TYPE::set]
wire       DM_1440       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_38; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(126.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L987)[RV32I_ARCH1::step]
wire[10:0] I_set_18_0_B1_32     =  G__this_dc_opID[15:5]/*>>5*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,2047> [U11] P1 OP(shr:>>)(rv32.cpp:L986)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_33     =  I_set_18_0_B1_32[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L986)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_34     =  I_set_18_0_B1_33[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L986)[RV32I::OP_TYPE::set]
wire       DM_1437       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_34; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L986)[RV32I_ARCH1::step]
wire       MAO_2208             =  DM_1440 | DM_1437                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       I_ALUcompute_B06_2   =  (CM_1412) ? MAO_2208 : 1'h0             ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(23.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       I_ALUcompute_B06_3   =  ! I_ALUcompute_B06_2                    ; // GRP.12 <B>(fo2+ld[1]) [F(23.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       AO_2255              =  I_ALUcompute_B06_2 | I_ALUcompute_B06_3 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(24.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[ 9:0] I_set_18_0_B1_28     =  G__this_dc_opID[15:6]/*>>6*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,1023> [U10] P1 OP(shr:>>)(rv32.cpp:L985)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_29     =  I_set_18_0_B1_28[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L985)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_30     =  I_set_18_0_B1_29[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L985)[RV32I::OP_TYPE::set]
wire       DM_1434       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_30; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L985)[RV32I_ARCH1::step]
wire       G__this_op_SLL       =  (CM_1412) ? DM_1434 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(22.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L985)[RV32I_ARCH1::step]
wire       I_ALUcompute_B05_1   =  ! G__this_op_SLL                        ; // GRP.12 <B>(fo1+ld[1]) [F(22.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L806)[RV32I::ALUcompute]
wire[ 2:0] I_set_18_0_B1_00     =  G__this_dc_opID[15:13]/*>>13*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,7> [U3] P1 OP(shr:>>)(rv32.cpp:L978)[RV32I::OP_TYPE::set]
wire[ 2:0] I_set_18_0_B1_01     =  I_set_18_0_B1_00 & 3'h7                 ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,7> [U3] P1 OP(and:&)(rv32.cpp:L978)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_02     =  I_set_18_0_B1_01[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L978)[RV32I::OP_TYPE::set]
wire       DM_1413       =  (I_ctrl_decode_B25_2) ? 1'h1 : I_set_18_0_B1_02; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L978)[RV32I_ARCH1::step]
wire[ 3:0] I_set_18_0_B1_04     =  G__this_dc_opID[15:12]/*>>12*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,15> [U4] P1 OP(shr:>>)(rv32.cpp:L979)[RV32I::OP_TYPE::set]
wire[ 3:0] I_set_18_0_B1_05     =  I_set_18_0_B1_04 & 4'hf                 ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,15> [U4] P1 OP(and:&)(rv32.cpp:L979)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_06     =  I_set_18_0_B1_05[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L979)[RV32I::OP_TYPE::set]
wire       DM_1416       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_06; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L979)[RV32I_ARCH1::step]
wire       MAO_2206             =  DM_1413 | DM_1416                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L802)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_32  =  (CM_1412) ? MAO_2206 : 1'h0             ; // GRP.12 <B>(L1.0+A1.0+fo34+ld[1:1]) [F(23.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L802)[RV32I::ALUcompute]
wire       CP_ALUcompute_B01_F1 =  ! I_ALUcompute_B01_32                   ; // GRP.12 <B>(fo4+ld[1]) [F(23.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L802)[RV32I::ALUcompute]
wire       A_2244              =  I_ALUcompute_B05_1 & CP_ALUcompute_B01_F1; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(24.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L806)[RV32I::ALUcompute]
wire       AO_2254              =  AO_2255 & A_2244                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[ 8:0] I_set_18_0_B1_24     =  G__this_dc_opID[15:7]/*>>7*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,511> [U9] P1 OP(shr:>>)(rv32.cpp:L984)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_25     =  I_set_18_0_B1_24[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L984)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_26     =  I_set_18_0_B1_25[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L984)[RV32I::OP_TYPE::set]
wire       DM_1431       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_26; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L984)[RV32I_ARCH1::step]
wire       G__this_op_XOR       =  (CM_1412) ? DM_1431 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L984)[RV32I_ARCH1::step]
wire       I_ALUcompute_B04_1   =  ! G__this_op_XOR                        ; // GRP.12 <B>(fo1+ld[1]) [F(22.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L805)[RV32I::ALUcompute]
wire[ 7:0] I_set_18_0_B1_20     =  G__this_dc_opID[15:8]/*>>8*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,255> [U8] P1 OP(shr:>>)(rv32.cpp:L983)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_21     =  I_set_18_0_B1_20/*&8'hff*/              ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L983)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_22     =  I_set_18_0_B1_21[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L983)[RV32I::OP_TYPE::set]
wire       DM_1428       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_22; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L983)[RV32I_ARCH1::step]
wire       G__this_op_OR        =  (CM_1412) ? DM_1428 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(22.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L983)[RV32I_ARCH1::step]
wire       I_ALUcompute_B03_1   =  ! G__this_op_OR                         ; // GRP.12 <B>(fo1+ld[1]) [F(22.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L804)[RV32I::ALUcompute]
wire[ 6:0] I_set_18_0_B1_16     =  G__this_dc_opID[15:9]/*>>9*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,127> [U7] P1 OP(shr:>>)(rv32.cpp:L982)[RV32I::OP_TYPE::set]
wire[ 6:0] I_set_18_0_B1_17     =  I_set_18_0_B1_16 & 7'h7f                ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32.cpp:L982)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_18     =  I_set_18_0_B1_17[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L982)[RV32I::OP_TYPE::set]
wire       DM_1425       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_18; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L982)[RV32I_ARCH1::step]
wire       G__this_op_AND       =  (CM_1412) ? DM_1425 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(22.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L982)[RV32I_ARCH1::step]
wire       I_ALUcompute_B02_1   =  ! G__this_op_AND                        ; // GRP.12 <B>(fo2+ld[1]) [F(22.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L803)[RV32I::ALUcompute]
wire       A_2221               =  I_ALUcompute_B03_1 & I_ALUcompute_B02_1 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(23.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L804)[RV32I::ALUcompute]
wire       A_2233               =  I_ALUcompute_B04_1 & A_2221             ; // GRP.12 <B>(L1.0+A1.0+fo4+ld[1:1]) [F(24.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L805)[RV32I::ALUcompute]
wire       CM_1856              =  AO_2254 & A_2233                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       A_2245               =  G__this_op_SLL & CP_ALUcompute_B01_F1   ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(24.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L806)[RV32I::ALUcompute]
wire       CP_ALUcompute_B05_F2 =  A_2245 & A_2233                         ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(25.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L806)[RV32I::ALUcompute]
wire       CP_ALUcompute_B02_F2 =  CP_ALUcompute_B01_F1 & G__this_op_AND   ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(24.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L803)[RV32I::ALUcompute]
wire       CM_1852            =  I_ALUcompute_B01_32 | CP_ALUcompute_B02_F2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       A_2222               =  G__this_op_OR & I_ALUcompute_B02_1      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(23.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L804)[RV32I::ALUcompute]
wire       CP_ALUcompute_B03_F2 =  A_2222 & CP_ALUcompute_B01_F1           ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(24.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L804)[RV32I::ALUcompute]
wire       O_2256               =  CM_1852 | CP_ALUcompute_B03_F2          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       CM_1858              =  CP_ALUcompute_B05_F2 | O_2256           ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       CM_1860              =  CM_1856 | CM_1858                       ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(28.0)<0>,B(106.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       AO_2124              =  CP_decode_B32_F100 | CP_set_17_B01_F002 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(127.0,188.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire       A_2138               =  G__this_T_t_2 & AO_2124                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(126.0,187.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B27_3 =  A_2138 & CP_set_17_B01_F7FE         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(125.0,186.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B27_4 =  ! I_RV32I_ARCH1_step_B27_3          ; // GRP.12 <B>(fo32+ld[1]) [F(8.0)<0>,B(124.0,185.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B12_F1 =  ! G__this_T_t_0                   ; // GRP.12 <B>(fo32+ld[1]) [F(2.0)<0>,B(125.0,186.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1114)[RV32I_ARCH1::step]
wire       CP_0755              =  E_decode_B32_3 | E_decode_B32_4         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0756              =  E_decode_B32_5 | CP_decode_B32_F040     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0759              =  CP_0755 | CP_0756                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0757              =  CP_decode_B32_F080 | CP_decode_B32_F100 ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(131.0,192.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0751              =  E_decode_B32_1 | E_decode_B32_2         ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(133.0,194.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0758              =  E_decode_B32_9 | CP_0751                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_0760              =  CP_0757 | CP_0758                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CP_decode_B32_F3FE   =  CP_0759 | CP_0760                       ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(7.0)<0>,B(127.0,188.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CM_1789              =  CP_decode_B32_F040 | CP_decode_B32_F030 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire       CP_decode_B32_F00E   =  E_decode_B32_3 | CP_0751                ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(5.0)<0>,B(132.0,193.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L746)[RV32I::DC::decode]
wire       CM_1791              =  CP_decode_B32_F00E | CP_0757            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire       CM_1793              =  CM_1789 | CM_1791                       ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(7.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[11:0] I_imm_Itype_B1_0     =  G__this_ir/*prv*/[31:20]/*>>20*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <-2048,2047> [S12] P1 OP(shr:>>)(rv32.cpp:L759)[RV32I::DC::imm_Itype]
wire[11:0] I_imm_Stype_B1_1     =  I_imm_Itype_B1_0 & 12'h800              ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <-2048,2047> [S12] P1 OP(and:&)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[11:0] I_imm_Stype_B1_3     =  {I_decode_B02_15[6:0],5'b0}/*<<5*/      ; // GRP.12 <B>(NL) [F(0.0)<0>,B(133.0,194.0)<1>] <0,4064> [U12] ZLB(5) P1 OP(shl:<<)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[12:0] I_imm_Stype_B1_4 =  {I_imm_Stype_B1_1[11],I_imm_Stype_B1_1} | {1'b0,I_imm_Stype_B1_3}; // GRP.12 <B>(L1.0+A7.0+fo1+ld[1:1]) [F(1.0)<0>,B(133.0,194.0)<1>] <-2048,4095> [S13] P1 OP(or:|)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[24:0] I_decode_B02_03      =  G__this_ir/*prv*/[31:7]/*>>7*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,33554431> [U25] P1 OP(shr:>>)(rv32.cpp:L716)[RV32I::DC::decode]
wire[ 4:0] I_imm_Stype_B1_6     =  I_decode_B02_03[4:0]/*&5'h1f*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(132.0,193.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[12:0] I_imm_Stype_B1_7   =  I_imm_Stype_B1_4 | {8'b0,I_imm_Stype_B1_6}; // GRP.12 <B>(L1.0+A5.0+fo1+ld[1:1]) [F(2.0)<0>,B(132.0,193.0)<1>] <-2048,4095> [S13] P1 OP(or:|)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[31:0] L_imm_Stype_RET =  {{19{I_imm_Stype_B1_7[12]}},I_imm_Stype_B1_7}; // GRP.12 <B>(NL) [F(2.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L760)[RV32I::DC::imm_Stype]
wire[31:0] DM_1784        =  (CP_decode_B32_F040) ? L_imm_Stype_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(4.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] I_imm_Utype_B1_0     =  G__this_ir/*prv*/ & 32'hfffff000        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L762)[RV32I::DC::imm_Utype]
wire[31:0] L_imm_Utype_RET      =  I_imm_Utype_B1_0                        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L762)[RV32I::DC::imm_Utype]
wire[31:0] DM_1785        =  (CP_decode_B32_F030) ? L_imm_Utype_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(5.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] DM_1790              =  DM_1784 | DM_1785                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(6.0)<0>,B(130.0,191.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] L_imm_Itype_RET =  {{20{I_imm_Itype_B1_0[11]}},I_imm_Itype_B1_0}; // GRP.12 <B>(NL) [F(0.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L759)[RV32I::DC::imm_Itype]
wire[31:0] DM_1786        =  (CP_decode_B32_F00E) ? L_imm_Itype_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(6.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[ 4:0] I_imm_Btype_B1_09    =  I_decode_B02_03[4:0] & 5'h1e            ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,30> [U5] P1 OP(and:&)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[10:0] I_imm_Btype_B1_06    =  I_decode_B02_09[10:0] & 11'h7e0         ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,2016> [U11] P1 OP(and:&)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[10:0] I_imm_Btype_B1_04 =  {6'b0,I_imm_Btype_B1_09} | I_imm_Btype_B1_06; // GRP.12 <B>(L1.0+A5.0+fo1+ld[1:1]) [F(1.0)<0>,B(134.0,195.0)<1>] <0,2047> [U11] P1 OP(or:|)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[31:0] I_imm_Btype_B1_02    =  {G__this_ir/*prv*/[27:0],4'b0}/*<<4*/   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,4294967280> [U32] ZLB(4) P1 OP(shl:<<)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[11:0] I_imm_Btype_B1_03    =  I_imm_Btype_B1_02[11:0] & 12'h800       ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,2048> [U12] ZLB(4) P1 OP(and:&)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[12:0] I_imm_Btype_B1_07 =  {1'b0,I_imm_Btype_B1_03} | {I_imm_Stype_B1_1[11],I_imm_Stype_B1_1}; // GRP.12 <B>(L1.0+A4.0+fo1+ld[1:1]) [F(1.0)<0>,B(134.0,195.0)<1>] <-2048,4095> [S13] P1 OP(or:|)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[12:0] I_imm_Btype_B1_10 =  {2'b0,I_imm_Btype_B1_04} | I_imm_Btype_B1_07; // GRP.12 <B>(L1.0+A11.0+fo1+ld[1:1]) [F(2.0)<0>,B(133.0,194.0)<1>] <-2048,4095> [S13] P1 OP(or:|)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[31:0] L_imm_Btype_RET =  {{19{I_imm_Btype_B1_10[12]}},I_imm_Btype_B1_10}; // GRP.12 <B>(NL) [F(2.0)<0>,B(132.0,193.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L761)[RV32I::DC::imm_Btype]
wire[31:0] DM_1782        =  (CP_decode_B32_F100) ? L_imm_Btype_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(4.0)<0>,B(132.0,193.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[10:0] I_imm_Jtype_B1_08    =  I_decode_B02_09[10:0] & 11'h7fe         ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,2046> [U11] P1 OP(and:&)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[22:0] I_imm_Jtype_B1_04    =  G__this_ir/*prv*/[31:9]/*>>9*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,8388607> [U23] P1 OP(shr:>>)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[11:0] I_imm_Jtype_B1_05    =  I_imm_Jtype_B1_04[11:0] & 12'h800       ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,2048> [U12] P1 OP(and:&)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[11:0] I_imm_Jtype_B1_03 =  {1'b0,I_imm_Jtype_B1_08} | I_imm_Jtype_B1_05; // GRP.12 <B>(L1.0+A11.0+fo1+ld[1:1]) [F(1.0)<0>,B(134.0,195.0)<1>] <0,4095> [U12] P1 OP(or:|)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[19:0] I_imm_Jtype_B1_02    =  G__this_ir/*prv*/[19:0] & 20'hff000     ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <0,1044480> [U20] P1 OP(and:&)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[19:0] I_imm_Jtype_B1_00    =  G__this_ir/*prv*/[31:12]/*>>12*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <-524288,524287> [S20] P1 OP(shr:>>)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[19:0] I_imm_Jtype_B1_01    =  I_imm_Jtype_B1_00 & 20'h80000           ; // GRP.12 <B>(NL) [F(0.0)<0>,B(134.0,195.0)<1>] <-524288,524287> [S20] P1 OP(and:&)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[20:0] I_imm_Jtype_B1_06 =  {1'b0,I_imm_Jtype_B1_02} | {I_imm_Jtype_B1_01[19],I_imm_Jtype_B1_01}; // GRP.12 <B>(L1.0+A20.0+fo1+ld[1:1]) [F(1.0)<0>,B(134.0,195.0)<1>] <-524288,1048575> [S21] P1 OP(or:|)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[20:0] I_imm_Jtype_B1_09 =  {9'b0,I_imm_Jtype_B1_03} | I_imm_Jtype_B1_06; // GRP.12 <B>(L1.0+A12.0+fo1+ld[1:1]) [F(2.0)<0>,B(133.0,194.0)<1>] <-524288,1048575> [S21] P1 OP(or:|)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[31:0] L_imm_Jtype_RET =  {{11{I_imm_Jtype_B1_09[20]}},I_imm_Jtype_B1_09}; // GRP.12 <B>(NL) [F(2.0)<0>,B(132.0,193.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L763)[RV32I::DC::imm_Jtype]
wire[31:0] DM_1783        =  (CP_decode_B32_F080) ? L_imm_Jtype_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(4.0)<0>,B(132.0,193.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] DM_1788              =  DM_1782 | DM_1783                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(5.0)<0>,B(131.0,192.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] DM_1792              =  DM_1786 | DM_1788                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(7.0)<0>,B(130.0,191.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] DM_1794              =  DM_1790 | DM_1792                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(8.0)<0>,B(129.0,190.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] DM_1795         =  (CM_1793) ? DM_1794 : {20'b0,I_decode_B02_09}; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(10.0)<0>,B(128.0,189.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L718,L749,L751,L752,L753,L754)[RV32I::DC::decode]
wire[31:0] G__this_dc_imm       =  (CP_decode_B32_F3FE) ? DM_1795 : 32'h0  ; // GRP.12 <B>(L1.0+A32.0+fo2+ld[32:1]) [F(11.0)<0>,B(126.0,187.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L0)[RV32I::DC::decode]
wire[31:0] DM_1800 =  (CP_RV32I_ARCH1_step_B12_F1) ? G__this_dc_imm : 32'h4; // GRP.12 <B>(L1.0+A32.0+fo20+ld[32:1]) [F(12.0)<0>,B(125.0,186.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1114)[RV32I_ARCH1::step]
wire       E_decode_B02_03      =  N_0005 == 7'h37                         ; // GRP.12 <B>(L3.0+A6.0+fo1+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       E_decode_B02_04      =  N_0005 == 7'h17                         ; // GRP.12 <B>(L3.0+A6.0+fo1+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0113              =  E_decode_B02_03 | E_decode_B02_04       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CM_1342              =  CE_0113 | CP_decode_B02_F020            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CP_decode_B02_F080   =  N_0005 == 7'h6f                         ; // GRP.12 <B>(L3.0+A6.0+fo3+ld[1]+S) [F(3.0)<0>,B(208.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CM_1307              =  CP_decode_B02_F040 | CP_decode_B02_F080 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CM_1312              =  CM_1342 | CM_1307                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CP_decode_B02_F100   =  N_0005 == 7'h67                         ; // GRP.12 <B>(L3.0+A6.0+fo4+ld[1]+S) [F(3.0)<0>,B(209.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CM_1308              =  CP_decode_B02_F100 | CP_decode_B02_F200 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CM_1310              =  CP_decode_B02_F400 | CE_0112            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CM_1314              =  CM_1308 | CM_1310                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       CM_1316              =  CM_1312 | CM_1314                       ; // GRP.12 <B>(L1.0+A1.0+fo15+ld[1:1]) [F(7.0)<0>,B(203.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2087             =  CP_decode_B02_F200 | CP_decode_B02_F002 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(201.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2094             =  CP_decode_B02_F040 | MAO_2087           ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(5.0)<0>,B(200.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[ 7:0] I_decode_B02_10      =  I_decode_B02_09[7:0]/*&8'hff*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(199.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L718)[RV32I::DC::decode]
wire[ 4:0] I_decode_B02_11      =  I_decode_B02_10[4:0]/*&5'h1f*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(199.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L718)[RV32I::DC::decode]
wire[ 4:0] DM_1331              =  (MAO_2094) ? I_decode_B02_11 : 5'h0     ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:1]) [F(6.0)<0>,B(199.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[ 4:0] G__this_dc_I_rs2     =  (CM_1316) ? DM_1331 : 5'h0              ; // GRP.12 <B>(L1.0+A5.0+fo33+ld[5:1]) [F(8.0)<0>,B(198.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       I_getOperand_1_1_B1_0 =  G__this_dc_I_rs2 == 5'h0               ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(11.0)<0>,B(190.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L321)[RV32I::getOperand]
wire       CE_0284              =  ! I_getOperand_1_1_B1_0                 ; // GRP.12 <B>(fo32+ld[1]) [F(11.0)<0>,B(126.0,187.0)<1>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L321)[RV32I::getOperand]
wire[ 4:0] I_getOperand_1_1_B2_0 =  G__this_dc_I_rs2/*&5'h1f*/             ; // GRP.12 <B>(NL) [F(8.0)<0>,B(197.0)<1>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L321)[RV32I::getOperand]
wire[ 4:0] N_1514               =  I_getOperand_1_1_B2_0/*&5'h1f*/         ; // GRP.12 <B>(NL) [F(8.0)<0>,B(197.0)<1>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] AD_14                =  G__this_rf_xreg/*prv*/ [ N_1514 ]       ; // GRP.12 <B>(L10.0+A1984.0+fo1+ld[1:32]+S) [F(18.0)<0>,B(197.0)<1>] <0,4294967295> [U32] P1 OP(addr:[])(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] L_getOperand_1_1_RET =  (CE_0284) ? AD_14 : 32'h0               ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(19.0)<0>,B(126.0,187.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] DM_1799        =  (G__this_T_t_2) ? L_getOperand_1_1_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo2+ld[32:1]) [F(20.0)<0>,B(125.0,186.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1113)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B27_5 =  (I_RV32I_ARCH1_step_B27_4) ? DM_1800 : DM_1799; // GRP.12 <B>(L2.0+A64.0+fo53+ld[32:1:1]) [F(22.0)<0>,B(124.0,185.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire[31:0] G__this_bus2         =  I_RV32I_ARCH1_step_B27_5                ; // GRP.12 <B>(NL) [F(22.0)<0>,B(122.0,183.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L1127)[RV32I_ARCH1::step]
wire       AO_2122              =  E_decode_B32_3 | CP_decode_B32_F040     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(132.0,193.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       AO_2116              =  E_decode_B32_2 | E_decode_B32_4         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(132.0,193.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       AO_2136              =  AO_2122 | AO_2116                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(131.0,192.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B23_12 =  AO_2136 & CP_set_17_B01_F7FE       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       I_ctrl_decode_B08_2  =  CP_0767 & CP_set_17_B01_F7FE            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(131.0,192.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L999)[RV32I_ARCH1::ctrl_decode]
wire       G__this_I_BR         =  CP_decode_B32_F100 & CP_set_17_B01_F7FE ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(131.0,192.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L191)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       O_2230               =  I_ctrl_decode_B08_2 | G__this_I_BR      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       O_2243               =  I_RV32I_ARCH1_step_B23_12 | O_2230      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire[ 7:0] I_ctrl_decode_B18_0  =  G__this_dc_opID[7:0] & 8'hfc            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(194.0)<1>] <0,252> [U8] P1 OP(and:&)(rv32.cpp:L1010)[RV32I_ARCH1::ctrl_decode]
wire       I_ctrl_decode_B18_1  =  I_ctrl_decode_B18_0 == 8'h0             ; // GRP.12 <B>(L3.0+A7.0+fo1+ld[1]+S) [F(23.0)<0>,B(194.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1010)[RV32I_ARCH1::ctrl_decode]
wire       CE_0108              =  ! I_ctrl_decode_B18_1                   ; // GRP.12 <B>(fo1+ld[1]) [F(23.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1010)[RV32I_ARCH1::ctrl_decode]
wire       A_2127               =  G__this_T_t_2 & E_decode_B32_9          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(196.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1005)[RV32I_ARCH1::ctrl_decode]
wire       CP_ctrl_decode_B16_F2 =  CP_set_17_B01_F7FE & A_2127            ; // GRP.12 <B>(L1.0+A1.0+fo47+ld[1:1]) [F(8.0)<0>,B(195.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1005)[RV32I_ARCH1::ctrl_decode]
wire       A_2214               =  CE_0108 & CP_ctrl_decode_B16_F2         ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(24.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L441)(rv32.cpp:L1010)[RV32I_ARCH1::step]
wire[15:0] N_0004               =  G__this_dc_opID/*&16'hffff*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(196.0)<1>] <0,65535> [U16] P1 OP(and:&)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       CE_0103              =  N_0004 == 16'h1                         ; // GRP.12 <B>(L4.0+A15.0+fo7+ld[1]+S) [F(24.0)<0>,B(196.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       CE_0105              =  N_0004 == 16'h2                         ; // GRP.12 <B>(L4.0+A15.0+fo42+ld[1]+S) [F(24.0)<0>,B(196.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       AO_2195              =  CE_0103 | CE_0105                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(131.0,192.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       CE_0100              =  CP_ctrl_decode_B16_F2 & AO_2195         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       CE_0101              =  ! CE_0100                               ; // GRP.12 <B>(fo34+ld[1]) [F(26.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1008)[RV32I_ARCH1::ctrl_decode]
wire       G__this_csrrx        =  A_2214 & CE_0101                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(129.0,190.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L441)(rv32.cpp:L1010)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B23_14 =  O_2243 | G__this_csrrx             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B23_15 =  I_RV32I_ARCH1_step_B23_14 & G__this_T_t_2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(29.0)<0>,B(127.0,188.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B23_F1 =  ! I_RV32I_ARCH1_step_B23_15       ; // GRP.12 <B>(fo32+ld[1]) [F(29.0)<0>,B(126.0,187.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire       I_ctrl_decode_B29_0  =  ! G__this_T_t_0                         ; // GRP.12 <B>(fo65+ld[1]) [F(2.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1016)[RV32I_ARCH1::ctrl_decode]
wire[31:0] I_RV32I_ARCH1_step_B25_1 =  (I_ctrl_decode_B29_0) ? G__this_tr/*prv*/ : G__this_pc/*prv*/; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(4.0)<0>,B(128.0,189.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire[ 7:0] MA_2182              =  (CP_ctrl_decode_B16_F2) ? 8'hff : 8'h0  ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:0:1]) [F(9.0)<0>,B(194.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L443)(rv32.cpp:L1006)[RV32I_ARCH1::step]
wire[ 7:0] G__this_csr_op       =  G__this_dc_opID[7:0] & MA_2182          ; // GRP.12 <B>(L1.0+A8.0+fo4+ld[1:1]) [F(21.0)<0>,B(193.0)<1>] <0,255> [U8] P1 OP(and:&)(./rv32.h:L443)(rv32.cpp:L1006)[RV32I_ARCH1::step]
wire[ 4:0] I_RV32I_ARCH1_step_B18_1 =  G__this_csr_op[4:0] & 5'h1c         ; // GRP.12 <B>(NL) [F(21.0)<0>,B(192.0)<1>] <0,28> [U5] P1 OP(and:&)(rv32.cpp:L1119)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B18_2 =  I_RV32I_ARCH1_step_B18_1 == 5'h0    ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(24.0)<0>,B(192.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1119)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B18_F2 =  ! I_RV32I_ARCH1_step_B18_2        ; // GRP.12 <B>(fo32+ld[1]) [F(24.0)<0>,B(128.0,189.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1119)[RV32I_ARCH1::step]
wire       MAO_2092             =  CP_decode_B02_F020 | CE_0112            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2086             =  CP_decode_B02_F100 | CP_decode_B02_F040 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(206.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2095             =  CE_0116 | MAO_2086                      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(205.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2100             =  MAO_2092 | MAO_2095                     ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(6.0)<0>,B(204.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[16:0] I_decode_B02_06      =  G__this_ir/*prv*/[31:15]/*>>15*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(203.0)<1>] <0,131071> [U17] P1 OP(shr:>>)(rv32.cpp:L717)[RV32I::DC::decode]
wire[ 7:0] I_decode_B02_07      =  I_decode_B02_06[7:0]/*&8'hff*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(203.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L717)[RV32I::DC::decode]
wire[ 4:0] I_decode_B02_08      =  I_decode_B02_07[4:0]/*&5'h1f*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(203.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L717)[RV32I::DC::decode]
wire[ 4:0] DM_1317              =  (MAO_2100) ? I_decode_B02_08 : 5'h0     ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:1]) [F(7.0)<0>,B(203.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[ 4:0] G__this_dc_I_rs1     =  (CM_1316) ? DM_1317 : 5'h0              ; // GRP.12 <B>(L1.0+A5.0+fo36+ld[5:1]) [F(8.0)<0>,B(202.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       I_getOperand_1_B1_0  =  G__this_dc_I_rs1 == 5'h0                ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(11.0)<0>,B(194.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L321)[RV32I::getOperand]
wire       CE_0281              =  ! I_getOperand_1_B1_0                   ; // GRP.12 <B>(fo32+ld[1]) [F(11.0)<0>,B(130.0,191.0)<1>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L321)[RV32I::getOperand]
wire[ 4:0] I_getOperand_1_B2_0  =  G__this_dc_I_rs1/*&5'h1f*/              ; // GRP.12 <B>(NL) [F(8.0)<0>,B(201.0)<1>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L321)[RV32I::getOperand]
wire[ 4:0] N_1513               =  I_getOperand_1_B2_0/*&5'h1f*/           ; // GRP.12 <B>(NL) [F(8.0)<0>,B(201.0)<1>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] AD_12                =  G__this_rf_xreg/*prv*/ [ N_1513 ]       ; // GRP.12 <B>(L10.0+A1984.0+fo1+ld[1:32]+S) [F(18.0)<0>,B(201.0)<1>] <0,4294967295> [U32] P1 OP(addr:[])(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] L_getOperand_1_RET   =  (CE_0281) ? AD_12 : 32'h0               ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(19.0)<0>,B(130.0,191.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L321)[RV32I::getOperand]
wire[31:0] DM_1797          =  (G__this_T_t_2) ? L_getOperand_1_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(20.0)<0>,B(129.0,190.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1112)[RV32I_ARCH1::step]
wire[31:0] DM_1804 =  (CP_RV32I_ARCH1_step_B18_F2) ? {27'b0,G__this_dc_I_rs1} : DM_1797; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(26.0)<0>,B(128.0,189.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1112,L1120)[RV32I_ARCH1::step]
wire[31:0] G__this_bus1 =  (CP_RV32I_ARCH1_step_B23_F1) ? I_RV32I_ARCH1_step_B25_1 : DM_1804; // GRP.12 <B>(L2.0+A64.0+fo15+ld[32:1:1]) [F(31.0)<0>,B(126.0,187.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1125)[RV32I_ARCH1::step]
wire[31:0] I_ALUcompute_B12_0   =  G__this_bus2 | G__this_bus1             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(32.0)<0>,B(112.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L804)[RV32I::ALUcompute]
wire[31:0] DM_1848   =  (CP_ALUcompute_B03_F2) ? I_ALUcompute_B12_0 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(33.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[ 7:0] I_ALUcompute_B01_00  =  G__this_bus2[7:0]/*&8'hff*/             ; // GRP.12 <B>(NL) [F(22.0)<0>,B(122.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L792)[RV32I::ALUcompute]
wire[ 4:0] I_ALUcompute_B01_01  =  I_ALUcompute_B01_00[4:0]/*&5'h1f*/      ; // GRP.12 <B>(NL) [F(22.0)<0>,B(122.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L792)[RV32I::ALUcompute]
wire[ 4:0] I_srx_B1_27          =  I_ALUcompute_B01_01 & 5'h10             ; // GRP.12 <B>(NL) [F(22.0)<0>,B(116.0)<1>] <0,16> [U5] P1 OP(and:&)(rv32.cpp:L825)[RV32I::srx]
wire       I_srx_B1_28          =  I_srx_B1_27 == 5'h0                     ; // GRP.12 <B>(L3.0+A4.0+fo64+ld[1]+S) [F(25.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L825)[RV32I::srx]
wire[ 3:0] I_srx_B1_21          =  I_ALUcompute_B01_01[3:0] & 4'h8         ; // GRP.12 <B>(NL) [F(22.0)<0>,B(117.0)<1>] <0,8> [U4] P1 OP(and:&)(rv32.cpp:L824)[RV32I::srx]
wire       I_srx_B1_22          =  I_srx_B1_21 == 4'h0                     ; // GRP.12 <B>(L2.0+A3.0+fo64+ld[1]+S) [F(24.0)<0>,B(117.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L824)[RV32I::srx]
wire[ 2:0] I_srx_B1_15          =  I_ALUcompute_B01_01[2:0] & 3'h4         ; // GRP.12 <B>(NL) [F(22.0)<0>,B(119.0)<1>] <0,4> [U3] P1 OP(and:&)(rv32.cpp:L823)[RV32I::srx]
wire       I_srx_B1_16          =  I_srx_B1_15 == 3'h0                     ; // GRP.12 <B>(L2.0+A2.0+fo64+ld[1]+S) [F(24.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L823)[RV32I::srx]
wire[ 1:0] I_srx_B1_09          =  I_ALUcompute_B01_01[1:0] & 2'h2         ; // GRP.12 <B>(NL) [F(22.0)<0>,B(120.0)<1>] <0,2> [U2] P1 OP(and:&)(rv32.cpp:L822)[RV32I::srx]
wire       I_srx_B1_10          =  I_srx_B1_09 == 2'h0                     ; // GRP.12 <B>(L1.0+A1.0+fo64+ld[1]+S) [F(23.0)<0>,B(120.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L822)[RV32I::srx]
wire       I_srx_B1_04          =  I_ALUcompute_B01_01[0]/*&1'h1*/         ; // GRP.12 <B>(NL) [F(22.0)<0>,B(122.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L821)[RV32I::srx]
wire[31:0] I_sll_B1_02          =  G__this_bus1 << {31'b0,I_srx_B1_04}     ; // GRP.12 <B>(L2.0+A64.0+fo2+ld[1:32]+S) [F(33.0)<0>,B(121.0)<1>] <0,4294967295> [U32] P1 OP(shl:<<)(rv32.cpp:L813)[RV32I::sll]
wire[31:0] I_sll_B1_05          =  {I_sll_B1_02[29:0],2'b0}/*<<2*/         ; // GRP.12 <B>(NL) [F(33.0)<0>,B(119.0)<1>] <0,4294967292> [U32] ZLB(2) P1 OP(shl:<<)(rv32.cpp:L814)[RV32I::sll]
wire[31:0] I_sll_B1_06         =  (I_srx_B1_10) ? I_sll_B1_02 : I_sll_B1_05; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(35.0)<0>,B(119.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L814)[RV32I::sll]
wire[31:0] I_sll_B1_09          =  {I_sll_B1_06[27:0],4'b0}/*<<4*/         ; // GRP.12 <B>(NL) [F(35.0)<0>,B(117.0)<1>] <0,4294967280> [U32] ZLB(4) P1 OP(shl:<<)(rv32.cpp:L815)[RV32I::sll]
wire[31:0] I_sll_B1_10         =  (I_srx_B1_16) ? I_sll_B1_06 : I_sll_B1_09; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(37.0)<0>,B(117.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L815)[RV32I::sll]
wire[31:0] I_sll_B1_13          =  {I_sll_B1_10[23:0],8'b0}/*<<8*/         ; // GRP.12 <B>(NL) [F(37.0)<0>,B(115.0)<1>] <0,4294967040> [U32] ZLB(8) P1 OP(shl:<<)(rv32.cpp:L816)[RV32I::sll]
wire[31:0] I_sll_B1_14         =  (I_srx_B1_22) ? I_sll_B1_10 : I_sll_B1_13; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(39.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L816)[RV32I::sll]
wire[31:0] I_sll_B1_17          =  {I_sll_B1_14[15:0],16'b0}/*<<16*/       ; // GRP.12 <B>(NL) [F(39.0)<0>,B(113.0)<1>] <0,4294901760> [U32] ZLB(16) P1 OP(shl:<<)(rv32.cpp:L817)[RV32I::sll]
wire[31:0] I_sll_B1_18         =  (I_srx_B1_28) ? I_sll_B1_14 : I_sll_B1_17; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(41.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L817)[RV32I::sll]
wire[31:0] L_sll_RET            =  I_sll_B1_18                             ; // GRP.12 <B>(NL) [F(41.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L817)[RV32I::sll]
wire[31:0] DM_1849            =  (CP_ALUcompute_B05_F2) ? L_sll_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(42.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] DM_1855              =  DM_1848 | DM_1849                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(43.0)<0>,B(110.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] MA_2258         =  (CP_ALUcompute_B02_F2) ? G__this_bus2 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(25.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] DM_1847              =  G__this_bus1 & MA_2258                  ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(32.0)<0>,B(110.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] O_2264               =  DM_1855 | DM_1847                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(44.0)<0>,B(109.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[ 7:0] I_set_18_0_B1_52     =  G__this_dc_opID[7:0]/*&8'hff*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L991)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_53     =  I_set_18_0_B1_52[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L991)[RV32I::OP_TYPE::set]
wire       DM_1452       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_53; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L991)[RV32I_ARCH1::step]
wire       MAO_2207             =  DM_1452 | DM_1416                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(123.0,188.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L793)[RV32I::ALUcompute]
wire[ 5:0] I_set_18_0_B1_12     =  G__this_dc_opID[15:10]/*>>10*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,63> [U6] P1 OP(shr:>>)(rv32.cpp:L981)[RV32I::OP_TYPE::set]
wire[ 5:0] I_set_18_0_B1_13     =  I_set_18_0_B1_12 & 6'h3f                ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,63> [U6] P1 OP(and:&)(rv32.cpp:L981)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_14     =  I_set_18_0_B1_13[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L981)[RV32I::OP_TYPE::set]
wire       DM_1422       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_14; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L981)[RV32I_ARCH1::step]
wire[14:0] I_set_18_0_B1_48     =  G__this_dc_opID[15:1]/*>>1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,32767> [U15] P1 OP(shr:>>)(rv32.cpp:L990)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_49     =  I_set_18_0_B1_48[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L990)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_50     =  I_set_18_0_B1_49[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L990)[RV32I::OP_TYPE::set]
wire       DM_1449       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_50; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(125.0,190.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L990)[RV32I_ARCH1::step]
wire[ 4:0] I_set_18_0_B1_08     =  G__this_dc_opID[15:11]/*>>11*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,31> [U5] P1 OP(shr:>>)(rv32.cpp:L980)[RV32I::OP_TYPE::set]
wire[ 4:0] I_set_18_0_B1_09     =  I_set_18_0_B1_08 & 5'h1f                ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L980)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_10     =  I_set_18_0_B1_09[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(125.0,190.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L980)[RV32I::OP_TYPE::set]
wire       DM_1419       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_10; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:0:1]) [F(21.0)<0>,B(125.0,190.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L980)[RV32I_ARCH1::step]
wire       MAO_2209             =  DM_1449 | DM_1419                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(124.0,189.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L793)[RV32I::ALUcompute]
wire       MAO_2212             =  DM_1422 | MAO_2209                      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(23.0)<0>,B(123.0,188.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L793)[RV32I::ALUcompute]
wire       MAO_2215             =  MAO_2207 | MAO_2212                     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(24.0)<0>,B(122.0,187.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L793)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_12  =  (CM_1412) ? MAO_2215 : 1'h0             ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(25.0)<0>,B(121.0,186.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L793)[RV32I::ALUcompute]
wire[31:0] I_ALUcompute_B01_16  =  G__this_bus1                            ; // GRP.12 <B>(NL) [F(31.0)<0>,B(120.0,185.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L795)[RV32I::ALUcompute]
wire[32:0] I_ALUcompute_B01_19 =  {32'b0,I_ALUcompute_B01_12} + {1'b0,I_ALUcompute_B01_16}; // GRP.12 <B>(L4.0+C33.0+A102.0+fo1+ld[1:1]) [F(68.0,35.0)<0>,B(120.0,185.0)<1>] <0,4294967296> [U33] P1 OP(add:+)(rv32.cpp:L795)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_14  =  (I_ALUcompute_B01_12) ? 1'h1 : 1'h0     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(26.0)<0>,B(119.0,184.0)<1>] <-1,0> [S1] P1 OP(sel:?)(rv32.cpp:L794)[RV32I::ALUcompute]
wire[31:0] I_ALUcompute_B01_15 =  {{31{I_ALUcompute_B01_14}},I_ALUcompute_B01_14} ^ G__this_bus2; // GRP.12 <B>(L2.0+A2.0+fo1+ld[1:1]) [F(28.0)<0>,B(118.0,183.0)<1>] <-2147483648,2147483647> [S32] P1 OP(xor:^)(rv32.cpp:L794)[RV32I::ALUcompute]
wire[31:0] I_ALUcompute_B01_17  =  I_ALUcompute_B01_15                     ; // GRP.12 <B>(NL) [F(28.0)<0>,B(116.0,181.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L795)[RV32I::ALUcompute]
wire[32:0] I_ALUcompute_B01_20 =  I_ALUcompute_B01_19 + {1'b0,I_ALUcompute_B01_17}; // GRP.12 <B>(L4.0+C65.0+A291.0+fo4+ld[1:1]) [F(104.0,39.0)<0>,B(116.0,181.0)<1>] <0,8589934591> [U33] P1 OP(add:+)(rv32.cpp:L795)[RV32I::ALUcompute]
wire[31:0] MA_2260          =  (I_ALUcompute_B01_32) ? 32'hffffffff : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:0:1]) [F(24.0)<0>,B(110.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] DM_1846              =  I_ALUcompute_B01_20[31:0] & MA_2260     ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(105.0,40.0)<0>,B(109.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] DM_1859              =  O_2264 | DM_1846                        ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(106.0,45.0)<0>,B(108.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       A_2250               =  I_ALUcompute_B06_2 & A_2244             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       CP_ALUcompute_B06_F2 =  A_2250 & A_2233                         ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(26.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       I_srx_B1_05          =  ! I_srx_B1_04                           ; // GRP.12 <B>(fo32+ld[1]) [F(22.0)<0>,B(122.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L821)[RV32I::srx]
wire       G__this_op_SRA       =  (CM_1412) ? DM_1440 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(125.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L987)[RV32I_ARCH1::step]
wire       I_srx_B1_00          =  ! G__this_op_SRA                        ; // GRP.12 <B>(fo32+ld[1]) [F(22.0)<0>,B(124.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L820)[RV32I::srx]
wire[31:0] I_srx_B1_01          =  G__this_bus1 & 32'h80000000             ; // GRP.12 <B>(NL) [F(31.0)<0>,B(124.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L820)[RV32I::srx]
wire[31:0] I_srx_B1_02          =  (I_srx_B1_00) ? 32'h0 : I_srx_B1_01     ; // GRP.12 <B>(L1.0+A32.0+fo5+ld[32:0:1]) [F(32.0)<0>,B(124.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L820)[RV32I::srx]
wire[30:0] I_srx_B1_06          =  G__this_bus1[31:1]/*>>1*/               ; // GRP.12 <B>(NL) [F(31.0)<0>,B(123.0)<1>] <0,2147483647> [U31] P1 OP(shr:>>)(rv32.cpp:L821)[RV32I::srx]
wire[31:0] I_srx_B1_07          =  I_srx_B1_02 | {1'b0,I_srx_B1_06}        ; // GRP.12 <B>(L1.0+A31.0+fo1+ld[1:1]) [F(33.0)<0>,B(123.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L821)[RV32I::srx]
wire[31:0] I_srx_B1_08        =  (I_srx_B1_05) ? G__this_bus1 : I_srx_B1_07; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(35.0)<0>,B(122.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L821)[RV32I::srx]
wire[29:0] I_srx_B1_12          =  I_srx_B1_08[31:2]/*>>2*/                ; // GRP.12 <B>(NL) [F(35.0)<0>,B(120.0)<1>] <0,1073741823> [U30] P1 OP(shr:>>)(rv32.cpp:L822)[RV32I::srx]
wire[30:0] I_srx_B1_11          =  I_srx_B1_02[31:1]/*>>1*/                ; // GRP.12 <B>(NL) [F(32.0)<0>,B(120.0)<1>] <-1073741824,1073741823> [S31] P1 OP(shr:>>)(rv32.cpp:L822)[RV32I::srx]
wire[30:0] I_srx_B1_13          =  {1'b0,I_srx_B1_12} | I_srx_B1_11        ; // GRP.12 <B>(L1.0+A30.0+fo1+ld[1:1]) [F(36.0)<0>,B(120.0)<1>] <-1073741824,1073741823> [S31] P1 OP(or:|)(rv32.cpp:L822)[RV32I::srx]
wire[31:0] I_srx_B1_14 =  (I_srx_B1_10) ? I_srx_B1_08 : {I_srx_B1_13[30],I_srx_B1_13}; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(38.0)<0>,B(119.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L822)[RV32I::srx]
wire[27:0] I_srx_B1_18          =  I_srx_B1_14[31:4]/*>>4*/                ; // GRP.12 <B>(NL) [F(38.0)<0>,B(117.0)<1>] <0,268435455> [U28] P1 OP(shr:>>)(rv32.cpp:L823)[RV32I::srx]
wire[28:0] I_srx_B1_17          =  I_srx_B1_02[31:3]/*>>3*/                ; // GRP.12 <B>(NL) [F(32.0)<0>,B(117.0)<1>] <-268435456,268435455> [S29] P1 OP(shr:>>)(rv32.cpp:L823)[RV32I::srx]
wire[28:0] I_srx_B1_19          =  {1'b0,I_srx_B1_18} | I_srx_B1_17        ; // GRP.12 <B>(L1.0+A28.0+fo1+ld[1:1]) [F(39.0)<0>,B(117.0)<1>] <-268435456,268435455> [S29] P1 OP(or:|)(rv32.cpp:L823)[RV32I::srx]
wire[31:0] I_srx_B1_20 =  (I_srx_B1_16) ? I_srx_B1_14 : {{3{I_srx_B1_19[28]}},I_srx_B1_19}; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(41.0)<0>,B(116.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L823)[RV32I::srx]
wire[23:0] I_srx_B1_24          =  I_srx_B1_20[31:8]/*>>8*/                ; // GRP.12 <B>(NL) [F(41.0)<0>,B(114.0)<1>] <0,16777215> [U24] P1 OP(shr:>>)(rv32.cpp:L824)[RV32I::srx]
wire[24:0] I_srx_B1_23          =  I_srx_B1_02[31:7]/*>>7*/                ; // GRP.12 <B>(NL) [F(32.0)<0>,B(114.0)<1>] <-16777216,16777215> [S25] P1 OP(shr:>>)(rv32.cpp:L824)[RV32I::srx]
wire[24:0] I_srx_B1_25          =  {1'b0,I_srx_B1_24} | I_srx_B1_23        ; // GRP.12 <B>(L1.0+A24.0+fo1+ld[1:1]) [F(42.0)<0>,B(114.0)<1>] <-16777216,16777215> [S25] P1 OP(or:|)(rv32.cpp:L824)[RV32I::srx]
wire[31:0] I_srx_B1_26 =  (I_srx_B1_22) ? I_srx_B1_20 : {{7{I_srx_B1_25[24]}},I_srx_B1_25}; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(44.0)<0>,B(113.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L824)[RV32I::srx]
wire[15:0] I_srx_B1_30          =  I_srx_B1_26[31:16]/*>>16*/              ; // GRP.12 <B>(NL) [F(44.0)<0>,B(111.0)<1>] <0,65535> [U16] P1 OP(shr:>>)(rv32.cpp:L825)[RV32I::srx]
wire[16:0] I_srx_B1_29          =  I_srx_B1_02[31:15]/*>>15*/              ; // GRP.12 <B>(NL) [F(32.0)<0>,B(111.0)<1>] <-65536,65535> [S17] P1 OP(shr:>>)(rv32.cpp:L825)[RV32I::srx]
wire[16:0] I_srx_B1_31          =  {1'b0,I_srx_B1_30} | I_srx_B1_29        ; // GRP.12 <B>(L1.0+A16.0+fo1+ld[1:1]) [F(45.0)<0>,B(111.0)<1>] <-65536,65535> [S17] P1 OP(or:|)(rv32.cpp:L825)[RV32I::srx]
wire[31:0] I_srx_B1_32 =  (I_srx_B1_28) ? I_srx_B1_26 : {{15{I_srx_B1_31[16]}},I_srx_B1_31}; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(47.0)<0>,B(110.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L825)[RV32I::srx]
wire[31:0] L_srx_RET            =  I_srx_B1_32                             ; // GRP.12 <B>(NL) [F(47.0)<0>,B(108.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L825)[RV32I::srx]
wire[31:0] DM_1850            =  (CP_ALUcompute_B06_F2) ? L_srx_RET : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(48.0)<0>,B(108.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] O_2265               =  DM_1859 | DM_1850                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(107.0,49.0)<0>,B(107.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire       A_2249               =  I_ALUcompute_B06_3 & A_2244             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L807)[RV32I::ALUcompute]
wire       CP_ALUcompute_B06_F1 =  A_2249 & A_2233                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L807)[RV32I::ALUcompute]
wire[31:0] I_ALUcompute_B01_24  =  G__this_bus2 ^ G__this_bus1             ; // GRP.12 <B>(L2.0+A64.0+fo3+ld[1:1]) [F(33.0)<0>,B(118.0)<1>] <0,4294967295> [U32] P1 OP(xor:^)(rv32.cpp:L798)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_29  = I_ALUcompute_B01_24[31]              ; // GRP.12 <B>(fo1+S) [F(33.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(lt:<)(rv32.cpp:L801)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_21  =  I_ALUcompute_B01_20[32]/*>>32*/         ; // GRP.12 <B>(NL) [F(104.0,39.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(shr:>>)(rv32.cpp:L796)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_22  =  I_ALUcompute_B01_21 & 1'h1              ; // GRP.12 <B>(NL) [F(104.0,39.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L796)[RV32I::ALUcompute]
wire       I_ALUcompute_B01_30 =  I_ALUcompute_B01_29 ^ I_ALUcompute_B01_22; // GRP.12 <B>(L2.0+A2.0+fo2+ld[1:1]) [F(106.0,41.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(xor:^)(rv32.cpp:L801)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_05  =  ! I_ALUcompute_B01_30                   ; // GRP.12 <B>(fo1+ld[1]) [F(106.0,41.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       G__this_op_LT        =  (CM_1412) ? DM_1419 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L980)[RV32I_ARCH1::step]
wire       I_ALUcompute_B07_06  =  I_ALUcompute_B07_05 & G__this_op_LT     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(107.0,42.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_00  =  ! I_ALUcompute_B01_22                   ; // GRP.12 <B>(fo1+ld[1]) [F(104.0,39.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       G__this_op_LTU       =  (CM_1412) ? DM_1422 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L981)[RV32I_ARCH1::step]
wire       I_ALUcompute_B07_01  =  I_ALUcompute_B07_00 & G__this_op_LTU    ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(105.0,40.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       G__this_op_GEU       =  (CM_1412) ? DM_1452 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L991)[RV32I_ARCH1::step]
wire       A_2261               =  G__this_op_GEU & 1'h1                   ; // GRP.12 <B>(NL) [F(22.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_02  =  A_2261 & I_ALUcompute_B01_21            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(105.0,40.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_03 =  I_ALUcompute_B07_01 | I_ALUcompute_B07_02; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(106.0,41.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_17 =  I_ALUcompute_B07_06 | I_ALUcompute_B07_03; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(108.0,43.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       G__this_op_GE        =  (CM_1412) ? DM_1449 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L990)[RV32I_ARCH1::step]
wire       I_ALUcompute_B07_07  =  I_ALUcompute_B01_30 & G__this_op_GE     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(107.0,42.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire[13:0] I_set_18_0_B1_44     =  G__this_dc_opID[15:2]/*>>2*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,16383> [U14] P1 OP(shr:>>)(rv32.cpp:L989)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_45     =  I_set_18_0_B1_44[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L989)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_46     =  I_set_18_0_B1_45[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L989)[RV32I::OP_TYPE::set]
wire       DM_1446       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_46; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L989)[RV32I_ARCH1::step]
wire       G__this_op_NE        =  (CM_1412) ? DM_1446 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L989)[RV32I_ARCH1::step]
wire       I_ALUcompute_B01_25  =  I_ALUcompute_B01_24 != 32'h0            ; // GRP.12 <B>(L5.0+A31.0+fo2+ld[1]+S) [F(38.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L799)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_15  =  G__this_op_NE & I_ALUcompute_B01_25     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(39.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire[12:0] I_set_18_0_B1_40     =  G__this_dc_opID[15:3]/*>>3*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,8191> [U13] P1 OP(shr:>>)(rv32.cpp:L988)[RV32I::OP_TYPE::set]
wire[ 7:0] I_set_18_0_B1_41     =  I_set_18_0_B1_40[7:0]/*&8'hff*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L988)[RV32I::OP_TYPE::set]
wire       I_set_18_0_B1_42     =  I_set_18_0_B1_41[0]/*&1'h1*/            ; // GRP.12 <B>(NL) [F(20.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L988)[RV32I::OP_TYPE::set]
wire       DM_1443       =  (I_ctrl_decode_B25_2) ? 1'h0 : I_set_18_0_B1_42; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(21.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L988)[RV32I_ARCH1::step]
wire       G__this_op_EQ        =  (CM_1412) ? DM_1443 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(22.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L197)(rv32.cpp:L988)[RV32I_ARCH1::step]
wire       I_ALUcompute_B01_26  =  ! I_ALUcompute_B01_25                   ; // GRP.12 <B>(fo1+ld[1]) [F(38.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L799)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_11  =  G__this_op_EQ & I_ALUcompute_B01_26     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(39.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_16 =  I_ALUcompute_B07_15 | I_ALUcompute_B07_11; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(40.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_18 =  I_ALUcompute_B07_07 | I_ALUcompute_B07_16; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(108.0,43.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       I_ALUcompute_B07_19 =  I_ALUcompute_B07_17 | I_ALUcompute_B07_18; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(109.0,44.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L808)[RV32I::ALUcompute]
wire       DM_1851   =  (CP_ALUcompute_B06_F1) ? I_ALUcompute_B07_19 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(110.0,45.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] DM_1861              =  O_2265 | {31'b0,DM_1851}                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(111.0,50.0)<0>,B(106.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L797,L798,L803,L804,L806,L807,L808)[RV32I::ALUcompute]
wire[31:0] L_ALUcompute_RET    =  (CM_1860) ? DM_1861 : I_ALUcompute_B01_24; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(113.0,52.0)<0>,B(105.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L809)[RV32I::ALUcompute]
wire       CE_0117              =  CE_0112 | CE_0113                       ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(120.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       MAO_2089             =  CP_decode_B02_F400 | CP_decode_B02_F100 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(121.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2085             =  CP_decode_B02_F080 | CP_decode_B02_F020 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(121.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2096             =  MAO_2089 | MAO_2085                     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(120.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       MAO_2101             =  CE_0117 | MAO_2096                      ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(6.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[ 7:0] I_decode_B02_04      =  I_decode_B02_03[7:0]/*&8'hff*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(118.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L716)[RV32I::DC::decode]
wire[ 4:0] I_decode_B02_05      =  I_decode_B02_04[4:0]/*&5'h1f*/          ; // GRP.12 <B>(NL) [F(0.0)<0>,B(118.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L716)[RV32I::DC::decode]
wire[ 4:0] DM_1353              =  (MAO_2101) ? I_decode_B02_05 : 5'h0     ; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:1]) [F(7.0)<0>,B(118.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire[ 4:0] G__this_dc_I_rd      =  (CM_1316) ? DM_1353 : 5'h0              ; // GRP.12 <B>(L1.0+A5.0+fo3+ld[5:1]) [F(8.0)<0>,B(117.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L711)[RV32I::DC::decode]
wire       I_ctrl_decode_B17_04 =  G__this_dc_I_rd == 5'h0                 ; // GRP.12 <B>(L3.0+A4.0+fo3+ld[1]+S) [F(11.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1007)[RV32I_ARCH1::ctrl_decode]
wire[ 1:0] I_ctrl_decode_B17_05 =  (I_ctrl_decode_B17_04) ? 2'h0 : 2'h2    ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(12.0)<0>,B(113.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L1007)[RV32I_ARCH1::ctrl_decode]
wire       I_ctrl_decode_B17_07 =  G__this_dc_I_rs1 != 5'h0                ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(11.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1007)[RV32I_ARCH1::ctrl_decode]
wire[ 1:0] I_ctrl_decode_B17_09 =  I_ctrl_decode_B17_05 | {1'b0,I_ctrl_decode_B17_07}; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(13.0)<0>,B(112.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1007)[RV32I_ARCH1::ctrl_decode]
wire[ 1:0] G__this_csr_rw =  (CP_ctrl_decode_B16_F2) ? I_ctrl_decode_B17_09 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo3+ld[2:1]) [F(14.0)<0>,B(111.0)<1>] <0,3> [U2] P1 OP(sel:?)(./rv32.h:L443)(rv32.cpp:L1007)[RV32I_ARCH1::step]
wire[ 1:0] I_RV32I_ARCH1_step_B39_1 =  G__this_csr_rw & 2'h2               ; // GRP.12 <B>(NL) [F(14.0)<0>,B(110.0)<1>] <0,2> [U2] P1 OP(and:&)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B39_2 =  I_RV32I_ARCH1_step_B39_1 == 2'h0    ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1]+S) [F(15.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       CE_0039              =  ! I_RV32I_ARCH1_step_B39_2              ; // GRP.12 <B>(fo1+ld[1]) [F(15.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       A_2220               =  CE_0039 & A_2214                        ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(25.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       AO_2231              =  A_2220 | A_2214                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       CM_1919              =  AO_2231 & CE_0101                       ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(27.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire[15:0] I_RV32I_ARCH1_step_B40_0 =  DM_1800[15:0]/*&16'hffff*/          ; // GRP.12 <B>(NL) [F(12.0)<0>,B(119.0)<1>] <0,65535> [U16] P1 OP(and:&)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire[11:0] I_RV32I_ARCH1_step_B40_1 =  I_RV32I_ARCH1_step_B40_0[11:0]/*&12'hfff*/; // GRP.12 <B>(NL) [F(12.0)<0>,B(119.0)<1>] <0,4095> [U12] P1 OP(and:&)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire[11:0] N_0019               =  I_RV32I_ARCH1_step_B40_1 & 12'hfff      ; // GRP.12 <B>(NL) [F(12.0)<0>,B(119.0)<1>] <0,4095> [U12] P1 OP(and:&)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0536              =  N_0019 == 12'h344                       ; // GRP.12 <B>(L4.0+A11.0+fo13+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0534              =  N_0019 == 12'h343                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1888              =  CE_0536 | CE_0534                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0532              =  N_0019 == 12'h342                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0530              =  N_0019 == 12'h341                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1890              =  CE_0532 | CE_0530                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1904              =  CM_1888 | CM_1890                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0528              =  N_0019 == 12'h340                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0526              =  N_0019 == 12'h305                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1892              =  CE_0528 | CE_0526                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0524              =  N_0019 == 12'h304                       ; // GRP.12 <B>(L4.0+A11.0+fo13+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0522              =  N_0019 == 12'h301                       ; // GRP.12 <B>(L4.0+A11.0+fo32+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1894              =  CE_0524 | CE_0522                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1906              =  CM_1892 | CM_1894                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1912              =  CM_1904 | CM_1906                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(19.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0520              =  N_0019 == 12'h300                       ; // GRP.12 <B>(L4.0+A11.0+fo14+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0510              =  N_0019 == 12'hc82                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1896              =  CE_0520 | CE_0510                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0508              =  N_0019 == 12'hc80                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0506              =  N_0019 == 12'hc02                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1898              =  CE_0508 | CE_0506                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1908              =  CM_1896 | CM_1898                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0504              =  N_0019 == 12'hc00                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(118.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0512              =  N_0019 == 12'hc81                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0514              =  N_0019 == 12'hc01                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1882              =  CE_0512 | CE_0514                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1900              =  CE_0504 | CM_1882                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0516              =  N_0019 == 12'hb82                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0518              =  N_0019 == 12'hb80                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1884              =  CE_0516 | CE_0518                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CE_0540              =  N_0019 == 12'hb02                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CE_0538              =  N_0019 == 12'hb00                       ; // GRP.12 <B>(L4.0+A11.0+fo33+ld[1]+S) [F(16.0)<0>,B(119.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L269)[RV32I::CSR::read]
wire       CM_1886              =  CE_0540 | CE_0538                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1902              =  CM_1884 | CM_1886                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1910              =  CM_1900 | CM_1902                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(19.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1914              =  CM_1908 | CM_1910                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire       CM_1916              =  CM_1912 | CM_1914                       ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(21.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[11:0] DM_1869            =  (CE_0536) ? G__this_csr_mip/*prv*/ : 12'h0; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:1]) [F(17.0)<0>,B(114.0)<1>] <0,4095> [U12] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1870          =  (CE_0534) ? G__this_csr_mtval/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1889              =  {20'b0,DM_1869} | DM_1870               ; // GRP.12 <B>(L1.0+A12.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1871         =  (CE_0532) ? G__this_csr_mcause/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1872           =  (CE_0530) ? G__this_csr_mepc/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1891              =  DM_1871 | DM_1872                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1905              =  DM_1889 | DM_1891                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(19.0)<0>,B(112.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1873       =  (CE_0528) ? G__this_csr_mscratch/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1874          =  (CE_0526) ? G__this_csr_mtvec/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1893              =  DM_1873 | DM_1874                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[11:0] DM_1875            =  (CE_0524) ? G__this_csr_mie/*prv*/ : 12'h0; // GRP.12 <B>(L1.0+A12.0+fo1+ld[12:1]) [F(17.0)<0>,B(114.0)<1>] <0,2184> [U12] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[30:0] DM_1876              =  (CE_0522) ? 31'h40000100 : 31'h0        ; // GRP.12 <B>(L1.0+A31.0+fo1+ld[31:0:1]) [F(17.0)<0>,B(114.0)<1>] <0,1073742080> [U31] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[30:0] DM_1895              =  {19'b0,DM_1875} | DM_1876               ; // GRP.12 <B>(L1.0+A12.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,2147483647> [U31] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1907              =  DM_1893 | {1'b0,DM_1895}                ; // GRP.12 <B>(L1.0+A31.0+fo1+ld[1:1]) [F(19.0)<0>,B(112.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1913              =  DM_1905 | DM_1907                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(20.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[12:0] DM_1877        =  (CE_0520) ? G__this_csr_mstatus/*prv*/ : 13'h0; // GRP.12 <B>(L1.0+A13.0+fo1+ld[13:1]) [F(17.0)<0>,B(114.0)<1>] <0,8191> [U13] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1878      =  (CE_0510) ? G__this_csr_minstreth/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1897              =  {19'b0,DM_1877} | DM_1878               ; // GRP.12 <B>(L1.0+A13.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1879        =  (CE_0508) ? G__this_csr_mcycleh/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1880       =  (CE_0506) ? G__this_csr_minstret/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1899              =  DM_1879 | DM_1880                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1909              =  DM_1897 | DM_1899                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(19.0)<0>,B(112.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1881         =  (CE_0504) ? G__this_csr_mcycle/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1863 =  (CE_0512) ? G__this_io_sysctrl_mtime_h/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1864 =  (CE_0514) ? G__this_io_sysctrl_mtime_l/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1883              =  DM_1863 | DM_1864                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1901              =  DM_1881 | DM_1883                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(19.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1865      =  (CE_0516) ? G__this_csr_minstreth/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1866        =  (CE_0518) ? G__this_csr_mcycleh/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1885              =  DM_1865 | DM_1866                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1867       =  (CE_0540) ? G__this_csr_minstret/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1868         =  (CE_0538) ? G__this_csr_mcycle/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(17.0)<0>,B(115.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1887              =  DM_1867 | DM_1868                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(18.0)<0>,B(114.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1903              =  DM_1885 | DM_1887                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(19.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1911              =  DM_1901 | DM_1903                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(20.0)<0>,B(112.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1915              =  DM_1909 | DM_1911                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(21.0)<0>,B(111.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] DM_1917              =  DM_1913 | DM_1915                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(22.0)<0>,B(110.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L44,L46,L47,L49,L55,L57,L58,L59,L60,L61,L62,L63,L64,L65,L66,L67,L269)(rv32.cpp:L1137,L1137)[RV32I::CSR::read]
wire[31:0] L_read_RET           =  (CM_1916) ? DM_1917 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(23.0)<0>,B(109.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L279)[RV32I::CSR::read]
wire[31:0] MA_2232              =  (A_2220) ? L_read_RET : 32'h0           ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(26.0)<0>,B(108.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire[31:0] DM_1920              =  (CE_0101) ? MA_2232 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(27.0)<0>,B(107.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire[31:0] DM_1921              =  (CM_1919) ? DM_1920 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo3+ld[32:1]) [F(28.0)<0>,B(106.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1137)[RV32I_ARCH1::step]
wire       A_2114               =  G__this_T_t_3 & E_decode_B32_2          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(117.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1135)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B34_1 =  A_2114 & CP_set_17_B01_F7FE         ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1135)[RV32I_ARCH1::step]
wire       N_1502               =  N_1495 == 2'h1                          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1]+S) [F(1.0)<0>,B(117.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       G__this_T_t_1        =  ROOT_CP & N_1502                        ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(2.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L420,L421)[RV32I_ARCH1::TIMER::set_dec_output]
wire       I_RV32I_ARCH1_step_B34_2 =  I_RV32I_ARCH1_step_B34_1 | G__this_T_t_1; // GRP.12 <B>(L1.0+A1.0+fo37+ld[1:1]) [F(9.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1135)[RV32I_ARCH1::step]
wire[ 4:0] I_ld_size_0_B1_1     =  G__this_mem_ld_type/*prv*/ & 5'h18      ; // GRP.12 <B>(NL) [F(0.0)<0>,B(120.0)<1>] <0,24> [U5] P1 OP(and:&)(./rv32.h:L203)[RV32I::ld_size]
wire       I_ld_size_0_B1_2     =  I_ld_size_0_B1_1 == 5'h0                ; // GRP.12 <B>(L3.0+A4.0+fo2+ld[1]+S) [F(3.0)<0>,B(120.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L203)[RV32I::ld_size]
wire[ 2:0] I_ld_size_0_B1_3     =  G__this_mem_ld_type/*prv*/[2:0] & 3'h6  ; // GRP.12 <B>(NL) [F(0.0)<0>,B(120.0)<1>] <0,6> [U3] P1 OP(and:&)(./rv32.h:L203)[RV32I::ld_size]
wire       I_ld_size_0_B1_4     =  I_ld_size_0_B1_3 == 3'h0                ; // GRP.12 <B>(L2.0+A2.0+fo2+ld[1]+S) [F(2.0)<0>,B(120.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] I_ld_size_0_B1_5     =  (I_ld_size_0_B1_4) ? 2'h2 : 2'h1        ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(3.0)<0>,B(118.0)<1>] <1,2> [U2] P1 OP(sel:?)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] I_ld_size_0_B1_6 =  (I_ld_size_0_B1_2) ? I_ld_size_0_B1_5 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo3+ld[2:1]) [F(4.0)<0>,B(117.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] L_ld_size_0_RET      =  I_ld_size_0_B1_6                        ; // GRP.12 <B>(NL) [F(4.0)<0>,B(116.0)<1>] <0,2> [U2] P1 OP(assign:=)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] N_0018               =  L_ld_size_0_RET & 2'h3                  ; // GRP.12 <B>(NL) [F(4.0)<0>,B(116.0)<1>] <0,2> [U2] P1 OP(and:&)(rv32.cpp:L849)[RV32I::formatRead]
wire       CE_0450              =  N_0018 == 2'h0                          ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(5.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L849)[RV32I::formatRead]
wire       CE_0452              =  N_0018 == 2'h1                          ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(5.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L849)[RV32I::formatRead]
wire       I_formatRead_B06_0   =  G__this_mem_byte_pos/*prv*/[0]/*&1'h1*/ ; // GRP.12 <B>(NL) [F(0.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L857)[RV32I::formatRead]
wire       I_formatRead_B06_1   =  ! I_formatRead_B06_0                    ; // GRP.12 <B>(fo1+ld[1]) [F(0.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L857)[RV32I::formatRead]
wire       QC_1050              =  CE_0452 & I_formatRead_B06_1            ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(6.0)<0>,B(115.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       QC_1051              =  CE_0450 | QC_1050                       ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(7.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       CM_1836              =  I_RV32I_ARCH1_step_B34_2 & QC_1051      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire       CP_formatRead_B03_F2 =  I_RV32I_ARCH1_step_B34_2 & CE_0450      ; // GRP.12 <B>(L1.0+A1.0+fo18+ld[1:1]) [F(10.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L849)[RV32I::formatRead]
wire[ 4:0] I_ld_sext_B1_0       =  G__this_mem_ld_type/*prv*/ & 5'h14      ; // GRP.12 <B>(NL) [F(0.0)<0>,B(116.0)<1>] <0,20> [U5] P1 OP(and:&)(./rv32.h:L202)[RV32I::ld_sext]
wire       I_ld_sext_B1_1       =  I_ld_sext_B1_0 != 5'h0                  ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(3.0)<0>,B(116.0)<1>] <0,1> [U1] P1 OP(ne:!=)(./rv32.h:L202)[RV32I::ld_sext]
wire       L_ld_sext_RET        =  I_ld_sext_B1_1                          ; // GRP.12 <B>(NL) [F(3.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(assign:=)(./rv32.h:L202)[RV32I::ld_sext]
wire       I_formatRead_B04_3   =  ! L_ld_sext_RET                         ; // GRP.12 <B>(fo2+ld[1]) [F(3.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L852)[RV32I::formatRead]
wire       I_formatReadData_B1_1 =  ! G__this_IO_LD_completed/*prv*/       ; // GRP.12 <B>(fo32+ld[1]) [F(0.0)<0>,B(125.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1065)[RV32I_ARCH1::formatReadData]
wire[31:0] I_formatReadData_B1_2 =  (I_formatReadData_B1_1) ? G__this_mem_dout/*prv*/ : G__this_io_latched_data/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo5+ld[32:1:1]) [F(2.0)<0>,B(125.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1065)[RV32I_ARCH1::formatReadData]
wire[31:0] L_formatReadData_alc2_v1 =  I_formatReadData_B1_2               ; // GRP.12 <FB>(NL) [F(2.0)<0>,B(123.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L1065)
wire[ 1:0] I_formatRead_B01_0   =  G__this_mem_byte_pos/*prv*//*&2'h3*/    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(123.0)<1>] <0,3> [U2] P1 OP(and:&)(rv32.cpp:L844)[RV32I::formatRead]
wire[ 4:0] I_formatRead_B01_1   =  {I_formatRead_B01_0[1:0],3'b0}/*<<3*/   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(123.0)<1>] <0,24> [U5] ZLB(3) P1 OP(shl:<<)(rv32.cpp:L845)[RV32I::formatRead]
wire[31:0] I_formatRead_B01_3 =  L_formatReadData_alc2_v1 >> {27'b0,I_formatRead_B01_1}; // GRP.12 <FB>(L10.0+A320.0+fo7+ld[5:32]+S) [F(12.0)<0>,B(123.0)<1>] <0,4294967295> [U32] P1 OP(shr:>>)(rv32.cpp:L845)[RV32I::formatRead]
wire[31:0] L_formatReadData_alc2_v2 =  I_formatRead_B01_3                  ; // GRP.12 <FB>(NL) [F(12.0)<0>,B(113.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L845)
wire[ 7:0] I_formatRead_B04_4   =  L_formatReadData_alc2_v2[7:0]/*&8'hff*/ ; // GRP.12 <FB>(NL) [F(12.0)<0>,B(113.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::formatRead]
wire       I_formatRead_B04_5   = !I_formatRead_B04_4[7]               ; // GRP.12 <FB>(fo1+S) [F(12.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(gt:>)[RV32I::formatRead]
wire       I_formatRead_B04_6   =  I_formatRead_B04_3 | I_formatRead_B04_5 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(13.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L852)[RV32I::formatRead]
wire       CE_0457              =  ! I_formatRead_B04_6                    ; // GRP.12 <FB>(fo10+ld[1]) [F(13.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L852)[RV32I::formatRead]
wire       CP_formatRead_B04_F2 =  CP_formatRead_B03_F2 & CE_0457          ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(14.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L852)[RV32I::formatRead]
wire       O_2167               =  CM_1836 | CP_formatRead_B04_F2          ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(15.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire       CP_formatRead_B06_F1 =  QC_1050 & I_RV32I_ARCH1_step_B34_2      ; // GRP.12 <B>(L1.0+A1.0+fo34+ld[1:1]) [F(10.0)<0>,B(114.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L857)[RV32I::formatRead]
wire[15:0] I_formatRead_B07_4 =  L_formatReadData_alc2_v2[15:0]/*&16'hffff*/; // GRP.12 <FB>(NL) [F(12.0)<0>,B(113.0)<1>] <0,65535> [U16] P1 OP(and:&)[RV32I::formatRead]
wire       I_formatRead_B07_5   = !I_formatRead_B07_4[15]              ; // GRP.12 <FB>(fo1+S) [F(12.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(gt:>)[RV32I::formatRead]
wire       I_formatRead_B07_6   =  I_formatRead_B04_3 | I_formatRead_B07_5 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(13.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L859)[RV32I::formatRead]
wire       CE_0463              =  ! I_formatRead_B07_6                    ; // GRP.12 <FB>(fo18+ld[1]) [F(13.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L859)[RV32I::formatRead]
wire       CP_formatRead_B07_F2 =  CP_formatRead_B06_F1 & CE_0463          ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(14.0)<0>,B(112.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L859)[RV32I::formatRead]
wire       CM_1838              =  O_2167 | CP_formatRead_B07_F2           ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(16.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire       DM_1840              =  CM_1838 & I_RV32I_ARCH1_step_B34_2      ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(17.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire       CM_1834           =  CP_formatRead_B04_F2 | CP_formatRead_B07_F2; // GRP.12 <FB>(L1.0+A1.0+fo17+ld[1:1]) [F(15.0)<0>,B(111.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[ 8:0] I_formatRead_B05_0   =  L_formatReadData_alc2_v2[8:0] | 9'h100  ; // GRP.12 <FB>(NL) [F(12.0)<0>,B(113.0)<1>] <-256,-1> [S9] P1 OP(or:|)(rv32.cpp:L853)[RV32I::formatRead]
wire[ 8:0] MA_2154    =  (CP_formatRead_B03_F2) ? I_formatRead_B05_0 : 9'h0; // GRP.12 <FB>(L1.0+A9.0+fo1+ld[9:1]) [F(13.0)<0>,B(113.0)<1>] <-256,0> [S9] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[ 8:0] DM_1831              =  (CE_0457) ? MA_2154 : 9'h0              ; // GRP.12 <FB>(L1.0+A9.0+fo1+ld[9:1]) [F(14.0)<0>,B(112.0)<1>] <-256,0> [S9] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[16:0] I_formatRead_B08_0 =  L_formatReadData_alc2_v2[16:0] | 17'h10000; // GRP.12 <FB>(NL) [F(12.0)<0>,B(113.0)<1>] <-65536,-1> [S17] P1 OP(or:|)(rv32.cpp:L860)[RV32I::formatRead]
wire[16:0] MA_2163   =  (CP_formatRead_B06_F1) ? I_formatRead_B08_0 : 17'h0; // GRP.12 <FB>(L1.0+A17.0+fo1+ld[17:1]) [F(13.0)<0>,B(113.0)<1>] <-65536,0> [S17] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[16:0] DM_1833              =  (CE_0463) ? MA_2163 : 17'h0             ; // GRP.12 <FB>(L1.0+A17.0+fo1+ld[17:1]) [F(14.0)<0>,B(112.0)<1>] <-65536,0> [S17] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[16:0] DM_1835              =  {{8{DM_1831[8]}},DM_1831} | DM_1833     ; // GRP.12 <FB>(L1.0+A9.0+fo1+ld[1:1]) [F(15.0)<0>,B(111.0)<1>] <-65536,0> [S17] P1 OP(or:|)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[ 7:0] I_formatRead_B04_1   =  L_formatReadData_alc2_v2[7:0]/*&8'hff*/ ; // GRP.12 <FB>(NL) [F(12.0)<0>,B(112.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L851)[RV32I::formatRead]
wire[ 7:0] DM_1830    =  (CP_formatRead_B03_F2) ? I_formatRead_B04_1 : 8'h0; // GRP.12 <FB>(L1.0+A8.0+fo1+ld[8:1]) [F(13.0)<0>,B(112.0)<1>] <0,255> [U8] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[15:0] I_formatRead_B07_1 =  L_formatReadData_alc2_v2[15:0]/*&16'hffff*/; // GRP.12 <FB>(NL) [F(12.0)<0>,B(112.0)<1>] <0,65535> [U16] P1 OP(and:&)(rv32.cpp:L858)[RV32I::formatRead]
wire[15:0] DM_1832   =  (CP_formatRead_B06_F1) ? I_formatRead_B07_1 : 16'h0; // GRP.12 <FB>(L1.0+A16.0+fo1+ld[16:1]) [F(13.0)<0>,B(112.0)<1>] <0,65535> [U16] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[15:0] DM_1837              =  {8'b0,DM_1830} | DM_1832                ; // GRP.12 <FB>(L1.0+A8.0+fo1+ld[1:1]) [F(14.0)<0>,B(111.0)<1>] <0,65535> [U16] P1 OP(or:|)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[16:0] DM_1839              =  (CM_1834) ? DM_1835 : {1'b0,DM_1837}    ; // GRP.12 <FB>(L2.0+A34.0+fo1+ld[17:1:1]) [F(17.0)<0>,B(110.0)<1>] <-65536,65535> [S17] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[31:0] L_formatReadData_alc2 =  (DM_1840) ? {{15{DM_1839[16]}},DM_1839} : L_formatReadData_alc2_v2; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(19.0)<0>,B(108.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L851,L853,L858,L860)[RV32I_ARCH1::formatReadData]
wire[31:0] DM_1845 =  (I_RV32I_ARCH1_step_B34_2) ? L_formatReadData_alc2 : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(20.0)<0>,B(106.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L1135)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B46_1 =  DM_1921 | DM_1845                   ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(29.0)<0>,B(105.0)<1>] <-2147483648,2147483647> [S32] P1 OP(or:|)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire       I_compute_B2_0       =  G__this_md_stt/*prv*/ == 4'h0           ; // GRP.12 <B>(L2.0+A3.0+fo67+ld[1]+S) [F(2.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1079)[RV32I_ARCH1::MD::compute]
wire       CE_0544              =  ! I_compute_B2_0                        ; // GRP.12 <B>(fo100+ld[1]) [F(2.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1079)[RV32I_ARCH1::MD::compute]
wire       CM_1518              =  I_compute_B2_0 | CE_0544                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(108.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
wire       CP_ctrl_decode_B07_F2 =  G__this_T_t_2 & G__this_dc_isMD        ; // GRP.12 <B>(L1.0+A1.0+fo8+ld[1:1]) [F(5.0)<0>,B(113.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L998)[RV32I_ARCH1::ctrl_decode]
wire[ 7:0] MA_2181              =  (CP_ctrl_decode_B07_F2) ? 8'hff : 8'h0  ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:0:1]) [F(6.0)<0>,B(112.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L445)(rv32.cpp:L998)[RV32I_ARCH1::step]
wire[ 7:0] G__this_md_type      =  G__this_dc_opID[7:0] & MA_2181          ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[1:1]) [F(21.0)<0>,B(111.0)<1>] <0,255> [U8] P1 OP(and:&)(./rv32.h:L445)(rv32.cpp:L998)[RV32I_ARCH1::step]
wire       CP_compute_B1_F1     =  G__this_md_type == 8'h80                ; // GRP.12 <B>(L3.0+A7.0+fo1+ld[1]+S) [F(24.0)<0>,B(110.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1078)[RV32I_ARCH1::MD::compute]
wire       N_1520               =  CM_1518 & CP_compute_B1_F1              ; // GRP.12 <B>(L1.0+A1.0+fo132+ld[1:1]) [F(25.0)<0>,B(107.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
wire       I_compute_B4_1       =  G__this_md_b/*prv*/[0]/*&1'h1*/         ; // GRP.12 <B>(NL) [F(0.0)<0>,B(109.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1085)[RV32I_ARCH1::MD::compute]
wire[31:0] I_compute_B5_1      =  G__this_md_a/*prv*/ + G__this_md_c/*prv*/; // GRP.12 <B>(L4.0+C64.0+A288.0+fo1+ld[1:1]) [F(68.0,4.0)<0>,B(113.0,177.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L1085)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1923 =  (I_compute_B4_1) ? I_compute_B5_1 : G__this_md_c/*prv*/; // GRP.12 <B>(L2.0+A64.0+fo1+ld[32:1:1]) [F(70.0,6.0)<0>,B(109.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1085)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1526              =  (CE_0544) ? DM_1923 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo2+ld[32:1]) [F(71.0,7.0)<0>,B(107.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1081,L1093)[RV32I_ARCH1::MD::compute]
wire[31:0] L_compute_RET        =  (N_1520) ? DM_1526 : 32'h0              ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(72.0,26.0)<0>,B(106.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1104)[RV32I_ARCH1::MD::compute]
wire[31:0] MA_2197 =  (CP_ctrl_decode_B16_F2) ? G__this_csr_mepc/*prv*/ : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(9.0)<0>,B(107.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1138)[RV32I_ARCH1::step]
wire[31:0] DM_1922              =  (CE_0105) ? MA_2197 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(25.0)<0>,B(106.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1138)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B46_0 =  L_compute_RET | DM_1922             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(73.0,27.0)<0>,B(105.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[32:0] O_2266 =  {I_RV32I_ARCH1_step_B46_1[31],I_RV32I_ARCH1_step_B46_1} | {1'b0,I_RV32I_ARCH1_step_B46_0}; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(74.0,30.0)<0>,B(104.0)<1>] <-2147483648,4294967295> [S33] P1 OP(or:|)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B46_3 =  L_ALUcompute_RET | O_2266[31:0]     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(114.0,53.0)<0>,B(103.0)<1>] <-2147483648,2147483647> [S32] P1 OP(or:|)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[31:0] DM_1932 =  (CP_RV32I_ARCH1_step_B45_F1) ? I_RV32I_ARCH1_step_B46_3 : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(115.0,54.0)<0>,B(102.0)<1>] <-2147483648,2147483647> [S32] P1 OP(sel:?)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[31:0] G__this_bus3         =  DM_1931 | DM_1932                       ; // GRP.12 <FB>(L1.0+A32.0+fo5+ld[1:1]) [F(116.0,55.0)<0>,B(101.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L1141)[RV32I_ARCH1::step]
wire[31:0] I_updateMemIO_B02_1 =  (I_ctrl_decode_B29_0) ? G__this_bus3 : G__this_bus1; // GRP.12 <FB>(L2.0+A64.0+fo45+ld[32:1:1]) [F(118.0,57.0)<0>,B(100.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1042)[RV32I_ARCH1::updateMemIO]
wire[31:0] G__this_mem_addr     =  I_updateMemIO_B02_1                     ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(98.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L1042)[RV32I_ARCH1::step]
wire[13:0] N_2062               =  G__this_mem_addr[31:18]/*>>18*/         ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(98.0)<1>] <0,16383> [U14] P1 OP(shr:>>)(rv32.cpp:L1047)[RV32I_ARCH1::updateMemIO]
wire       I_updateMemIO_B05_1  =  N_2062 != 14'h0                         ; // GRP.12 <FB>(L4.0+A13.0+fo1+ld[1]+S) [F(122.0)<0>,B(98.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1047)[RV32I_ARCH1::updateMemIO]
wire       I_updateMemIO_B06_06 =  I_updateMemIO_B06_03 & I_updateMemIO_B05_1; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(123.0)<0>,B(94.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire       I_updateMemIO_B06_07 =  ! I_updateMemIO_B06_06                  ; // GRP.12 <FB>(fo2+ld[1]) [F(123.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire       G__this_I_ST         =  CP_decode_B32_F040 & CP_set_17_B01_F7FE ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(94.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L191)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[ 1:0] I_updateMemIO_B06_08 =  {G__this_I_ST,1'b0}/*<<1*/              ; // GRP.12 <B>(NL) [F(8.0)<0>,B(93.0)<1>] <0,2> [U2] ZLB(1) P1 OP(shl:<<)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire       G__this_I_LD         =  E_decode_B32_2 & CP_set_17_B01_F7FE     ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(94.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L191)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[ 1:0] I_updateMemIO_B06_09 =  I_updateMemIO_B06_08 | {1'b0,G__this_I_LD}; // GRP.12 <B>(fo1+ld[1:1]) [F(8.0)<0>,B(93.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire[ 1:0] I_updateMemIO_B06_10 =  (I_updateMemIO_B06_07) ? 2'h0 : I_updateMemIO_B06_09; // GRP.12 <FB>(L1.0+A2.0+fo5+ld[2:0:1]) [F(124.0)<0>,B(93.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32.cpp:L1049)[RV32I_ARCH1::updateMemIO]
wire       I_fsm_2_B1_0         =  I_updateMemIO_B06_10 != 2'h0            ; // GRP.12 <FB>(L1.0+A1.0+fo3+ld[1]+S) [F(125.0)<0>,B(92.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32_io.cpp:L105)[IO::fsm]
wire[31:0] I_fsm_2_B1_1         =  G__this_mem_addr & 32'hffffffe0         ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(96.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32_io.cpp:L105)[IO::fsm]
wire       I_fsm_2_B1_2         =  I_fsm_2_B1_1 == 32'h10001000            ; // GRP.12 <FB>(L5.0+A31.0+fo3+ld[1]+S) [F(123.0)<0>,B(96.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L105)[IO::fsm]
wire       I_fsm_2_B1_3         =  I_fsm_2_B1_0 & I_fsm_2_B1_2             ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(126.0)<0>,B(91.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L105)[IO::fsm]
wire[ 1:0] I_fsm_2_B1_5     =  (I_fsm_2_B1_3) ? 2'h0 : I_updateMemIO_B06_10; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:0:1]) [F(127.0)<0>,B(90.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L107)[IO::fsm]
wire[ 1:0] I_fsm_3_B1_1 =  G__this_io_axim_pending_op/*prv*/ | I_fsm_2_B1_5; // GRP.12 <FB>(L1.0+A2.0+fo3+ld[1:1]) [F(128.0)<0>,B(89.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32_io.cpp:L118)[RV_AXI4_Master::fsm]
wire[ 1:0] N_0023               =  I_fsm_3_B1_1 & 2'h3                     ; // GRP.12 <FB>(NL) [F(128.0)<0>,B(88.0)<1>] <0,3> [U2] P1 OP(and:&)(rv32_io.cpp:L132)[AXI4L::MasterFSM::fsm]
wire       CE_0631              =  N_0023 == 2'h1                          ; // GRP.12 <FB>(L1.0+A1.0+fo37+ld[1]+S) [F(129.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L132)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B02_F2      =  CP_fsm_4_B01_F2 & CE_0631               ; // GRP.12 <FB>(L1.0+A1.0+fo5+ld[1:1]) [F(130.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L132)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B01_F4      =  N_0022 == 2'h1                          ; // GRP.12 <B>(L1.0+A1.0+fo42+ld[1]+S) [F(1.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L130)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B09_F2      =  CP_fsm_4_B01_F4 & G_axi_raddr_s_ready   ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L150)[AXI4L::MasterFSM::fsm]
wire       CM_1554              =  CP_fsm_4_B02_F2 | CP_fsm_4_B09_F2       ; // GRP.12 <FB>(L1.0+A1.0+fo40+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       MA_2325              =  (CP_fsm_4_B01_F2) ? 1'h0 : 1'h0         ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]) [F(2.0)<0>,B(4.0)<1>] <0,0> [U0] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       DM_1560              =  (CE_0631) ? MA_2325 : 1'h0              ; // GRP.12 <FB>(L1.0+A1.0+fo3+ld[1:1]) [F(130.0)<0>,B(3.0)<1>] <0,0> [U0] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B13_F2      =  CP_fsm_4_B01_F4 & G_axi_rdat_s_valid    ; // GRP.12 <FB>(L1.0+A1.0+fo5+ld[1:1]) [F(2.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L155)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B14_1      =  G__this_io_axim_burst_count/*prv*/ == 4'h0; // GRP.12 <B>(L2.0+A3.0+fo9+ld[1]+S) [F(2.0)<0>,B(97.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L156)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B14_F1      =  CP_fsm_4_B13_F2 & I_fsm_4_B14_1         ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L156)[AXI4L::MasterFSM::fsm]
wire       CM_1579              =  CP_fsm_4_B02_F2 | CP_fsm_4_B14_F1       ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L149)[AXI4L::MasterFSM::fsm]
wire       CE_0633              =  N_0023 == 2'h2                          ; // GRP.12 <FB>(L1.0+A1.0+fo44+ld[1]+S) [F(129.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L132)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B02_F4      =  CP_fsm_4_B01_F2 & CE_0633               ; // GRP.12 <FB>(L1.0+A1.0+fo9+ld[1:1]) [F(130.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L132)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B01_F8      =  N_0022 == 2'h2                          ; // GRP.12 <B>(L1.0+A1.0+fo16+ld[1]+S) [F(1.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L130)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B24_F2      =  CP_fsm_4_B01_F8 & G_axi_waddr_s_ready   ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L175)[AXI4L::MasterFSM::fsm]
wire       CM_1567              =  CP_fsm_4_B02_F4 | CP_fsm_4_B24_F2       ; // GRP.12 <FB>(L1.0+A1.0+fo40+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       DM_1573              =  (CE_0633) ? MA_2325 : 1'h0              ; // GRP.12 <FB>(L1.0+A1.0+fo3+ld[1:1]) [F(130.0)<0>,B(2.0)<1>] <0,0> [U0] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B28_F2      =  CP_fsm_4_B01_F8 & G_axi_wdat_s_ready    ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(2.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L180)[AXI4L::MasterFSM::fsm]
wire       CE_0642              =  ! I_fsm_4_B14_1                         ; // GRP.12 <B>(fo7+ld[1]) [F(2.0)<0>,B(95.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L156)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B29_F2      =  CP_fsm_4_B28_F2 & CE_0642               ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(3.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L181)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B29_F1      =  CP_fsm_4_B28_F2 & I_fsm_4_B14_1         ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(3.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L181)[AXI4L::MasterFSM::fsm]
wire       O_2340               =  CP_fsm_4_B29_F2 | CP_fsm_4_B29_F1       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
wire       CM_1583              =  CP_fsm_4_B02_F4 | O_2340                ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B32_0      =  G__this_io_axim_burst_count/*prv*/ == 4'h1; // GRP.12 <B>(L2.0+A3.0+fo1+ld[1]+S) [F(2.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
wire       DM_1589              =  (CP_fsm_4_B29_F2) ? I_fsm_4_B32_0 : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L163)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
wire       MA_2330              =  (CP_fsm_4_B01_F2) ? 1'h1 : 1'h0         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:0:1]) [F(2.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L163)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
wire       DM_1588              =  (CE_0633) ? MA_2330 : 1'h0              ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(130.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L163)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
wire       DM_1592              =  DM_1589 | DM_1588                       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L163)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
wire       CM_1582              =  CP_fsm_4_B02_F4 | CP_fsm_4_B29_F1       ; // GRP.12 <FB>(L1.0+A1.0+fo5+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B35_F2      =  CP_fsm_4_B01_F8 & G_axi_wres_s_valid    ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(2.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L192)[AXI4L::MasterFSM::fsm]
wire       CM_1593              =  CP_fsm_4_B02_F4 | CP_fsm_4_B35_F2       ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L177)[AXI4L::MasterFSM::fsm]
wire       CP_updateMemIO_B06_F1 =  I_updateMemIO_B06_10 == 2'h1           ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1]+S) [F(125.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1050)[RV32I_ARCH1::updateMemIO]
wire[ 4:0] I_ctrl_decode_B13_2  =  I_set_18_0_B1_52[4:0]/*&5'h1f*/         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(9.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L1003)[RV32I_ARCH1::ctrl_decode]
wire[ 4:0] I_ld_size_1_B1_1     =  I_ctrl_decode_B13_2 & 5'h18             ; // GRP.12 <B>(NL) [F(20.0)<0>,B(9.0)<1>] <0,24> [U5] P1 OP(and:&)(./rv32.h:L203)[RV32I::ld_size]
wire       I_ld_size_1_B1_2     =  I_ld_size_1_B1_1 == 5'h0                ; // GRP.12 <B>(L3.0+A4.0+fo2+ld[1]+S) [F(23.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L203)[RV32I::ld_size]
wire[ 2:0] I_ld_size_1_B1_3     =  I_ctrl_decode_B13_2[2:0] & 3'h6         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(9.0)<1>] <0,6> [U3] P1 OP(and:&)(./rv32.h:L203)[RV32I::ld_size]
wire       I_ld_size_1_B1_4     =  I_ld_size_1_B1_3 == 3'h0                ; // GRP.12 <B>(L2.0+A2.0+fo2+ld[1]+S) [F(22.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] I_ld_size_1_B1_5     =  (I_ld_size_1_B1_4) ? 2'h2 : 2'h1        ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(23.0)<0>,B(7.0)<1>] <1,2> [U2] P1 OP(sel:?)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] I_ld_size_1_B1_6 =  (I_ld_size_1_B1_2) ? I_ld_size_1_B1_5 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:1]) [F(24.0)<0>,B(6.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] L_ld_size_1_RET      =  I_ld_size_1_B1_6                        ; // GRP.12 <B>(NL) [F(24.0)<0>,B(5.0)<1>] <0,2> [U2] P1 OP(assign:=)(./rv32.h:L203)[RV32I::ld_size]
wire[ 1:0] DM_1941      =  (CP_updateMemIO_B06_F1) ? L_ld_size_1_RET : 2'h0; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(126.0)<0>,B(5.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L1050)[RV32I_ARCH1::updateMemIO]
wire       CP_updateMemIO_B06_F2 =  ! CP_updateMemIO_B06_F1                ; // GRP.12 <FB>(fo2+ld[1]) [F(125.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1050)[RV32I_ARCH1::updateMemIO]
wire[ 2:0] I_ctrl_decode_B15_2  =  I_set_18_0_B1_52[2:0]/*&3'h7*/          ; // GRP.12 <B>(NL) [F(20.0)<0>,B(8.0)<1>] <0,7> [U3] P1 OP(and:&)(rv32.cpp:L1004)[RV32I_ARCH1::ctrl_decode]
wire[ 2:0] I_st_size_1_B1_1     =  I_ctrl_decode_B15_2 & 3'h4              ; // GRP.12 <B>(NL) [F(20.0)<0>,B(8.0)<1>] <0,4> [U3] P1 OP(and:&)(./rv32.h:L204)[RV32I::st_size]
wire       I_st_size_1_B1_2     =  I_st_size_1_B1_1 == 3'h0                ; // GRP.12 <B>(L2.0+A2.0+fo2+ld[1]+S) [F(22.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_1_B1_3     =  I_ctrl_decode_B15_2[1:0] & 2'h2         ; // GRP.12 <B>(NL) [F(20.0)<0>,B(8.0)<1>] <0,2> [U2] P1 OP(and:&)(./rv32.h:L204)[RV32I::st_size]
wire       I_st_size_1_B1_4     =  I_st_size_1_B1_3 == 2'h0                ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(21.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_1_B1_5     =  (I_st_size_1_B1_4) ? 2'h2 : 2'h1        ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(22.0)<0>,B(7.0)<1>] <1,2> [U2] P1 OP(sel:?)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_1_B1_6 =  (I_st_size_1_B1_2) ? I_st_size_1_B1_5 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:1]) [F(23.0)<0>,B(6.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] L_st_size_1_RET      =  I_st_size_1_B1_6                        ; // GRP.12 <B>(NL) [F(23.0)<0>,B(5.0)<1>] <0,2> [U2] P1 OP(assign:=)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] DM_1942      =  (CP_updateMemIO_B06_F2) ? L_st_size_1_RET : 2'h0; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(126.0)<0>,B(5.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L1050)[RV32I_ARCH1::updateMemIO]
wire[ 1:0] DM_1943              =  DM_1941 | DM_1942                       ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[1:1]) [F(127.0)<0>,B(4.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1050)[RV32I_ARCH1::updateMemIO]
wire[ 1:0] MA_2324              =  (CP_fsm_4_B01_F2) ? DM_1943 : 2'h0      ; // GRP.12 <FB>(L1.0+A2.0+fo2+ld[2:1]) [F(128.0)<0>,B(3.0)<1>] <0,3> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1555              =  (CE_0631) ? MA_2324 : 2'h0              ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(130.0)<0>,B(2.0)<1>] <0,3> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] MA_2067              =  (G_axi_raddr_s_ready) ? 2'h2 : 2'h0     ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:0:1]) [F(1.0)<0>,B(3.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1556              =  (CP_fsm_4_B01_F4) ? MA_2067 : 2'h0      ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(2.0)<0>,B(2.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1558              =  DM_1555 | DM_1556                       ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1568              =  (CE_0633) ? MA_2324 : 2'h0              ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(130.0)<0>,B(2.0)<1>] <0,3> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] MA_2071              =  (G_axi_waddr_s_ready) ? 2'h2 : 2'h0     ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:0:1]) [F(1.0)<0>,B(3.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1569              =  (CP_fsm_4_B01_F8) ? MA_2071 : 2'h0      ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(2.0)<0>,B(2.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1571              =  DM_1568 | DM_1569                       ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] MA_2068              =  (G_axi_raddr_s_ready) ? 3'h7 : 3'h0     ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:0:1]) [F(1.0)<0>,B(3.0)<1>] <0,7> [U3] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_1563              =  (CP_fsm_4_B01_F4) ? MA_2068 : 3'h0      ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:1]) [F(2.0)<0>,B(2.0)<1>] <0,7> [U3] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_1565              =  {2'b0,DM_1560} | DM_1563                ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,7> [U3] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] MA_2072              =  (G_axi_waddr_s_ready) ? 3'h7 : 3'h0     ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:0:1]) [F(1.0)<0>,B(3.0)<1>] <0,7> [U3] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_1576              =  (CP_fsm_4_B01_F8) ? MA_2072 : 3'h0      ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:1]) [F(2.0)<0>,B(2.0)<1>] <0,7> [U3] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_1578              =  {2'b0,DM_1573} | DM_1576                ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,7> [U3] P1 OP(or:|)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[ 3:0] MA_2329              =  (CP_fsm_4_B01_F2) ? 4'hf : 4'h0         ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:0:1]) [F(2.0)<0>,B(2.0)<1>] <0,15> [U4] P1 OP(sel:?)(./rv32_io.h:L163)[AXI4L::MasterFSM::fsm]
wire[ 3:0] DM_1585              =  (CE_0633) ? MA_2329 : 4'h0              ; // GRP.12 <FB>(L1.0+A4.0+fo1+ld[4:1]) [F(130.0)<0>,B(1.0)<1>] <0,15> [U4] P1 OP(sel:?)(./rv32_io.h:L163)[AXI4L::MasterFSM::fsm]
wire[31:0] MA_2323          =  (CP_fsm_4_B01_F2) ? G__this_mem_addr : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(119.0,58.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[31:0] DM_1553              =  (CE_0631) ? MA_2323 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(130.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire[31:0] DM_1566              =  (CE_0633) ? MA_2323 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(130.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
wire       MAO_2339             =  CP_fsm_4_B29_F2 | CP_fsm_4_B02_F4       ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(131.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
wire       A_2119               =  G__this_T_t_2 & CP_decode_B32_F040      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(25.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1004)[RV32I_ARCH1::ctrl_decode]
wire       CP_ctrl_decode_B14_F2 =  CP_set_17_B01_F7FE & A_2119            ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(8.0)<0>,B(24.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1004)[RV32I_ARCH1::ctrl_decode]
wire[ 2:0] MA_2189              =  (CP_ctrl_decode_B14_F2) ? 3'h7 : 3'h0   ; // GRP.12 <B>(L1.0+A3.0+fo1+ld[3:0:1]) [F(9.0)<0>,B(23.0)<1>] <0,7> [U3] P1 OP(sel:?)(./rv32.h:L443)(rv32.cpp:L1004)[RV32I_ARCH1::step]
wire[ 2:0] G__this_st_type      =  I_set_18_0_B1_52[2:0] & MA_2189         ; // GRP.12 <B>(L1.0+A3.0+fo3+ld[1:1]) [F(21.0)<0>,B(22.0)<1>] <0,7> [U3] P1 OP(and:&)(./rv32.h:L443)(rv32.cpp:L1004)[RV32I_ARCH1::step]
wire       I_updateMemIO_B02_5  =  G__this_st_type == 3'h0                 ; // GRP.12 <B>(L2.0+A2.0+fo2+ld[1]+S) [F(23.0)<0>,B(21.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1043)[RV32I_ARCH1::updateMemIO]
wire       CP_updateMemIO_B02_F2 =  ! I_updateMemIO_B02_5                  ; // GRP.12 <B>(fo69+ld[1]) [F(23.0)<0>,B(19.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1043)[RV32I_ARCH1::updateMemIO]
wire       CP_RV32I_ARCH1_step_B20_F1 =  ! G__this_I_ST                    ; // GRP.12 <B>(fo32+ld[1]) [F(8.0)<0>,B(21.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1123)[RV32I_ARCH1::step]
wire[31:0] G__this_bus0 =  (CP_RV32I_ARCH1_step_B20_F1) ? G__this_pc/*prv*/ : DM_1799; // GRP.12 <B>(L2.0+A64.0+fo2+ld[32:1:1]) [F(22.0)<0>,B(21.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1123)[RV32I_ARCH1::step]
wire[31:0] G__this_mem_din_v1 =  (CP_updateMemIO_B02_F2) ? G__this_bus0 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo6+ld[32:1]) [F(24.0)<0>,B(19.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L364,L366)
wire[ 1:0] I_formatWrite_1_B1_0 =  G__this_mem_addr[1:0]/*&2'h3*/          ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(18.0)<1>] <0,3> [U2] P1 OP(and:&)(rv32.cpp:L872)[RV32I::formatWrite]
wire[ 4:0] I_formatWrite_1_B1_1 =  {I_formatWrite_1_B1_0[1:0],3'b0}/*<<3*/ ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(18.0)<1>] <0,24> [U5] ZLB(3) P1 OP(shl:<<)(rv32.cpp:L873)[RV32I::formatWrite]
wire[31:0] I_formatWrite_1_B1_3 =  G__this_mem_din_v1 << {27'b0,I_formatWrite_1_B1_1}; // GRP.12 <FB>(L10.0+A320.0+fo1+ld[5:32]+S) [F(128.0)<0>,B(18.0)<1>] <0,4294967295> [U32] P1 OP(shl:<<)(rv32.cpp:L873)[RV32I::formatWrite]
wire[31:0] G__this_mem_din =  (CP_updateMemIO_B02_F2) ? I_formatWrite_1_B1_3 : G__this_mem_din_v1; // GRP.12 <FB>(L2.0+A64.0+fo9+ld[32:1:1]) [F(130.0)<0>,B(8.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L873)[RV32I_ARCH1::step]
wire[31:0] DM_1584              =  (MAO_2339) ? G__this_mem_din : 32'h0    ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(132.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
wire       A_2115               =  G__this_T_t_2 & E_decode_B32_2          ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1003)[RV32I_ARCH1::ctrl_decode]
wire       CP_ctrl_decode_B12_F2 =  CP_set_17_B01_F7FE & A_2115            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1003)[RV32I_ARCH1::ctrl_decode]
wire       CM_1454              =  G__this_T_t_0 | CP_ctrl_decode_B12_F2   ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(9.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L443)(rv32.cpp:L1003,L1017)[RV32I_ARCH1::step]
wire[ 4:0] DM_1455          =  (G__this_T_t_0) ? 5'h1 : I_ctrl_decode_B13_2; // GRP.12 <B>(L1.0+A5.0+fo1+ld[5:0:1]) [F(21.0)<0>,B(7.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L443)(rv32.cpp:L1003,L1017)[RV32I_ARCH1::step]
wire[ 4:0] G__this_ld_type      =  (CM_1454) ? DM_1455 : 5'h0              ; // GRP.12 <B>(L1.0+A5.0+fo2+ld[5:1]) [F(22.0)<0>,B(6.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L443)(rv32.cpp:L1003,L1017)[RV32I_ARCH1::step]
wire       I_updateMemIO_B16_1  =  G__this_ld_type == 5'h0                 ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(25.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1058)[RV32I_ARCH1::updateMemIO]
wire       CE_0557              =  ! I_updateMemIO_B16_1                   ; // GRP.12 <B>(fo1+ld[1]) [F(25.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1058)[RV32I_ARCH1::updateMemIO]
wire       A_2275               =  CE_0557 & I_updateMemIO_B02_5           ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1058)[RV32I_ARCH1::updateMemIO]
wire       CP_updateMemIO_B14_F1 =  I_updateMemIO_B06_10 == 2'h0           ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1]+S) [F(125.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1055)[RV32I_ARCH1::updateMemIO]
wire       CP_updateMemIO_B16_F2 =  A_2275 & CP_updateMemIO_B14_F1         ; // GRP.12 <FB>(L1.0+A1.0+fo8+ld[1:1]) [F(126.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1058)[RV32I_ARCH1::updateMemIO]
assign     G__this_mem_m_re     =  CP_updateMemIO_B16_F2                   ; // MEM.GRP.4 <FB>(NL) [F(126.0)<0>,B(0.0)<1>] <0,1> [U1] P1(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
wire       CP_updateMemIO_B15_F2 =  CP_updateMemIO_B14_F1 & CP_updateMemIO_B02_F2; //  <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(126.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1056)[RV32I_ARCH1::updateMemIO]
wire[ 2:0] I_st_size_0_B1_1     =  G__this_st_type & 3'h4                  ; //  <B>(NL) [F(21.0)<0>,B(12.0)<1>] <0,4> [U3] P1 OP(and:&)(./rv32.h:L204)[RV32I::st_size]
wire       I_st_size_0_B1_2     =  I_st_size_0_B1_1 == 3'h0                ; //  <B>(L2.0+A2.0+fo2+ld[1]+S) [F(23.0)<0>,B(12.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_0_B1_3     =  G__this_st_type[1:0] & 2'h2             ; //  <B>(NL) [F(21.0)<0>,B(12.0)<1>] <0,2> [U2] P1 OP(and:&)(./rv32.h:L204)[RV32I::st_size]
wire       I_st_size_0_B1_4     =  I_st_size_0_B1_3 == 2'h0                ; //  <B>(L1.0+A1.0+fo2+ld[1]+S) [F(22.0)<0>,B(12.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_0_B1_5     =  (I_st_size_0_B1_4) ? 2'h2 : 2'h1        ; //  <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(23.0)<0>,B(11.0)<1>] <1,2> [U2] P1 OP(sel:?)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] I_st_size_0_B1_6 =  (I_st_size_0_B1_2) ? I_st_size_0_B1_5 : 2'h0; //  <B>(L1.0+A2.0+fo3+ld[2:1]) [F(24.0)<0>,B(10.0)<1>] <0,2> [U2] P1 OP(sel:?)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] L_st_size_0_RET      =  I_st_size_0_B1_6                        ; //  <B>(NL) [F(24.0)<0>,B(9.0)<1>] <0,2> [U2] P1 OP(assign:=)(./rv32.h:L204)[RV32I::st_size]
wire[ 1:0] N_0020               =  L_st_size_0_RET & 2'h3                  ; //  <B>(NL) [F(24.0)<0>,B(9.0)<1>] <0,2> [U2] P1 OP(and:&)(rv32.cpp:L876)[RV32I::formatWrite]
wire       CE_0570              =  N_0020 == 2'h2                          ; //  <B>(L1.0+A1.0+fo6+ld[1]+S) [F(25.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L876)[RV32I::formatWrite]
wire       CP_formatWrite_1_B2_F8 =  CP_updateMemIO_B02_F2 & CE_0570       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L876)[RV32I::formatWrite]
wire       I_formatWrite_1_B6_0 =  I_formatWrite_1_B1_0 == 2'h0            ; //  <FB>(L1.0+A1.0+fo6+ld[1]+S) [F(119.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L885)[RV32I::formatWrite]
wire       CP_formatWrite_1_B6_F1 =  CP_formatWrite_1_B2_F8 & I_formatWrite_1_B6_0; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(120.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L885)[RV32I::formatWrite]
wire       CE_0566              =  N_0020 == 2'h0                          ; //  <B>(L1.0+A1.0+fo10+ld[1]+S) [F(25.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L876)[RV32I::formatWrite]
wire       CP_formatWrite_1_B2_F2 =  CP_updateMemIO_B02_F2 & CE_0566       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L876)[RV32I::formatWrite]
wire       CE_0568              =  N_0020 == 2'h1                          ; //  <B>(L1.0+A1.0+fo2+ld[1]+S) [F(25.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L876)[RV32I::formatWrite]
wire       CP_formatWrite_1_B2_F4 =  CP_updateMemIO_B02_F2 & CE_0568       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L876)[RV32I::formatWrite]
wire       I_formatWrite_1_B4_0 =  G__this_mem_addr[0]/*&1'h1*/            ; //  <FB>(NL) [F(118.0,57.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L881)[RV32I::formatWrite]
wire       I_formatWrite_1_B4_1 =  ! I_formatWrite_1_B4_0                  ; //  <FB>(fo2+ld[1]) [F(118.0,57.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L881)[RV32I::formatWrite]
wire       CP_formatWrite_1_B4_F1 =  CP_formatWrite_1_B2_F4 & I_formatWrite_1_B4_1; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(119.0,58.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L881)[RV32I::formatWrite]
wire       CM_1288       =  CP_formatWrite_1_B2_F2 | CP_formatWrite_1_B4_F1; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(120.0,59.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire       CM_1290              =  CP_formatWrite_1_B6_F1 | CM_1288        ; //  <FB>(L1.0+A1.0+fo5+ld[1:1]) [F(121.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 4:0] I_formatWrite_1_B5_0 =  5'h3 << {3'b0,I_formatWrite_1_B1_0}     ; //  <FB>(L4.0+A8.0+fo1+ld[2:2]+S) [F(122.0)<0>,B(10.0)<1>] <3,24> [U5] P1 OP(shl:<<)(rv32.cpp:L882)[RV32I::formatWrite]
wire       QC_1131              =  CE_0568 & I_formatWrite_1_B4_1          ; //  <FB>(L1.0+A1.0+fo9+ld[1:1]) [F(119.0,58.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L876,L881,L885)[RV32I::formatWrite]
wire[ 7:0] MA_2269              =  (QC_1131) ? 8'hff : 8'h0                ; //  <FB>(L1.0+A8.0+fo1+ld[8:0:1]) [F(120.0,59.0)<0>,B(7.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 4:0] DM_1286              =  I_formatWrite_1_B5_0 & MA_2269[4:0]     ; //  <FB>(L1.0+A5.0+fo1+ld[1:1]) [F(123.0)<0>,B(6.0)<1>] <0,24> [U5] P1 OP(and:&)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 3:0] MA_2268              =  (CE_0570) ? 4'hf : 4'h0                 ; //  <B>(L1.0+A4.0+fo1+ld[4:0:1]) [F(26.0)<0>,B(8.0)<1>] <0,15> [U4] P1 OP(sel:?)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 3:0] DM_1287              =  (I_formatWrite_1_B6_0) ? MA_2268 : 4'h0 ; //  <FB>(L1.0+A4.0+fo1+ld[4:1]) [F(120.0)<0>,B(7.0)<1>] <0,15> [U4] P1 OP(sel:?)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 3:0] I_formatWrite_1_B3_0 =  4'h1 << {2'b0,I_formatWrite_1_B1_0}     ; //  <FB>(L4.0+A4.0+fo1+ld[2:1]+S) [F(122.0)<0>,B(11.0)<1>] <1,8> [U4] P1 OP(shl:<<)(rv32.cpp:L878)[RV32I::formatWrite]
wire[ 7:0] MA_2267              =  (CE_0566) ? 8'hff : 8'h0                ; //  <B>(L1.0+A8.0+fo1+ld[8:0:1]) [F(26.0)<0>,B(8.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 3:0] DM_1285              =  I_formatWrite_1_B3_0 & MA_2267[3:0]     ; //  <FB>(L1.0+A4.0+fo1+ld[1:1]) [F(123.0)<0>,B(7.0)<1>] <0,8> [U4] P1 OP(and:&)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 3:0] O_2271               =  DM_1287 | DM_1285                       ; //  <FB>(L1.0+A4.0+fo1+ld[1:1]) [F(124.0)<0>,B(6.0)<1>] <0,15> [U4] P1 OP(or:|)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 4:0] DM_1291              =  DM_1286 | {1'b0,O_2271}                 ; //  <FB>(L1.0+A4.0+fo1+ld[1:1]) [F(125.0)<0>,B(5.0)<1>] <0,31> [U5] P1 OP(or:|)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire[ 4:0] G__this_mem_WE       =  (CM_1290) ? DM_1291 : 5'h0              ; //  <FB>(L1.0+A5.0+fo4+ld[5:1]) [F(126.0)<0>,B(4.0)<1>] <0,31> [U5] P1 OP(sel:?)(./rv32.h:L364)(rv32.cpp:L878,L882,L886)[RV32I_ARCH1::step]
wire       I_storeMemByteEnable_B01_7 =  G__this_mem_WE[0]/*&1'h1*/        ; //  <FB>(NL) [F(126.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L896)[RV32I::storeMemByteEnable]
wire       CP_storeMemByteEnable_B01_F2 =  CP_updateMemIO_B15_F2 & I_storeMemByteEnable_B01_7; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(127.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L896)[RV32I::storeMemByteEnable]
wire[ 1:0] I_storeMemByteEnable_B03_0 =  G__this_mem_WE[1:0] & 2'h2        ; //  <FB>(NL) [F(126.0)<0>,B(2.0)<1>] <0,2> [U2] P1 OP(and:&)(rv32.cpp:L897)[RV32I::storeMemByteEnable]
wire       I_storeMemByteEnable_B03_1 =  I_storeMemByteEnable_B03_0 == 2'h0; //  <FB>(L1.0+A1.0+fo1+ld[1]+S) [F(127.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L897)[RV32I::storeMemByteEnable]
wire       CE_0672              =  ! I_storeMemByteEnable_B03_1            ; //  <FB>(fo1+ld[1]) [F(127.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L897)[RV32I::storeMemByteEnable]
wire       CP_storeMemByteEnable_B03_F2 =  CP_updateMemIO_B15_F2 & CE_0672 ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L897)[RV32I::storeMemByteEnable]
wire[ 2:0] I_storeMemByteEnable_B05_0 =  G__this_mem_WE[2:0] & 3'h4        ; //  <FB>(NL) [F(126.0)<0>,B(3.0)<1>] <0,4> [U3] P1 OP(and:&)(rv32.cpp:L898)[RV32I::storeMemByteEnable]
wire       I_storeMemByteEnable_B05_1 =  I_storeMemByteEnable_B05_0 == 3'h0; //  <FB>(L2.0+A2.0+fo1+ld[1]+S) [F(128.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L898)[RV32I::storeMemByteEnable]
wire       CE_0675              =  ! I_storeMemByteEnable_B05_1            ; //  <FB>(fo1+ld[1]) [F(128.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L898)[RV32I::storeMemByteEnable]
wire       CP_storeMemByteEnable_B05_F2 =  CP_updateMemIO_B15_F2 & CE_0675 ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L898)[RV32I::storeMemByteEnable]
wire[ 3:0] I_storeMemByteEnable_B07_0 =  G__this_mem_WE[3:0] & 4'h8        ; //  <FB>(NL) [F(126.0)<0>,B(3.0)<1>] <0,8> [U4] P1 OP(and:&)(rv32.cpp:L899)[RV32I::storeMemByteEnable]
wire       I_storeMemByteEnable_B07_1 =  I_storeMemByteEnable_B07_0 == 4'h0; //  <FB>(L2.0+A3.0+fo1+ld[1]+S) [F(128.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L899)[RV32I::storeMemByteEnable]
wire       CE_0678              =  ! I_storeMemByteEnable_B07_1            ; //  <FB>(fo1+ld[1]) [F(128.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L899)[RV32I::storeMemByteEnable]
wire       CP_storeMemByteEnable_B07_F2 =  CP_updateMemIO_B15_F2 & CE_0678 ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L899)[RV32I::storeMemByteEnable]
wire[ 3:0] N_1293 =  {CP_storeMemByteEnable_B07_F2, CP_storeMemByteEnable_B05_F2, CP_storeMemByteEnable_B03_F2, CP_storeMemByteEnable_B01_F2}; //  <FB>(fo1) [F(129.0)<0>,B(0.0)<1>] <0,15> [U4] P1 OP(concat:{})(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
assign     G__this_mem_m_we     =  N_1293                                  ; // MEM.GRP.4 <FB>(NL) [F(129.0)<0>,B(0.0)<1>] <0,15> [U4] P1(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
wire[29:0] I_setRead_0_B1_1     =  G__this_mem_addr[31:2]/*>>2*/           ; //  <FB>(NL) [F(118.0,57.0)<0>,B(0.0)<1>] <0,1073741823> [U30] P1 OP(shr:>>)(./rv32.h:L373)[RV32I_ARCH1::MEMORY::setRead]
wire[29:0] I_setRead_0_B1_2     =  I_setRead_0_B1_1                        ; //  <FB>(NL) [F(118.0,57.0)<0>,B(0.0)<1>] <0,1073741823> [U30] P1 OP(assign:=)(./rv32.h:L373)[RV32I_ARCH1::MEMORY::setRead]
assign     G__this_mem_m_raddr  =  I_setRead_0_B1_2[15:0]                  ; // MEM.GRP.4 <FB>(NL) [F(118.0,57.0)<0>,B(0.0)<1>] <0,65535> [U16] P1(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
assign     G__this_mem_m_waddr  =  I_setRead_0_B1_2[15:0]                  ; // MEM.GRP.4 <FB>(NL) [F(118.0,57.0)<0>,B(0.0)<1>] <0,65535> [U16] P1(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
wire[ 7:0] I_storeMemByteEnable_B02_0 =  G__this_mem_din[7:0]/*&8'hff*/    ; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::storeMemByteEnable]
wire[23:0] I_storeMemByteEnable_B01_0 =  G__this_mem_din[31:8]/*>>8*/      ; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,16777215> [U24] P1 OP(shr:>>)[RV32I::storeMemByteEnable]
wire[ 7:0] I_storeMemByteEnable_B01_1 =  I_storeMemByteEnable_B01_0[7:0]/*&8'hff*/; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::storeMemByteEnable]
wire[15:0] I_storeMemByteEnable_B01_2 =  G__this_mem_din[31:16]/*>>16*/    ; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,65535> [U16] P1 OP(shr:>>)[RV32I::storeMemByteEnable]
wire[ 7:0] I_storeMemByteEnable_B01_3 =  I_storeMemByteEnable_B01_2[7:0]/*&8'hff*/; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::storeMemByteEnable]
wire[ 7:0] I_storeMemByteEnable_B01_4 =  G__this_mem_din[31:24]/*>>24*/    ; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,255> [U8] P1 OP(shr:>>)[RV32I::storeMemByteEnable]
wire[ 7:0] I_storeMemByteEnable_B01_5 =  I_storeMemByteEnable_B01_4/*&8'hff*/; //  <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,255> [U8] P1 OP(and:&)[RV32I::storeMemByteEnable]
wire[31:0] N_1294 =  {I_storeMemByteEnable_B01_5, I_storeMemByteEnable_B01_3, I_storeMemByteEnable_B01_1, I_storeMemByteEnable_B02_0}; //  <FB>(fo1) [F(130.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(concat:{})(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
assign     G__this_mem_m_din    =  N_1294                                  ; // MEM.GRP.4 <FB>(NL) [F(130.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1(rv32.cpp:L896,L897,L898,L899)[RV32I::storeMemByteEnable]
wire       I_updateDebugInterface_B31_23 =  G__this_dbg_state_step_mode & I_updateDebugInterface_B24_09; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(19.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1371)[RV32I_ARCH1::updateDebugInterface]
wire       A_2194       =  L_interrupt_detected_RET & CP_ctrl_decode_B16_F2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1371)[RV32I_ARCH1::updateDebugInterface]
wire       A_2203               =  I_updateDebugInterface_B31_23 & A_2194  ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(20.0)<0>,B(56.0,88.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1371)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_24 =  CE_0103 & A_2203               ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(25.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1371)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B31_F1 =  ! I_updateDebugInterface_B31_24; // GRP.12 <B>(fo47+ld[1]) [F(25.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1371)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] N_0016           =  G__this_dbg_state_step_pending/*prv*/ & 2'h3; // GRP.12 <B>(NL) [F(0.0)<0>,B(92.0)<1>] <0,3> [U2] P1 OP(and:&)(rv32.cpp:L1383)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0411              =  N_0016 == 2'h2                          ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(1.0)<0>,B(91.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1383)[RV32I_ARCH1::updateDebugInterface]
wire       QC_1464              =  CE_0411 & G__this_T_t_0                 ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(3.0)<0>,B(58.0,90.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       I_updateDebugInterface_B48_01 =  G__this_dbg_state_step_halt_condition/*prv*/ == 3'h2; // GRP.12 <B>(L2.0+A2.0+fo1+ld[1]+S) [F(2.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1422)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_02 =  G__this_dbg_state_step_halt_condition/*prv*/ == 3'h3; // GRP.12 <B>(L2.0+A2.0+fo1+ld[1]+S) [F(2.0)<0>,B(94.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1423)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_05 =  G__this_dbg_state_step_target_pc/*prv*/ == G__this_pc/*prv*/; // GRP.12 <B>(L7.0+A95.0+fo2+ld[1:1]+S) [F(7.0)<0>,B(99.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1423)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_06 =  I_updateDebugInterface_B48_02 & I_updateDebugInterface_B48_05; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(60.0,92.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1423)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_12 =  I_updateDebugInterface_B48_01 | I_updateDebugInterface_B48_06; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(59.0,91.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1425)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_15 =  G__this_dc_imm == 32'h0        ; // GRP.12 <B>(L5.0+A31.0+fo1+ld[1]+S) [F(16.0)<0>,B(96.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1369)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_11 =  G__this_dc_I_rs1 == 5'h1       ; // GRP.12 <B>(L3.0+A4.0+fo1+ld[1]+S) [F(11.0)<0>,B(96.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1369)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_13 =  I_updateDebugInterface_B31_11 & I_ctrl_decode_B17_04; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(61.0,93.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1369)[RV32I_ARCH1::updateDebugInterface]
wire       G__this_I_JALR       =  E_decode_B32_3 & CP_set_17_B01_F7FE     ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(62.0,94.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L191)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       I_updateDebugInterface_B45_1 =  G__this_dbg_state_step_halt_condition/*prv*/ == 3'h4; // GRP.12 <B>(L2.0+A2.0+fo3+ld[1]+S) [F(2.0)<0>,B(96.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1444)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B46_1 =  G__this_dbg_state_step_target_pc/*prv*/ == 32'h0; // GRP.12 <B>(L5.0+A31.0+fo2+ld[1]+S) [F(5.0)<0>,B(99.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1445)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_09 =  I_updateDebugInterface_B45_1 & I_updateDebugInterface_B46_1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(62.0,94.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1424)[RV32I_ARCH1::updateDebugInterface]
wire       A_2153         =  G__this_I_JALR & I_updateDebugInterface_B48_09; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(61.0,93.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1369)[RV32I_ARCH1::updateDebugInterface]
wire       A_2162               =  I_updateDebugInterface_B31_13 & A_2153  ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(13.0)<0>,B(60.0,92.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1424)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_11 =  I_updateDebugInterface_B31_15 & A_2162; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(17.0)<0>,B(59.0,91.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1424)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_15 =  I_updateDebugInterface_B48_12 | I_updateDebugInterface_B48_11; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(18.0)<0>,B(58.0,90.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1425)[RV32I_ARCH1::updateDebugInterface]
wire       QC_1465              =  QC_1464 & I_updateDebugInterface_B48_15 ; // GRP.12 <B>(L1.0+A1.0+fo5+ld[1:1]) [F(19.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       CE_0407              =  N_0016 == 2'h3                          ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1]+S) [F(1.0)<0>,B(90.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1383)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B38_1 =  G__this_dbg_state_step_halt_condition/*prv*/ == 3'h1; // GRP.12 <B>(L2.0+A2.0+fo3+ld[1]+S) [F(2.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1402)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B37_1 =  ! L_interrupt_detected_RET      ; // GRP.12 <B>(fo4+ld[1]) [F(6.0)<0>,B(59.0,91.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1401)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0409              =  N_0016 == 2'h1                          ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1]+S) [F(1.0)<0>,B(92.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1383)[RV32I_ARCH1::updateDebugInterface]
wire       A_2219               =  I_updateDebugInterface_B37_1 & CE_0409  ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(7.0)<0>,B(59.0,91.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1401)[RV32I_ARCH1::updateDebugInterface]
wire       A_2228               =  I_updateDebugInterface_B38_1 & A_2219   ; // GRP.12 <B>(L1.0+A1.0+fo4+ld[1:1]) [F(8.0)<0>,B(58.0,90.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1402)[RV32I_ARCH1::updateDebugInterface]
wire       AO_2238              =  CE_0407 | A_2228                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       AO_2246              =  QC_1465 | AO_2238                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(56.0,88.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       A_2098               =  I_updateDebugInterface_B38_1 & CE_0409  ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(59.0,91.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       QC_1463              =  A_2098 & I_updateDebugInterface_B37_1   ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(58.0,90.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       DM_1467              =  CE_0407 | QC_1463                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       DM_1469              =  QC_1465 | DM_1467                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(56.0,88.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       MA_2252              =  (AO_2246) ? DM_1469 : 1'h0              ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(21.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       G__this_dbg_state_step_wfi =  (CP_updateDebugInterface_B31_F1) ? MA_2252 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(26.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1384,L1404,L1427)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B52_14 =  G__this_dbg_state_step_wfi & I_updateDebugInterface_B37_1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(53.0,85.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1162)[RV32I_ARCH1::step]
wire       G__this_dbg_state_step_wait_irq_clear =  CP_updateDebugInterface_B31_F1 & CE_0409; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(26.0)<0>,B(53.0,85.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L408)(rv32.cpp:L1400)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B52_15 =  I_RV32I_ARCH1_step_B52_14 | G__this_dbg_state_step_wait_irq_clear; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(52.0,84.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1165)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B52_18 =  I_RV32I_ARCH1_step_B52_15 & 1'h1   ; // GRP.12 <B>(NL) [F(28.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1165)[RV32I_ARCH1::step]
wire[30:0] I_compute_B6_1       =  G__this_md_b/*prv*/[31:1]/*>>1*/        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(95.0)<1>] <0,2147483647> [U31] P1 OP(shr:>>)(rv32.cpp:L1086)[RV32I_ARCH1::MD::compute]
wire       I_compute_B6_2       =  I_compute_B6_1 == 31'h0                 ; // GRP.12 <B>(L5.0+A30.0+fo4+ld[1]+S) [F(5.0)<0>,B(95.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1087)[RV32I_ARCH1::MD::compute]
wire[ 3:0] I_compute_B6_3 =  (I_compute_B6_2) ? 4'h0 : G__this_md_stt/*prv*/; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:0:1]) [F(6.0)<0>,B(90.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1087)[RV32I_ARCH1::MD::compute]
wire[ 3:0] DM_1927              =  (CE_0544) ? I_compute_B6_3 : 4'h0       ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:1]) [F(7.0)<0>,B(89.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1075,L1079,L1087)[RV32I_ARCH1::MD::compute]
wire[ 3:0] DM_1929              =  {3'b0,I_compute_B2_0} | DM_1927         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(88.0)<1>] <0,15> [U4] P1 OP(or:|)(rv32.cpp:L1075,L1079,L1087)[RV32I_ARCH1::MD::compute]
wire[ 3:0] DM_1930            =  (N_1520) ? DM_1929 : G__this_md_stt/*prv*/; // GRP.12 <B>(L2.0+A8.0+fo2+ld[4:1:1]) [F(27.0)<0>,B(87.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1075,L1079,L1087)[RV32I_ARCH1::MD::compute]
wire       I_compute_B7_2       =  DM_1930 != 4'h0                         ; // GRP.12 <B>(L2.0+A3.0+fo1+ld[1]+S) [F(29.0)<0>,B(85.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1097)[RV32I_ARCH1::MD::compute]
wire       G__this_md_pending   =  I_compute_B7_2                          ; // GRP.12 <B>(NL) [F(29.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32.cpp:L1097)[RV32I_ARCH1::MD::compute]
wire       O_2347         =  I_RV32I_ARCH1_step_B52_18 | G__this_md_pending; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(30.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1165)[RV32I_ARCH1::step]
wire       AO_2332              =  CE_0631 | CE_0633                       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(130.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire       CM_1613              =  CP_fsm_4_B01_F2 & AO_2332               ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(131.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B19_5        =  G_axi_rdat_s_resp == 2'h0               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1]+S) [F(1.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L164)[AXI4L::MasterFSM::fsm]
wire       CE_0645              =  ! I_fsm_4_B19_5                         ; // GRP.12 <FB>(fo2+ld[1]) [F(1.0)<0>,B(92.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L164)[AXI4L::MasterFSM::fsm]
wire       QC_1221              =  G_axi_rdat_s_valid & CE_0645            ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(92.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire       CM_2024              =  QC_1221 | G_axi_rdat_s_valid            ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(3.0)<0>,B(91.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_4_B09_2 =  {G__this_io_axim_in_rdat_valid/*prv*/,1'b0}/*<<1*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(94.0)<1>] <0,2> [U2] ZLB(1) P1 OP(shl:<<)(rv32_io.cpp:L149)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_4_B09_5 =  I_fsm_4_B09_2 | {1'b0,G__this_io_axim_in_raddr_ready/*prv*/}; // GRP.12 <B>(fo2+ld[1:1]) [F(0.0)<0>,B(94.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32_io.cpp:L149)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_4_B10_0        =  I_fsm_4_B09_5 | 2'h1                    ; // GRP.12 <B>(NL) [F(0.0)<0>,B(94.0)<1>] <1,3> [U2] P1 OP(or:|)(rv32_io.cpp:L151)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_2020 =  (G_axi_raddr_s_ready) ? I_fsm_4_B10_0 : I_fsm_4_B09_5; // GRP.12 <FB>(L2.0+A4.0+fo3+ld[2:1:1]) [F(2.0)<0>,B(94.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L149,L151)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_4_B15_0        =  DM_2020 | 2'h2                          ; // GRP.12 <FB>(NL) [F(2.0)<0>,B(92.0)<1>] <2,3> [U2] P1 OP(or:|)(rv32_io.cpp:L157)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_2021              =  (I_fsm_4_B14_1) ? I_fsm_4_B15_0 : 2'h0  ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(3.0)<0>,B(92.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_2022              =  (CE_0642) ? DM_2020 : 2'h0              ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(3.0)<0>,B(92.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_2023              =  DM_2021 | DM_2022                       ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[1:1]) [F(4.0)<0>,B(91.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_2025              =  (CM_2024) ? DM_2023 : DM_2020           ; // GRP.12 <FB>(L2.0+A4.0+fo1+ld[2:1:1]) [F(6.0)<0>,B(90.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L149,L151,L157)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B22_1        =  DM_2025 == 2'h3                         ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1]+S) [F(7.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L168)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B22_F1      =  CP_fsm_4_B01_F4 & I_fsm_4_B22_1         ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L168)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B38_1        =  G_axi_wres_s_resp == 2'h0               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1]+S) [F(1.0)<0>,B(94.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L196)[AXI4L::MasterFSM::fsm]
wire       CE_0663              =  ! I_fsm_4_B38_1                         ; // GRP.12 <FB>(fo2+ld[1]) [F(1.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L196)[AXI4L::MasterFSM::fsm]
wire       QC_1237              =  G_axi_wres_s_valid & CE_0663            ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(2.0)<0>,B(93.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L173,L176,L182,L193)[AXI4L::MasterFSM::fsm]
wire       CM_2031              =  QC_1237 | G_axi_wres_s_valid            ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(3.0)<0>,B(92.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L173,L176,L182,L193)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_4_B24_05 =  {G__this_io_axim_in_wdat_ready/*prv*/,1'b0}/*<<1*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(97.0)<1>] <0,2> [U2] ZLB(1) P1 OP(shl:<<)(rv32_io.cpp:L173)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B24_02 =  {G__this_io_axim_in_wres_valid/*prv*/,2'b0}/*<<2*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(97.0)<1>] <0,4> [U3] ZLB(2) P1 OP(shl:<<)(rv32_io.cpp:L173)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B24_06       =  {1'b0,I_fsm_4_B24_05} | I_fsm_4_B24_02  ; // GRP.12 <B>(fo1+ld[1:1]) [F(0.0)<0>,B(97.0)<1>] <0,7> [U3] ZLB(1) P1 OP(or:|)(rv32_io.cpp:L173)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B24_09 =  I_fsm_4_B24_06 | {2'b0,G__this_io_axim_in_waddr_ready/*prv*/}; // GRP.12 <B>(fo2+ld[1:1]) [F(0.0)<0>,B(97.0)<1>] <0,7> [U3] P1 OP(or:|)(rv32_io.cpp:L173)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B25_0        =  I_fsm_4_B24_09 | 3'h1                   ; // GRP.12 <B>(NL) [F(0.0)<0>,B(97.0)<1>] <1,7> [U3] P1 OP(or:|)(rv32_io.cpp:L176)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2026 =  (G_axi_waddr_s_ready) ? I_fsm_4_B25_0 : I_fsm_4_B24_09; // GRP.12 <FB>(L2.0+A6.0+fo3+ld[3:1:1]) [F(2.0)<0>,B(97.0)<1>] <0,7> [U3] P1 OP(sel:?)(rv32_io.cpp:L173,L176)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B30_0        =  DM_2026 | 3'h2                          ; // GRP.12 <FB>(NL) [F(2.0)<0>,B(95.0)<1>] <2,7> [U3] P1 OP(or:|)(rv32_io.cpp:L182)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2027              =  (I_fsm_4_B14_1) ? I_fsm_4_B30_0 : 3'h0  ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:1]) [F(3.0)<0>,B(95.0)<1>] <0,7> [U3] P1 OP(sel:?)(rv32_io.cpp:L173,L176,L182)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2028              =  (CE_0642) ? DM_2026 : 3'h0              ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[3:1]) [F(3.0)<0>,B(95.0)<1>] <0,7> [U3] P1 OP(sel:?)(rv32_io.cpp:L173,L176,L182)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2029              =  DM_2027 | DM_2028                       ; // GRP.12 <FB>(L1.0+A3.0+fo1+ld[1:1]) [F(4.0)<0>,B(94.0)<1>] <0,7> [U3] P1 OP(or:|)(rv32_io.cpp:L173,L176,L182)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2030              =  (G_axi_wdat_s_ready) ? DM_2029 : DM_2026; // GRP.12 <FB>(L2.0+A6.0+fo2+ld[3:1:1]) [F(6.0)<0>,B(93.0)<1>] <0,7> [U3] P1 OP(sel:?)(rv32_io.cpp:L173,L176,L182)[AXI4L::MasterFSM::fsm]
wire[ 2:0] I_fsm_4_B36_0        =  DM_2030 | 3'h4                          ; // GRP.12 <FB>(NL) [F(6.0)<0>,B(91.0)<1>] <4,7> [U3] P1 OP(or:|)(rv32_io.cpp:L193)[AXI4L::MasterFSM::fsm]
wire[ 2:0] DM_2032              =  (CM_2031) ? I_fsm_4_B36_0 : DM_2030     ; // GRP.12 <FB>(L2.0+A6.0+fo1+ld[3:1:1]) [F(8.0)<0>,B(91.0)<1>] <0,7> [U3] P1 OP(sel:?)(rv32_io.cpp:L173,L176,L182,L193)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B41_2        =  DM_2032 == 3'h7                         ; // GRP.12 <FB>(L2.0+A2.0+fo2+ld[1]+S) [F(10.0)<0>,B(89.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L203)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B41_F1      =  CP_fsm_4_B01_F8 & I_fsm_4_B41_2         ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(11.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L203)[AXI4L::MasterFSM::fsm]
wire       CM_1615              =  CP_fsm_4_B22_F1 | CP_fsm_4_B41_F1       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire       CM_1616              =  CM_1613 | CM_1615                       ; // GRP.12 <FB>(L1.0+A1.0+fo3+ld[1:1]) [F(132.0)<0>,B(53.0,85.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B24_11    =  G__this_io_axim_in_wres_resp/*prv*/ != 2'h0; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1]+S) [F(1.0)<0>,B(91.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32_io.cpp:L174)[AXI4L::MasterFSM::fsm]
wire       DM_2034              =  (QC_1237) ? 1'h1 : I_fsm_4_B24_11       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:0:1]) [F(3.0)<0>,B(58.0,90.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L174,L196)[AXI4L::MasterFSM::fsm]
wire       DM_2035              =  (CM_2031) ? DM_2034 : I_fsm_4_B24_11    ; // GRP.12 <FB>(L2.0+A2.0+fo1+ld[1:1:1]) [F(5.0)<0>,B(57.0,89.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L174,L196)[AXI4L::MasterFSM::fsm]
wire       I_fsm_4_B42_1        =  ! DM_2035                               ; // GRP.12 <FB>(fo1+ld[1]) [F(5.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L205)[AXI4L::MasterFSM::fsm]
wire       MA_2152              =  (CP_fsm_4_B01_F8) ? I_fsm_4_B42_1 : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       DM_2036              =  (I_fsm_4_B41_2) ? MA_2152 : 1'h0        ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(11.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       DM_2039              =  CP_fsm_4_B22_F1 | DM_2036               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(53.0,85.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       CM_2041              =  CP_fsm_4_B01_F2 | CP_fsm_4_B01_F4       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(55.0,87.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       CM_2042              =  CP_fsm_4_B01_F8 | CM_2041               ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(54.0,86.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       DM_2044              =  (CM_2042) ? CP_fsm_4_B01_F2 : 1'h1      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(53.0,85.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L130,L132,L155,L168,L192,L205)[AXI4L::MasterFSM::fsm]
wire       L_fsm_4_RET          =  (CM_1616) ? DM_2039 : DM_2044           ; // GRP.12 <FB>(L2.0+A2.0+fo3+ld[1:1:1]) [F(134.0)<0>,B(52.0,84.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L213)[AXI4L::MasterFSM::fsm]
wire       I_fsm_3_B2_0         =  ! L_fsm_4_RET                           ; // GRP.12 <FB>(fo3+ld[1]) [F(134.0)<0>,B(50.0,82.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L123)[RV_AXI4_Master::fsm]
wire       G__this_io_axim_stalled =  I_fsm_3_B2_0                         ; // GRP.12 <FB>(NL) [F(134.0)<0>,B(50.0,82.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32_io.cpp:L123)[RV_AXI4_Master::fsm]
wire       I_RV32I_ARCH1_step_B52_20 =  O_2347 | G__this_io_axim_stalled   ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(135.0)<0>,B(50.0,82.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1165)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B57_F1 =  ! I_RV32I_ARCH1_step_B52_20       ; // GRP.12 <FB>(fo18+ld[1]) [F(135.0)<0>,B(49.0,81.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1173)[RV32I_ARCH1::step]
wire       A_2135               =  G__this_T_t_2 & CP_0770                 ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       A_2137               =  G__this_flg/*prv*/ & A_2123             ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       AO_2146              =  A_2135 | A_2137                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B52_08 =  AO_2146 & CP_set_17_B01_F7FE       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       O_2202              =  I_RV32I_ARCH1_step_B52_08 | G__this_T_t_0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1188)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B52_06 =  G__this_csr_op == 8'h2             ; // GRP.12 <B>(L3.0+A7.0+fo1+ld[1]+S) [F(24.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B70_0 =  O_2202 | I_RV32I_ARCH1_step_B52_06  ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1188)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B70_F2 =  CP_RV32I_ARCH1_step_B57_F1 & I_RV32I_ARCH1_step_B70_0; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1188)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B71_1 =  G__this_bus3 & 32'hfffffffe         ; // GRP.12 <FB>(NL) [F(116.0,55.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L1188)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B73_F2 =  CP_RV32I_ARCH1_step_B57_F1 & G__this_T_t_0; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1190)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B76_F2 =  CP_RV32I_ARCH1_step_B57_F1 & G__this_T_t_1; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1192)[RV32I_ARCH1::step]
wire       A_2126               =  G__this_T_t_2 & CP_decode_B32_F100      ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1194)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B79_1 =  A_2126 & CP_set_17_B01_F7FE         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1194)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B79_F2 =  CP_RV32I_ARCH1_step_B57_F1 & I_RV32I_ARCH1_step_B79_1; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(136.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1194)[RV32I_ARCH1::step]
wire[ 7:0] I_RV32I_ARCH1_step_B80_1 =  G__this_bus3[7:0]/*&8'hff*/         ; // GRP.12 <FB>(NL) [F(116.0,55.0)<0>,B(0.0)<0>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L1194)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B80_2 =  I_RV32I_ARCH1_step_B80_1[0]/*&1'h1*/; // GRP.12 <FB>(NL) [F(116.0,55.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1194)[RV32I_ARCH1::step]
wire       I_updateMemIO_B13_1  =  ! G__this_io_axim_stalled               ; // GRP.12 <FB>(fo1+ld[1]) [F(134.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1053)[RV32I_ARCH1::updateMemIO]
wire       DM_2046  =  (CP_updateMemIO_B06_F1) ? I_updateMemIO_B13_1 : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(135.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L1050,L1053)[RV32I_ARCH1::updateMemIO]
wire[ 7:0] I_fsm_2_B1_6         =  G__this_mem_addr[7:0]/*&8'hff*/         ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(15.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32_io.cpp:L108)[IO::fsm]
wire[ 1:0] I_setRead_0_B1_7     =  I_fsm_2_B1_6[1:0]/*&2'h3*/              ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(0.0)<1>] <0,3> [U2] P1 OP(and:&)(./rv32.h:L375)[RV32I_ARCH1::MEMORY::setRead]
wire       I_updateDebugInterface_B33_2 =  L_interrupt_detected_RET & I_updateDebugInterface_B24_09; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1385)[RV32I_ARCH1::updateDebugInterface]
wire       A_2216               =  I_updateDebugInterface_B33_2 & CE_0407  ; // GRP.12 <B>(L1.0+A1.0+fo8+ld[1:1]) [F(8.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1385)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B33_F2 =  A_2216 & CP_updateDebugInterface_B31_F1; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(26.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1385)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1473 =  CP_updateDebugInterface_B33_F2 | I_updateDebugInterface_B31_24; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(27.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire       G__this_dbg_state_ignore_wfi =  ! CP_updateDebugInterface_B24_F1; //  <B>(fo1+ld[1]) [F(2.0)<0>,B(11.0)<1>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L408)(rv32.cpp:L1359)[RV32I_ARCH1::step]
wire       CP_updateDebugInterface_B25_F1 =  I_updateDebugInterface_B25_1 & A_2077; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(18.0)<0>,B(12.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1361)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1827 =  G__this_dbg_state_ignore_wfi | CP_updateDebugInterface_B25_F1; //  <B>(L1.0+A1.0+fo4+ld[1:1]) [F(19.0)<0>,B(11.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1355,L1358)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] MA_2081       =  (A_2077) ? I_updateDebugInterface_B24_03 : 4'h0; //  <B>(L1.0+A4.0+fo1+ld[4:1]) [F(4.0)<0>,B(12.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1355,L1358)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] DM_1826       =  (I_updateDebugInterface_B25_1) ? MA_2081 : 4'h0; //  <B>(L1.0+A4.0+fo1+ld[4:1]) [F(18.0)<0>,B(11.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1355,L1358)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] DM_1828              =  (CM_1827) ? DM_1826 : 4'h0              ; //  <B>(L1.0+A4.0+fo4+ld[4:1]) [F(20.0)<0>,B(10.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1355,L1358)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B34_0 =  DM_1828 != 4'h3                 ; //  <B>(L2.0+A3.0+fo1+ld[1]+S) [F(22.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32.cpp:L1390)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_02 =  CP_0770 & CP_set_17_B01_F7FE   ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(8.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1368)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_04 =  G__this_dc_I_rd == 5'h1        ; // GRP.12 <B>(L3.0+A4.0+fo2+ld[1]+S) [F(11.0)<0>,B(11.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1368)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B31_06 =  I_updateDebugInterface_B31_02 & I_updateDebugInterface_B31_04; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1368)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B34_2 =  I_updateDebugInterface_B34_0 | I_updateDebugInterface_B31_06; // GRP.12 <B>(L1.0+A1.0+fo4+ld[1:1]) [F(23.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1390)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B34_3 =  (I_updateDebugInterface_B34_2) ? DM_1828 : 4'h2; // GRP.12 <B>(L1.0+A4.0+fo2+ld[4:1]) [F(24.0)<0>,B(6.0)<0>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1390)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B34_6 =  I_updateDebugInterface_B34_3 & 4'hf; // GRP.12 <B>(NL) [F(24.0)<0>,B(3.0)<0>] <0,15> [U4] P1 OP(and:&)(rv32.cpp:L1394)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] MA_2223        =  (A_2216) ? I_updateDebugInterface_B34_6 : 4'h0; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:1]) [F(25.0)<0>,B(3.0)<0>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] DM_1471     =  (CP_updateDebugInterface_B31_F1) ? MA_2223 : 4'h0; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:1]) [F(26.0)<0>,B(2.0)<0>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B52_1 =  DM_1828 == 4'h3                 ; //  <B>(L2.0+A3.0+fo4+ld[1]+S) [F(22.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1373)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B52_2 =  DM_1828 & 4'hf                  ; //  <B>(NL) [F(20.0)<0>,B(4.0)<1>] <0,15> [U4] P1 OP(and:&)(rv32.cpp:L1376)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B52_3 =  (I_updateDebugInterface_B52_1) ? 4'h2 : I_updateDebugInterface_B52_2; //  <B>(L1.0+A4.0+fo1+ld[4:0:1]) [F(23.0)<0>,B(4.0)<1>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1376)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] MA_2210        =  (A_2203) ? I_updateDebugInterface_B52_3 : 4'h0; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:1]) [F(24.0)<0>,B(3.0)<0>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] DM_1472              =  (CE_0103) ? MA_2210 : 4'h0              ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[4:1]) [F(25.0)<0>,B(2.0)<0>] <0,15> [U4] P1 OP(sel:?)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] DM_1474              =  DM_1471 | DM_1472                       ; // GRP.12 <B>(L1.0+A4.0+fo1+ld[1:1]) [F(27.0)<0>,B(1.0)<0>] <0,15> [U4] P1 OP(or:|)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
wire       AO_2240              =  A_2216 | A_2228                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1480              =  AO_2240 & CP_updateDebugInterface_B31_F1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0423              =  ! I_updateDebugInterface_B38_1          ; // GRP.12 <B>(fo1+ld[1]) [F(2.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1402)[RV32I_ARCH1::updateDebugInterface]
wire       A_2229               =  CE_0423 & A_2219                        ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(8.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1402)[RV32I_ARCH1::updateDebugInterface]
wire       AO_2242              =  A_2229 | QC_1465                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1482              =  AO_2242 & CP_updateDebugInterface_B31_F1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       O_2253               =  CM_1482 | I_updateDebugInterface_B31_24 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1486              =  CM_1480 | O_2253                        ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(28.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B34_4 =  G__this_dbg_state_step_mode & 1'h1; // GRP.12 <B>(NL) [F(18.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1393)[RV32I_ARCH1::updateDebugInterface]
wire       MA_2224        =  (A_2216) ? I_updateDebugInterface_B34_4 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(19.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] MA_2239              =  (A_2228) ? 2'h3 : 2'h0                  ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(9.0)<0>,B(4.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] MAO_2247             =  {1'b0,MA_2224} | MA_2239                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(3.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] DM_1481    =  (CP_updateDebugInterface_B31_F1) ? MAO_2247 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:1]) [F(26.0)<0>,B(2.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] MA_2241              =  (A_2229) ? 2'h2 : 2'h0                  ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(9.0)<0>,B(5.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] MA_2235              =  (QC_1465) ? 2'h3 : 2'h0                 ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(20.0)<0>,B(5.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] MAO_2248             =  MA_2241 | MA_2235                       ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[1:1]) [F(21.0)<0>,B(4.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] DM_1483    =  (CP_updateDebugInterface_B31_F1) ? MAO_2248 : 2'h0; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:1]) [F(26.0)<0>,B(3.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] O_2257         =  DM_1483 | {1'b0,I_updateDebugInterface_B31_24}; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] DM_1487              =  DM_1481 | O_2257                        ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[1:1]) [F(28.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B49_0 =  I_updateDebugInterface_B45_1 & I_updateDebugInterface_B48_05; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1433)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B48_16 =  ! I_updateDebugInterface_B48_15; // GRP.12 <B>(fo1+ld[1]) [F(18.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1425)[RV32I_ARCH1::updateDebugInterface]
wire       A_2225               =  I_updateDebugInterface_B48_16 & QC_1464 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(19.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1425)[RV32I_ARCH1::updateDebugInterface]
wire       A_2234               =  I_updateDebugInterface_B49_0 & A_2225   ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1433)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B49_F1 =  A_2234 & CP_updateDebugInterface_B31_F1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1433)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B42_F1 =  I_updateDebugInterface_B45_1 & G__this_T_t_2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1420)[RV32I_ARCH1::updateDebugInterface]
wire       A_2145 =  I_updateDebugInterface_B46_1 & I_updateDebugInterface_B31_02; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1445)[RV32I_ARCH1::updateDebugInterface]
wire       A_2151               =  CP_updateDebugInterface_B42_F1 & A_2145 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1444)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B45_F1 =  A_2151 & I_updateDebugInterface_B31_04; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(12.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1444)[RV32I_ARCH1::updateDebugInterface]
wire       A_2218               =  I_ctrl_decode_B29_0 & CE_0411           ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1443)[RV32I_ARCH1::updateDebugInterface]
wire       A_2227               =  CP_updateDebugInterface_B45_F1 & A_2218 ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(13.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1445)[RV32I_ARCH1::updateDebugInterface]
wire       AO_2237              =  A_2216 | A_2227                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(14.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1490              =  AO_2237 & CP_updateDebugInterface_B31_F1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire       O_2251               =  CM_1490 | I_updateDebugInterface_B31_24 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire       CM_1493              =  CP_updateDebugInterface_B49_F1 | O_2251 ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(28.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B34_8 =  I_updateDebugInterface_B34_3 == 4'h3; // GRP.12 <B>(L2.0+A3.0+fo32+ld[1]+S) [F(26.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1395)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] I_updateDebugInterface_B35_1 =  G__this_pc/*prv*/ + 32'h4       ; // GRP.12 <B>(L2.0+C32.0+A96.0+fo1+ld[1]) [F(34.0,2.0)<0>,B(5.0,37.0)<0>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L1395)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] DM_1829 =  (I_updateDebugInterface_B34_8) ? I_updateDebugInterface_B35_1 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(35.0,27.0)<0>,B(3.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1395)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] DM_1488    =  (CP_updateDebugInterface_B33_F2) ? DM_1829 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(36.0,28.0)<0>,B(2.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] MA_2236              =  (A_2227) ? G__this_pc/*prv*/ : 32'h0    ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(14.0)<0>,B(3.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] DM_1489    =  (CP_updateDebugInterface_B31_F1) ? MA_2236 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(26.0)<0>,B(2.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] DM_1491              =  DM_1488 | DM_1489                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(37.0,29.0)<0>,B(1.0)<0>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0078              =  ! CP_updateDebugInterface_B24_F1        ; //  <B>(fo1+ld[1]) [F(2.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       G__this_wfi          =  CP_ctrl_decode_B16_F2 & CE_0103         ; // GRP.12 <B>(L1.0+A1.0+fo3+ld[1:1]) [F(25.0)<0>,B(11.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L441)(rv32.cpp:L1008)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B81_2 =  G__this_dbg_state_step_wfi & 1'h1   ; // GRP.12 <B>(NL) [F(26.0)<0>,B(10.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1197)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B81_3 =  G__this_wfi | I_RV32I_ARCH1_step_B81_2; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(27.0)<0>,B(10.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1197)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B82_1 =  ! G__this_dbg_state_step_wait_irq_clear; // GRP.12 <B>(fo2+ld[1]) [F(26.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       A_2350    =  I_RV32I_ARCH1_step_B81_3 & I_RV32I_ARCH1_step_B82_1; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(28.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       A_2359               =  I_updateDebugInterface_B37_1 & A_2350   ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(29.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       A_2361               =  CE_0078 & A_2359                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(30.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B83_0 =  ! I_RV32I_ARCH1_step_B81_3          ; // GRP.12 <B>(fo1+ld[1]) [F(27.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       A_2349    =  I_RV32I_ARCH1_step_B83_0 & I_RV32I_ARCH1_step_B82_1; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       A_2358               =  L_interrupt_detected_RET & A_2350       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(29.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198)[RV32I_ARCH1::step]
wire       AO_2360              =  A_2349 | A_2358                         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(30.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1198,L1198,L1198)[RV32I_ARCH1::step]
wire       AO_2362              =  A_2361 | AO_2360                        ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(31.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1198,L1198,L1198)[RV32I_ARCH1::step]
wire       CP_RV32I_ARCH1_step_B83_F1_B84_F2_B85_F2 =  AO_2362 & CP_RV32I_ARCH1_step_B57_F1; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1198,L1198,L1198)[RV32I_ARCH1::step]
wire       AO_2125              =  E_decode_B32_2 | CP_decode_B32_F100     ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(4.0)<0>,B(10.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1131)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B28_2 =  AO_2125 & CP_set_17_B01_F7FE        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1131)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B29_0 =  ! I_RV32I_ARCH1_step_B28_2          ; // GRP.12 <B>(fo1+ld[1]) [F(8.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B29_2 =  G__this_T_t_2 & I_RV32I_ARCH1_step_B29_0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       A_2139               =  G__this_T_t_3 & AO_2125                 ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B30_0 =  CP_set_17_B01_F7FE & A_2139         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B30_1 =  I_RV32I_ARCH1_step_B29_2 | I_RV32I_ARCH1_step_B30_0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(10.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       G__this_inst_completed =  I_RV32I_ARCH1_step_B30_1              ; // GRP.12 <B>(NL) [F(10.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32.cpp:L1132)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B86_2 =  G__this_trap_occurred | G__this_inst_completed; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1199)[RV32I_ARCH1::step]
wire       MA_2363           =  (AO_2362) ? I_RV32I_ARCH1_step_B86_2 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(32.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L442)(rv32.cpp:L1199)[RV32I_ARCH1::step]
wire       G__this_T_clr   =  (CP_RV32I_ARCH1_step_B57_F1) ? MA_2363 : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(136.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L442)(rv32.cpp:L1199)[RV32I_ARCH1::step]
wire       I_update_counter_0_B1_1 =  ! G__this_T_clr                      ; // GRP.12 <FB>(fo2+ld[1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L416)[RV32I_ARCH1::TIMER::update_counter]
wire[ 2:0] I_update_counter_0_B2_1 =  {1'b0,G__this_T_sc/*prv*/} + 3'h1    ; // GRP.12 <B>(L2.0+C3.0+A9.0+fo1+ld[1]) [F(5.0,2.0)<0>,B(3.0,6.0)<1>] <1,4> [U3] P1 OP(add:+)(./rv32.h:L417)[RV32I_ARCH1::TIMER::update_counter]
wire[ 1:0] I_update_counter_0_B2_2 =  I_update_counter_0_B2_1[1:0]/*&2'h3*/; // GRP.12 <B>(NL) [F(5.0,2.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(and:&)(./rv32.h:L417)[RV32I_ARCH1::TIMER::update_counter]
wire[ 1:0] DM_2056 =  (I_update_counter_0_B1_1) ? I_update_counter_0_B2_2 : 2'h0; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(137.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(sel:?)(./rv32.h:L417)[RV32I_ARCH1::TIMER::update_counter]
wire[31:0] DM_1516              =  (I_compute_B2_0) ? G__this_bus1 : 32'h0 ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(32.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
wire[31:0] I_compute_B6_5       =  {G__this_md_a/*prv*/[30:0],1'b0}/*<<1*/ ; // GRP.12 <B>(NL) [F(0.0)<0>,B(2.0)<1>] <0,4294967294> [U32] ZLB(1) P1 OP(shl:<<)(rv32.cpp:L1091)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1517              =  (CE_0544) ? I_compute_B6_5 : 32'h0      ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(3.0)<0>,B(2.0)<1>] <0,4294967294> [U32] P1 OP(sel:?)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1519              =  DM_1516 | DM_1517                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(33.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1521              =  (I_compute_B2_0) ? G__this_bus2 : 32'h0 ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(23.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1081,L1092)[RV32I_ARCH1::MD::compute]
wire[30:0] DM_1522              =  (CE_0544) ? I_compute_B6_1 : 31'h0      ; // GRP.12 <B>(L1.0+A31.0+fo1+ld[31:1]) [F(3.0)<0>,B(2.0)<1>] <0,2147483647> [U31] P1 OP(sel:?)(rv32.cpp:L1081,L1092)[RV32I_ARCH1::MD::compute]
wire[31:0] DM_1524              =  DM_1521 | {1'b0,DM_1522}                ; // GRP.12 <B>(L1.0+A31.0+fo1+ld[1:1]) [F(24.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L1081,L1092)[RV32I_ARCH1::MD::compute]
wire[ 3:0] I_compute_B7_5       =  DM_1930 & 4'hf                          ; // GRP.12 <B>(NL) [F(27.0)<0>,B(0.0)<1>] <0,15> [U4] P1 OP(and:&)(rv32.cpp:L1098)[RV32I_ARCH1::MD::compute]
wire[ 1:0] MA_2274          =  (I_fsm_2_B1_2) ? I_updateMemIO_B06_10 : 2'h0; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(125.0)<0>,B(11.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L106)[IO::fsm]
wire[ 1:0] I_fsm_2_B1_4         =  (I_fsm_2_B1_0) ? MA_2274 : 2'h0         ; // GRP.12 <FB>(L1.0+A2.0+fo2+ld[2:1]) [F(126.0)<0>,B(10.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L106)[IO::fsm]
wire       I_fsm_1_B04_6        =  I_fsm_2_B1_4 == 2'h0                    ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1]+S) [F(127.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L50)[SYSCTRL::fsm]
wire       CP_fsm_1_B04_F2      =  ! I_fsm_1_B04_6                         ; // GRP.12 <FB>(fo8+ld[1]) [F(127.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L50)[SYSCTRL::fsm]
wire[ 4:0] I_fsm_2_B1_7         =  I_fsm_2_B1_6[4:0]/*&5'h1f*/             ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(15.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32_io.cpp:L108)[IO::fsm]
wire[ 2:0] I_fsm_1_B05_5        =  I_fsm_2_B1_7[4:2]/*>>2*/                ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(15.0)<1>] <0,7> [U3] P1 OP(shr:>>)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B05_6        =  {I_fsm_2_B1_7[1:0],30'b0}/*<<30*/       ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(15.0)<1>] <0,3221225472> [U32] ZLB(30) P1 OP(shl:<<)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B05_7        =  {29'b0,I_fsm_1_B05_5} | I_fsm_1_B05_6   ; // GRP.12 <FB>(fo6+ld[1:1]) [F(118.0,57.0)<0>,B(15.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire[31:0] N_0021               =  I_fsm_1_B05_7 & 32'hffffffff            ; // GRP.12 <FB>(NL) [F(118.0,57.0)<0>,B(15.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CE_0599              =  N_0021 == 32'h6                         ; // GRP.12 <FB>(L5.0+A31.0+fo98+ld[1]+S) [F(123.0)<0>,B(14.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CP_fsm_1_B05_F20     =  CP_fsm_1_B04_F2 & CE_0599               ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(128.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       I_fsm_1_B05_0        =  I_fsm_2_B1_4 == 2'h1                    ; // GRP.12 <FB>(L1.0+A1.0+fo295+ld[1]+S) [F(127.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L51)[SYSCTRL::fsm]
wire       CP_fsm_1_B15_F1      =  CP_fsm_1_B05_F20 & I_fsm_1_B05_0        ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L77)[SYSCTRL::fsm]
wire       CE_0601              =  N_0021 == 32'h7                         ; // GRP.12 <FB>(L5.0+A31.0+fo98+ld[1]+S) [F(123.0)<0>,B(13.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CP_fsm_1_B05_F40     =  CP_fsm_1_B04_F2 & CE_0601               ; // GRP.12 <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(128.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CE_0604              =  ! I_fsm_1_B05_0                         ; // GRP.12 <FB>(fo165+ld[1]) [F(127.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L56)[SYSCTRL::fsm]
wire       AO_2321              =  CE_0604 | I_fsm_1_B05_0                 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CM_1962              =  CP_fsm_1_B05_F40 & AO_2321              ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CM_1964              =  CP_fsm_1_B15_F1 | CM_1962               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(130.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CE_0591              =  N_0021 == 32'h0                         ; // GRP.12 <FB>(L5.0+A31.0+fo67+ld[1]+S) [F(123.0)<0>,B(14.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CP_fsm_1_B05_F02     =  CP_fsm_1_B04_F2 & CE_0591               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CP_fsm_1_B06_F2      =  CP_fsm_1_B05_F02 & CE_0604              ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L56)[SYSCTRL::fsm]
wire       CE_0593              =  N_0021 == 32'h2                         ; // GRP.12 <FB>(L5.0+A31.0+fo66+ld[1]+S) [F(123.0)<0>,B(14.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       MAO_2305             =  CE_0593 | CE_0591                       ; // GRP.12 <FB>(L1.0+A1.0+fo66+ld[1:1]) [F(124.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       AO_2314              =  CP_fsm_1_B04_F2 & MAO_2305              ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       CM_1541              =  AO_2314 & I_fsm_1_B05_0                 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       CM_1970              =  CP_fsm_1_B06_F2 | CM_1541               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(130.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CE_0597              =  N_0021 == 32'h5                         ; // GRP.12 <FB>(L5.0+A31.0+fo33+ld[1]+S) [F(123.0)<0>,B(15.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       CE_0595              =  N_0021 == 32'h4                         ; // GRP.12 <FB>(L5.0+A31.0+fo33+ld[1]+S) [F(123.0)<0>,B(15.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L54)[SYSCTRL::fsm]
wire       MAO_2272             =  CE_0597 | CE_0595                       ; // GRP.12 <FB>(L1.0+A1.0+fo67+ld[1:1]) [F(124.0)<0>,B(10.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       AO_2317              =  CP_fsm_1_B04_F2 & MAO_2272              ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       CM_1543              =  AO_2317 & I_fsm_1_B05_0                 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(129.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       CP_fsm_1_B15_F2      =  CP_fsm_1_B05_F20 & CE_0604              ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(129.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L77)[SYSCTRL::fsm]
wire       CM_1974              =  CM_1543 | CP_fsm_1_B15_F2               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(130.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CM_1972              =  CM_1970 | CM_1974                       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire       CM_1976              =  CM_1964 | CM_1972                       ; // GRP.12 <FB>(L1.0+A1.0+fo64+ld[1:1]) [F(132.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[ 6:0] I_fsm_1_B01_02       =  G__this_io_sysctrl_d_intr[1]/*prv*/     ; //  <B>(NL) [F(0.0)<0>,B(11.0)<1>] <0,127> [U7] P1 OP(assign:=)(rv32_io.cpp:L27)[SYSCTRL::fsm]
wire[ 7:0] I_fsm_1_B01_01 =  {1'b0,G__this_io_sysctrl_d_intr[0]/*prv*/} ^ 8'hff; //  <B>(NL) [F(0.0)<0>,B(11.0)<1>] <-128,-1> [S8] P1 OP(xor:^)(rv32_io.cpp:L27)[SYSCTRL::fsm]
wire[ 6:0] I_fsm_1_B01_03       =  I_fsm_1_B01_02 & I_fsm_1_B01_01[6:0]    ; //  <B>(L1.0+A7.0+fo1+ld[1:1]) [F(1.0)<0>,B(11.0)<1>] <0,127> [U7] P1 OP(and:&)(rv32_io.cpp:L27)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B01_05 =  G__this_io_sysctrl_ext_irq_pending/*prv*/ | {25'b0,I_fsm_1_B01_03}; // GRP.12 <B>(L1.0+A7.0+fo8+ld[1:1]) [F(2.0)<0>,B(10.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] MAO_2306             =  (MAO_2305) ? I_fsm_1_B01_05 : 32'h0     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(125.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2004              =  (I_fsm_1_B05_0) ? MAO_2306 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B08_0        =  G__this_mem_din ^ 32'hffffffff          ; // GRP.12 <FB>(NL) [F(130.0)<0>,B(6.0)<1>] <-2147483648,2147483647> [S32] P1 OP(xor:^)(rv32_io.cpp:L57)[SYSCTRL::fsm]
wire       QC_1949              =  CE_0591 & CE_0604                       ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(128.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] MA_2298              =  (QC_1949) ? I_fsm_1_B01_05 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(129.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1995              =  I_fsm_1_B08_0 & MA_2298                 ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(131.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] O_2344               =  DM_2004 | DM_1995                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(132.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] MAO_2311             =  (MAO_2272) ? I_fsm_1_B01_05 : 32'h0     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(125.0)<0>,B(9.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2002              =  (I_fsm_1_B05_0) ? MAO_2311 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(8.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] MA_2292              =  (CE_0599) ? I_fsm_1_B01_05 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(124.0)<0>,B(9.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1987              =  (I_fsm_1_B05_0) ? MA_2292 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(8.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] O_2336               =  DM_2002 | DM_1987                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(129.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1988              =  (CE_0604) ? MA_2292 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2008              =  O_2336 | DM_1988                        ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(130.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] MA_2295              =  (CE_0601) ? I_fsm_1_B01_05 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(124.0)<0>,B(8.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1985              =  (I_fsm_1_B05_0) ? MA_2295 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1986              =  (CE_0604) ? MA_2295 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_1998              =  DM_1985 | DM_1986                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(129.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] O_2346               =  DM_2008 | DM_1998                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(131.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2012              =  O_2344 | O_2346                         ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(133.0)<0>,B(4.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire       MAO_2277             =  CE_0593 | MAO_2272                      ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(125.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire       CM_1980              =  CP_fsm_1_B04_F2 & MAO_2277              ; // GRP.12 <FB>(L1.0+A1.0+fo64+ld[1:1]) [F(128.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_2016              =  (MAO_2277) ? I_fsm_1_B01_05 : 32'h0     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(126.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2018              =  (CM_1980) ? DM_2016 : I_fsm_1_B01_05    ; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(130.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire[31:0] DM_2019              =  (CM_1976) ? DM_2012 : DM_2018           ; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(135.0)<0>,B(3.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L28)[SYSCTRL::fsm]
wire       I_updateDebugInterface_B29_1 =  G__this_dbg_state_step_pending/*prv*/ == 2'h1; // GRP.12 <B>(L1.0+A1.0+fo7+ld[1]+S) [F(1.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1365)[RV32I_ARCH1::updateDebugInterface]
wire[ 6:0] MA_2099         =  (I_updateDebugInterface_B29_1) ? 7'h7c : 7'h0; // GRP.12 <B>(L1.0+A7.0+fo1+ld[7:0:1]) [F(2.0)<0>,B(3.0)<1>] <0,124> [U7] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1366)[RV32I_ARCH1::step]
wire[ 6:0] G__this_dbg_state_internal_irq_clear_mask =  (G__this_dbg_state_step_mode) ? MA_2099 : 7'h0; // GRP.12 <B>(L1.0+A7.0+fo1+ld[7:1]) [F(19.0)<0>,B(2.0)<1>] <0,124> [U7] P1 OP(sel:?)(./rv32.h:L408)(rv32.cpp:L1366)[RV32I_ARCH1::step]
wire[ 7:0] I_fsm_1_B21_2 =  {1'b0,G__this_dbg_state_internal_irq_clear_mask} ^ 8'hff; // GRP.12 <B>(NL) [F(19.0)<0>,B(1.0)<1>] <-128,-1> [S8] P1 OP(xor:^)(rv32_io.cpp:L94)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B21_3 =  DM_2019 & {{24{I_fsm_1_B21_2[7]}},I_fsm_1_B21_2}; // GRP.12 <FB>(L1.0+A8.0+fo1+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32_io.cpp:L94)[SYSCTRL::fsm]
wire[31:0] DM_1979 =  (MAO_2272) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(125.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1967              =  (I_fsm_1_B05_0) ? DM_1979 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] MA_2291 =  (CE_0599) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1952              =  (I_fsm_1_B05_0) ? MA_2291 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] O_2335               =  DM_1967 | DM_1952                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(129.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1953              =  (CE_0604) ? MA_2291 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1973              =  O_2335 | DM_1953                        ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(130.0)<0>,B(4.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] MA_2297 =  (CE_0591) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1960              =  (CE_0604) ? MA_2297 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] MA_2294 =  (CE_0601) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo2+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1950              =  (I_fsm_1_B05_0) ? MA_2294 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] O_2337               =  DM_1960 | DM_1950                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(129.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] MAO_2304 =  (MAO_2305) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(125.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1969              =  (I_fsm_1_B05_0) ? MAO_2304 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1951              =  (CE_0604) ? MA_2294 : 32'h0             ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] O_2343               =  DM_1969 | DM_1951                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(129.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1975              =  O_2337 | O_2343                         ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(130.0)<0>,B(4.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1977              =  DM_1973 | DM_1975                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(131.0)<0>,B(3.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1961              =  (CE_0593) ? G__this_mem_din : 32'h0     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(131.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1981              =  DM_1961 | DM_1979                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(132.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1983 =  (CM_1980) ? DM_1981 : G__this_io_sysctrl_ext_irq_enable/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(134.0)<0>,B(4.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[31:0] DM_1984              =  (CM_1976) ? DM_1977 : DM_1983           ; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(136.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L29)[SYSCTRL::fsm]
wire[ 6:0] I_fsm_1_B01_08       =  G__this_io_sysctrl_d_intr[2]/*prv*/     ; //  <B>(NL) [F(0.0)<0>,B(0.0)<1>] <0,127> [U7] P1 OP(assign:=)(rv32_io.cpp:L31)[SYSCTRL::fsm]
wire[ 6:0] I_vec_B1_24          =  {G_intr_p_6,6'b0}/*<<6*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,64> [U7] ZLB(6) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 1:0] I_vec_B1_04          =  {G_intr_p_1,1'b0}/*<<1*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,2> [U2] ZLB(1) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 1:0] I_vec_B1_05          =  {1'b0,G_intr_p_0} | I_vec_B1_04         ; //  <B>(fo1+ld[1:1]) [F(0.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 6:0] I_vec_B1_17          =  I_vec_B1_24 | {5'b0,I_vec_B1_05}        ; //  <B>(fo1+ld[1:1]) [F(0.0)<0>,B(1.0)<1>] <0,127> [U7] P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 2:0] I_vec_B1_08          =  {G_intr_p_2,2'b0}/*<<2*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,4> [U3] ZLB(2) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 3:0] I_vec_B1_12          =  {G_intr_p_3,3'b0}/*<<3*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,8> [U4] ZLB(3) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 3:0] I_vec_B1_09          =  {1'b0,I_vec_B1_08} | I_vec_B1_12        ; //  <B>(fo1+ld[1:1]) [F(0.0)<0>,B(1.0)<1>] <0,15> [U4] ZLB(2) P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 4:0] I_vec_B1_16          =  {G_intr_p_4,4'b0}/*<<4*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,16> [U5] ZLB(4) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 5:0] I_vec_B1_20          =  {G_intr_p_5,5'b0}/*<<5*/                ; //  <B>(NL) [F(0.0)<0>,B(1.0)<1>] <0,32> [U6] ZLB(5) P1 OP(shl:<<)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 5:0] I_vec_B1_13          =  {1'b0,I_vec_B1_16} | I_vec_B1_20        ; //  <B>(fo1+ld[1:1]) [F(0.0)<0>,B(1.0)<1>] <0,63> [U6] ZLB(4) P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 5:0] I_vec_B1_21          =  {2'b0,I_vec_B1_09} | I_vec_B1_13        ; //  <B>(fo1+ld[1:1]) [F(0.0)<0>,B(1.0)<1>] <0,63> [U6] ZLB(2) P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 6:0] I_vec_B1_25          =  I_vec_B1_17 | {1'b0,I_vec_B1_21}        ; //  <B>(L1.0+A4.0+fo1+ld[1:1]) [F(1.0)<0>,B(1.0)<1>] <0,127> [U7] P1 OP(or:|)(./rv32_io.h:L711)[InterruptPin<7>::vec]
wire[ 6:0] L_vec_RET            =  I_vec_B1_25                             ; //  <B>(NL) [F(1.0)<0>,B(0.0)<1>] <0,127> [U7] P1 OP(assign:=)(./rv32_io.h:L713)[InterruptPin<7>::vec]
wire       CP_fsm_1_B21_F1     =  G__this_io_sysctrl_divider/*prv*/ == 4'h0; //  <B>(L2.0+A3.0+fo64+ld[1]+S) [F(2.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L97)[SYSCTRL::fsm]
wire[31:0] I_incr_timer_B1_3   =  G__this_io_sysctrl_mtime_l/*prv*/ + 32'h1; // GRP.8 <B>(L2.0+C32.0+A96.0+fo1+ld[1]) [F(34.0,2.0)<0>,B(2.0,34.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(./rv32_io.h:L467)[SYSCTRL::incr_timer]
wire       I_incr_timer_B1_2 =  G__this_io_sysctrl_mtime_l/*prv*/ == 32'hffffffff; //  <B>(L5.0+A31.0+fo1+ld[1]+S) [F(5.0)<0>,B(42.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32_io.h:L467)[SYSCTRL::incr_timer]
wire[31:0] I_incr_timer_B1_5 =  G__this_io_sysctrl_mtime_h/*prv*/ + {31'b0,I_incr_timer_B1_2}; // GRP.9 <B>(L4.0+C33.0+A102.0+fo1+ld[1:1]) [F(42.0,9.0)<0>,B(4.0,37.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(./rv32_io.h:L467)[SYSCTRL::incr_timer]
wire       CP_fsm_1_B18_F2      =  CP_fsm_1_B05_F40 & CE_0604              ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(129.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L81)[SYSCTRL::fsm]
wire[ 4:0] I_fsm_1_B24_1 =  {1'b0,G__this_io_sysctrl_divider/*prv*/} + 5'h1; // GRP.10 <B>(L2.0+C5.0+A15.0+fo1+ld[1]) [F(7.0,2.0)<0>,B(2.0,7.0)<0>] <1,16> [U5] P1 OP(add:+)(rv32_io.cpp:L100)[SYSCTRL::fsm]
wire[ 3:0] I_fsm_1_B24_2        =  I_fsm_1_B24_1[3:0]/*&4'hf*/             ; // GRP.10 <B>(NL) [F(7.0,2.0)<0>,B(0.0)<0>] <0,15> [U4] P1 OP(and:&)(rv32_io.cpp:L100)[SYSCTRL::fsm]
wire       DM_1594        =  (CP_fsm_4_B01_F4) ? G_axi_raddr_s_ready : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L141)[AXI4L::MasterFSM::fsm]
wire       DM_1596        =  (CP_fsm_4_B01_F8) ? G_axi_waddr_s_ready : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L141)[AXI4L::MasterFSM::fsm]
wire       MA_2079         =  (CP_fsm_4_B13_F2) ? G_axi_rdat_s_valid : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L155)[AXI4L::MasterFSM::fsm]
wire       DM_1602              =  (I_fsm_4_B14_1) ? MA_2079 : 1'h0        ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L155)[AXI4L::MasterFSM::fsm]
wire       CM_1607              =  CP_fsm_4_B02_F4 | CP_fsm_4_B28_F2       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32_io.h:L169)[AXI4L::MasterFSM::fsm]
wire       DM_1606         =  (CP_fsm_4_B01_F8) ? G_axi_wdat_s_ready : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L169)[AXI4L::MasterFSM::fsm]
wire[ 1:0] MA_2075       =  (G_axi_wres_s_valid) ? G_axi_wres_s_resp : 2'h0; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(1.0)<0>,B(2.0)<0>] <0,3> [U2] P1 OP(sel:?)(./rv32_io.h:L183)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1608              =  (CP_fsm_4_B01_F8) ? MA_2075 : 2'h0      ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(2.0)<0>,B(1.0)<0>] <0,3> [U2] P1 OP(sel:?)(./rv32_io.h:L183)[AXI4L::MasterFSM::fsm]
wire       DM_1610         =  (CP_fsm_4_B01_F8) ? G_axi_wres_s_valid : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32_io.h:L183)[AXI4L::MasterFSM::fsm]
wire[ 1:0] MA_2331              =  (CP_fsm_4_B01_F2) ? 2'h2 : 2'h0         ; // GRP.12 <B>(L1.0+A2.0+fo1+ld[2:0:1]) [F(2.0)<0>,B(3.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1612              =  (CE_0633) ? MA_2331 : 2'h0              ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:1]) [F(130.0)<0>,B(2.0)<1>] <0,2> [U2] P1 OP(sel:?)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire[ 1:0] DM_1614              =  {1'b0,CP_fsm_4_B02_F2} | DM_1612        ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(or:|)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
wire       AO_2080              =  CP_fsm_4_B13_F2 | CP_fsm_4_B28_F2       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(3.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire       CM_1623              =  AO_2080 & CE_0642                       ; // GRP.12 <FB>(L1.0+A1.0+fo6+ld[1:1]) [F(4.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire       CM_1625              =  CM_1613 | CM_1623                       ; // GRP.12 <FB>(L1.0+A1.0+fo4+ld[1:1]) [F(132.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire[ 4:0] I_fsm_4_B18_0 =  {1'b0,G__this_io_axim_burst_count/*prv*/} + 5'h1f; // GRP.12 <B>(L2.0+C5.0+A15.0+fo1+ld[1]) [F(7.0,2.0)<0>,B(5.0,10.0)<1>] <-1,14> [S5] P1 OP(add:+)(rv32_io.cpp:L160)[AXI4L::MasterFSM::fsm]
wire[ 4:0] DM_1624              =  (CM_1623) ? I_fsm_4_B18_0 : 5'h0        ; // GRP.12 <FB>(L1.0+A5.0+fo1+ld[5:1]) [F(8.0,5.0)<0>,B(3.0)<1>] <-1,14> [S5] P1 OP(sel:?)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire[ 4:0] O_2345               =  DM_1624 | {4'b0,DM_1560}                ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(131.0)<0>,B(2.0)<1>] <-1,15> [S5] P1 OP(or:|)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire[ 4:0] DM_1626              =  O_2345 | {4'b0,DM_1573}                 ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(132.0)<0>,B(1.0)<1>] <-1,15> [S5] P1 OP(or:|)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
wire[ 1:0] I_fsm_3_B2_3         =  (L_fsm_4_RET) ? 2'h0 : I_fsm_3_B1_1     ; // GRP.12 <FB>(L1.0+A2.0+fo1+ld[2:0:1]) [F(135.0)<0>,B(1.0)<1>] <0,3> [U2] P1 OP(sel:?)(rv32_io.cpp:L124)[RV_AXI4_Master::fsm]
wire       G__this_io_axim_data_latched =  CP_fsm_4_B13_F2 | CP_fsm_4_B29_F2; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L119,L163,L188)[RV_AXI4_Master::fsm]
wire       G__this_io_sysctrl_data_latched =  (CP_fsm_1_B04_F2) ? I_fsm_1_B05_0 : 1'h0; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L40,L53)[SYSCTRL::fsm]
wire       I_fsm_2_B3_12 =  G__this_io_axim_data_latched | G__this_io_sysctrl_data_latched; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(129.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L113)[IO::fsm]
wire[31:0] MA_2070      =  (G_axi_rdat_s_valid) ? G_axi_rdat_s_data : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(1.0)<0>,B(3.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L120,L162)[RV_AXI4_Master::fsm]
wire[31:0] G__this_io_axim_data_in =  (CP_fsm_4_B01_F4) ? MA_2070 : 32'h0  ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(2.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L120,L162)[RV_AXI4_Master::fsm]
wire       AO_2320              =  CE_0599 | CE_0601                       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(124.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       AO_2334              =  MAO_2305 | MAO_2272                     ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(125.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       AO_2342              =  AO_2320 | AO_2334                       ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(126.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       AO_2341              =  CP_fsm_1_B04_F2 & AO_2342               ; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(128.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire       CM_1549              =  AO_2341 & I_fsm_1_B05_0                 ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(129.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MA_2290 =  (CE_0599) ? G__this_io_sysctrl_mtimecmp_l/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MA_2293 =  (CE_0601) ? G__this_io_sysctrl_mtimecmp_h/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MAO_2313             =  MA_2290 | MA_2293                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(125.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] I_fsm_1_B04_2 =  I_fsm_1_B01_05 & G__this_io_sysctrl_ext_irq_enable/*prv*/; // GRP.12 <B>(L1.0+A32.0+fo2+ld[1:1]) [F(3.0)<0>,B(8.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32_io.cpp:L48)[SYSCTRL::fsm]
wire[31:0] MA_2279              =  (CE_0591) ? I_fsm_1_B04_2 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MA_2282 =  (CE_0593) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MAO_2303             =  MA_2279 | MA_2282                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(125.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MA_2284 =  (CE_0595) ? G__this_io_sysctrl_mtime_l/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MA_2287 =  (CE_0597) ? G__this_io_sysctrl_mtime_h/*prv*/ : 32'h0; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(124.0)<0>,B(7.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MAO_2308             =  MA_2284 | MA_2287                       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(125.0)<0>,B(6.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MAO_2322             =  MAO_2303 | MAO_2308                     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(126.0)<0>,B(5.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] MAO_2338             =  MAO_2313 | MAO_2322                     ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(127.0)<0>,B(4.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] DM_1550              =  (I_fsm_1_B05_0) ? MAO_2338 : 32'h0      ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(128.0)<0>,B(3.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] G__this_io_sysctrl_data_in =  (CM_1549) ? DM_1550 : 32'h0       ; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[32:1]) [F(130.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32_io.cpp:L38,L56,L63,L71,L74,L77,L81)[SYSCTRL::fsm]
wire[31:0] I_fsm_2_B3_08 =  G__this_io_axim_data_in | G__this_io_sysctrl_data_in; // GRP.12 <FB>(L1.0+A32.0+fo1+ld[1:1]) [F(131.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32_io.cpp:L112)[IO::fsm]
wire       I_RV32I_ARCH1_step_B59_1 =  ! G__this_trap_occurred             ; // GRP.12 <B>(fo2+ld[1]) [F(19.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1176)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B60_1 =  G__this_csr_rw[0]/*&1'h1*/          ; // GRP.12 <B>(NL) [F(14.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1178)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B60_2 =  ! I_RV32I_ARCH1_step_B60_1          ; // GRP.12 <B>(fo1+ld[1]) [F(14.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1178)[RV32I_ARCH1::step]
wire       QC_1631   =  I_RV32I_ARCH1_step_B59_1 & I_RV32I_ARCH1_step_B60_2; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       A_2196               =  QC_1631 & CP_ctrl_decode_B16_F2         ; // GRP.12 <B>(L1.0+A1.0+fo9+ld[1:1]) [F(21.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       QC_1632              =  CE_0105 & A_2196                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       QC_1633   =  I_RV32I_ARCH1_step_B59_1 & I_RV32I_ARCH1_step_B60_1; // GRP.12 <B>(L1.0+A1.0+fo11+ld[1:1]) [F(20.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[15:0] I_RV32I_ARCH1_step_B64_2 =  G__this_bus2[15:0]/*&16'hffff*/     ; // GRP.12 <B>(NL) [F(22.0)<0>,B(86.0)<1>] <0,65535> [U16] P1 OP(and:&)(rv32.cpp:L1178)[RV32I_ARCH1::step]
wire[11:0] I_writeback_0_B5_1 =  I_RV32I_ARCH1_step_B64_2[11:0]/*&12'hfff*/; // GRP.12 <B>(NL) [F(22.0)<0>,B(86.0)<1>] <0,4095> [U12] P1 OP(and:&)(rv32.cpp:L967)[RV32I::CSR::writeback]
wire[11:0] N_0025               =  I_writeback_0_B5_1 & 12'hfff            ; // GRP.12 <B>(NL) [F(22.0)<0>,B(86.0)<1>] <0,4095> [U12] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CE_0702              =  N_0025 == 12'h300                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(8.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       QC_1634              =  QC_1633 & CE_0702                       ; // GRP.12 <B>(L1.0+A1.0+fo14+ld[1:1]) [F(27.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       O_2211               =  G__this_trap_occurred | QC_1634         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       CM_1640              =  QC_1632 | O_2211                        ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(29.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       N_1642               =  CM_1640 & CP_RV32I_ARCH1_step_B57_F1    ; // GRP.12 <FB>(L1.0+A1.0+fo13+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[ 7:0] I_writeback_0_B1_1   =  G__this_csr_op & 8'h90                  ; // GRP.12 <B>(NL) [F(21.0)<0>,B(86.0)<1>] <0,144> [U8] P1 OP(and:&)(rv32.cpp:L964)[RV32I::CSR::writeback]
wire       I_writeback_0_B1_2   =  I_writeback_0_B1_1 == 8'h0              ; // GRP.12 <B>(L3.0+A7.0+fo1+ld[1]+S) [F(24.0)<0>,B(86.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L964)[RV32I::CSR::writeback]
wire[ 6:0] I_writeback_0_B2_0   =  G__this_csr_op[6:0] & 7'h48             ; // GRP.12 <B>(NL) [F(21.0)<0>,B(88.0)<1>] <0,72> [U7] P1 OP(and:&)(rv32.cpp:L965)[RV32I::CSR::writeback]
wire       I_writeback_0_B2_1   =  I_writeback_0_B2_0 == 7'h0              ; // GRP.12 <B>(L3.0+A6.0+fo34+ld[1]+S) [F(24.0)<0>,B(88.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L965)[RV32I::CSR::writeback]
wire       CE_0687              =  ! I_writeback_0_B2_1                    ; // GRP.12 <B>(fo33+ld[1]) [F(24.0)<0>,B(52.0,84.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L965)[RV32I::CSR::writeback]
wire       AO_2213              =  CE_0687 | I_writeback_0_B2_1            ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(52.0,84.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire       CM_2050              =  I_writeback_0_B1_2 & AO_2213            ; // GRP.12 <B>(L1.0+A1.0+fo32+ld[1:1]) [F(26.0)<0>,B(51.0,83.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[31:0] I_writeback_0_B4_0   =  G__this_bus1 | DM_1921                  ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(32.0)<0>,B(53.0,85.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L965)[RV32I::CSR::writeback]
wire[31:0] DM_2048              =  (CE_0687) ? I_writeback_0_B4_0 : 32'h0  ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(33.0)<0>,B(52.0,84.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[31:0] I_writeback_0_B3_0   =  G__this_bus1 ^ 32'hffffffff             ; // GRP.12 <B>(NL) [F(31.0)<0>,B(52.0,84.0)<1>] <-2147483648,2147483647> [S32] P1 OP(xor:^)(rv32.cpp:L966)[RV32I::CSR::writeback]
wire[31:0] MA_2259              =  (I_writeback_0_B2_1) ? DM_1921 : 32'h0  ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(29.0)<0>,B(53.0,85.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[31:0] DM_2049              =  I_writeback_0_B3_0 & MA_2259            ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(32.0)<0>,B(52.0,84.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[31:0] DM_2051              =  DM_2048 | DM_2049                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(34.0)<0>,B(51.0,83.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[31:0] DM_2052              =  (CM_2050) ? DM_2051 : G__this_bus1      ; // GRP.12 <B>(L2.0+A64.0+fo11+ld[32:1:1]) [F(36.0)<0>,B(50.0,82.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L965,L966,L1178)[RV32I::CSR::writeback]
wire[12:0] MA_2262              =  (QC_1634) ? 13'h1888 : 13'h0            ; // GRP.12 <B>(L1.0+A13.0+fo1+ld[13:0:1]) [F(28.0)<0>,B(3.0)<1>] <0,6280> [U13] P1 OP(sel:?)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[12:0] DM_1636              =  DM_2052[12:0] & MA_2262                 ; // GRP.12 <B>(L1.0+A13.0+fo1+ld[1:1]) [F(37.0)<0>,B(2.0)<1>] <0,6280> [U13] P1 OP(and:&)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[16:0] I_do_trap_B4_2 =  {G__this_csr_mstatus/*prv*/[12:0],4'b0}/*<<4*/; // GRP.12 <B>(NL) [F(0.0)<0>,B(3.0)<1>] <0,131056> [U17] ZLB(4) P1 OP(shl:<<)(rv32.cpp:L935)[RV32I::CSR::do_trap]
wire[ 7:0] I_do_trap_B4_3       =  I_do_trap_B4_2[7:0] & 8'h80             ; // GRP.12 <B>(NL) [F(0.0)<0>,B(3.0)<1>] <0,128> [U8] ZLB(4) P1 OP(and:&)(rv32.cpp:L935)[RV32I::CSR::do_trap]
wire[12:0] I_do_trap_B4_4       =  {5'b0,I_do_trap_B4_3} | 13'h1800        ; // GRP.12 <B>(NL) [F(0.0)<0>,B(3.0)<1>] <6144,8191> [U13] P1 OP(or:|)(rv32.cpp:L935)[RV32I::CSR::do_trap]
wire[12:0] DM_1637      =  (G__this_trap_occurred) ? I_do_trap_B4_4 : 13'h0; // GRP.12 <B>(L1.0+A13.0+fo1+ld[13:1]) [F(20.0)<0>,B(3.0)<1>] <0,8191> [U13] P1 OP(sel:?)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[ 8:0] I_do_mret_B1_1       =  G__this_csr_mstatus/*prv*/[12:4]/*>>4*/ ; // GRP.12 <B>(NL) [F(0.0)<0>,B(4.0)<1>] <0,511> [U9] P1 OP(shr:>>)(rv32.cpp:L920)[RV32I::CSR::do_mret]
wire[ 3:0] I_do_mret_B1_2       =  I_do_mret_B1_1[3:0] & 4'h8              ; // GRP.12 <B>(NL) [F(0.0)<0>,B(4.0)<1>] <0,8> [U4] P1 OP(and:&)(rv32.cpp:L920)[RV32I::CSR::do_mret]
wire[ 7:0] I_do_mret_B1_3       =  {4'b0,I_do_mret_B1_2} | 8'h80           ; // GRP.12 <B>(NL) [F(0.0)<0>,B(4.0)<1>] <128,255> [U8] P1 OP(or:|)(rv32.cpp:L920)[RV32I::CSR::do_mret]
wire[ 7:0] MA_2204              =  (A_2196) ? I_do_mret_B1_3 : 8'h0        ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(22.0)<0>,B(4.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[ 7:0] DM_1635              =  (CE_0105) ? MA_2204 : 8'h0              ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[8:1]) [F(25.0)<0>,B(3.0)<1>] <0,255> [U8] P1 OP(sel:?)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[12:0] O_2263               =  DM_1637 | {5'b0,DM_1635}                ; // GRP.12 <B>(L1.0+A8.0+fo1+ld[1:1]) [F(26.0)<0>,B(2.0)<1>] <0,8191> [U13] P1 OP(or:|)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire[12:0] DM_1641              =  DM_1636 | O_2263                        ; // GRP.12 <B>(L1.0+A13.0+fo1+ld[1:1]) [F(38.0)<0>,B(1.0)<1>] <0,8191> [U13] P1 OP(or:|)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
wire       CE_0704              =  N_0025 == 12'h304                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2351               =  CE_0704 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0004   =  A_2351 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo12+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire[11:0] I_write_B03_0        =  DM_2052[11:0] & 12'h888                 ; // GRP.12 <B>(NL) [F(36.0)<0>,B(0.0)<1>] <0,2184> [U12] P1 OP(and:&)(./rv32.h:L57)[RV32I::CSR::write]
wire       CE_0706              =  N_0025 == 12'h305                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2352               =  CE_0706 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0008   =  A_2352 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire[31:0] I_write_B04_0        =  DM_2052 & 32'hfffffffc                  ; // GRP.12 <B>(NL) [F(36.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(and:&)(./rv32.h:L58)[RV32I::CSR::write]
wire       CE_0708              =  N_0025 == 12'h340                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(6.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2353               =  CE_0708 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0010   =  A_2353 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CE_0710              =  N_0025 == 12'h341                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       QC_1643              =  QC_1633 & CE_0710                       ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(27.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire       CM_1646              =  QC_1643 | G__this_trap_occurred         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire       N_1648               =  CM_1646 & CP_RV32I_ARCH1_step_B57_F1    ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire[31:0] DM_1644              =  (QC_1643) ? DM_2052 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(37.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire[31:0] DM_1645        =  (G__this_trap_occurred) ? G__this_bus1 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(32.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire[31:0] DM_1647              =  DM_1644 | DM_1645                       ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(38.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(or:|)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
wire       CE_0712              =  N_0025 == 12'h342                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       QC_1649              =  QC_1633 & CE_0712                       ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(27.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[11:0] I_do_trap_B1_3       =  I_interrupt_detected_B1_2 & 12'h800     ; // GRP.12 <B>(NL) [F(1.0)<0>,B(9.0)<1>] <0,2048> [U12] P1 OP(and:&)(rv32.cpp:L928)[RV32I::CSR::do_trap]
wire       I_do_trap_B1_4       =  I_do_trap_B1_3 == 12'h0                 ; // GRP.12 <B>(L4.0+A11.0+fo34+ld[1]+S) [F(5.0)<0>,B(9.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L928)[RV32I::CSR::do_trap]
wire       CE_0727              =  ! I_do_trap_B1_4                        ; // GRP.12 <B>(fo1+ld[1]) [F(5.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L928)[RV32I::CSR::do_trap]
wire[ 7:0] I_do_trap_B2_0       =  I_interrupt_detected_B1_2[7:0]/*&8'hff*/; // GRP.12 <B>(NL) [F(1.0)<0>,B(5.0)<1>] <0,255> [U8] P1 OP(and:&)(rv32.cpp:L929)[RV32I::CSR::do_trap]
wire       I_do_trap_B2_1       = !I_do_trap_B2_0[7]                   ; // GRP.12 <B>(fo1+S) [F(1.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(gt:>)(rv32.cpp:L929)[RV32I::CSR::do_trap]
wire       CE_0730              =  ! I_do_trap_B2_1                        ; // GRP.12 <B>(fo1+ld[1]) [F(1.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L929)[RV32I::CSR::do_trap]
wire       A_2110               =  CE_0730 & I_do_trap_B1_4                ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       AO_2130              =  CE_0727 | A_2110                        ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(7.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       QC_1653              =  G__this_trap_occurred & AO_2130         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(20.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       CM_1656              =  QC_1649 | QC_1653                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       N_1658               =  CM_1656 & CP_RV32I_ARCH1_step_B57_F1    ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[31:0] DM_1654              =  (QC_1649) ? DM_2052 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(37.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[31:0] DM_2053        =  (I_do_trap_B1_4) ? 32'h80000007 : 32'h8000000b; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:0:1]) [F(6.0)<0>,B(4.0)<1>] <-2147483641,-2147483637> [S32] P1 OP(sel:?)(rv32.cpp:L928)[RV32I::CSR::do_trap]
wire[31:0] MA_2142              =  (AO_2130) ? DM_2053 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(8.0)<0>,B(3.0)<1>] <-2147483641,0> [S32] P1 OP(sel:?)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[31:0] DM_1655             =  (G__this_trap_occurred) ? MA_2142 : 32'h0; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(20.0)<0>,B(2.0)<1>] <-2147483641,0> [S32] P1 OP(sel:?)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire[32:0] DM_1657              =  {1'b0,DM_1654} | {DM_1655[31],DM_1655}  ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[1:1]) [F(38.0)<0>,B(1.0)<1>] <-2147483641,4294967295> [S33] P1 OP(or:|)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
wire       CE_0714              =  N_0025 == 12'h343                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(7.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       QC_1659              =  QC_1633 & CE_0714                       ; // GRP.12 <B>(L1.0+A1.0+fo33+ld[1:1]) [F(27.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L62)(rv32.cpp:L931)[RV32I_ARCH1::step]
wire       CM_1661              =  QC_1659 | G__this_trap_occurred         ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L62)(rv32.cpp:L931)[RV32I_ARCH1::step]
wire       N_1662               =  CM_1661 & CP_RV32I_ARCH1_step_B57_F1    ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(136.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L62)(rv32.cpp:L931)[RV32I_ARCH1::step]
wire[31:0] DM_1660              =  (QC_1659) ? DM_2052 : 32'h0             ; // GRP.12 <B>(L1.0+A32.0+fo1+ld[32:1]) [F(37.0)<0>,B(1.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L62)(rv32.cpp:L931)[RV32I_ARCH1::step]
wire[32:0] sub_I_fsm_1_B01_16 = {1'b0,G__this_io_sysctrl_mtimecmp_h/*prv*/} - {1'b0,G__this_io_sysctrl_mtime_h/*prv*/}; // G__this_io_sysctrl_mtime_h/*prv*/ > G__this_io_sysctrl_mtimecmp_h/*prv*/
wire       I_fsm_1_B01_16       = (sub_I_fsm_1_B01_16[32])                ; // GRP.12 <B>(L2.0+C64.0+A160.0+fo1+ld[1:1]+S) [F(66.0)<0>,B(5.0,69.0)<1>] <0,1> [U1] P1 OP(gt:>)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire       CP_fsm_1_B01_F2      =  ! I_fsm_1_B01_16                        ; // GRP.12 <B>(fo2+ld[1]) [F(66.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire       I_fsm_1_B02_0 =  G__this_io_sysctrl_mtime_h/*prv*/ == G__this_io_sysctrl_mtimecmp_h/*prv*/; // GRP.12 <B>(L7.0+A95.0+fo1+ld[1:1]+S) [F(7.0)<0>,B(10.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire       CP_fsm_1_B02_F1      =  CP_fsm_1_B01_F2 & I_fsm_1_B02_0         ; // GRP.12 <B>(L1.0+A1.0+fo2+ld[1:1]) [F(67.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire       CM_1944              =  CP_fsm_1_B02_F1 | CP_fsm_1_B01_F2       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(68.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32_io.cpp:L47,L47)[SYSCTRL::fsm]
wire[32:0] sub_I_fsm_1_B03_2 = {1'b0,G__this_io_sysctrl_mtime_l/*prv*/} - {1'b0,G__this_io_sysctrl_mtimecmp_l/*prv*/}; // G__this_io_sysctrl_mtime_l/*prv*/ >= G__this_io_sysctrl_mtimecmp_l/*prv*/
wire       I_fsm_1_B03_2        = (!sub_I_fsm_1_B03_2[32])                ; // GRP.12 <B>(L2.0+C64.0+A160.0+fo1+ld[1:1]+S) [F(66.0)<0>,B(4.0,68.0)<1>] <0,1> [U1] P1 OP(ge:>=)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire       DM_1945              =  (CP_fsm_1_B02_F1) ? I_fsm_1_B03_2 : 1'h0; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(68.0)<0>,B(2.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L47,L47)[SYSCTRL::fsm]
wire       G__this_io_sysctrl_mtip =  (CM_1944) ? DM_1945 : 1'h1           ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(69.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(sel:?)(rv32_io.cpp:L47)[SYSCTRL::fsm]
wire[ 7:0] I_RV32I_ARCH1_step_B68_5 =  {G__this_io_sysctrl_mtip,7'b0}/*<<7*/; // GRP.12 <B>(NL) [F(69.0)<0>,B(0.0)<1>] <0,128> [U8] ZLB(7) P1 OP(shl:<<)(rv32.cpp:L1184)[RV32I_ARCH1::step]
wire       I_fsm_1_B04_3        =  I_fsm_1_B04_2 != 32'h0                  ; // GRP.12 <B>(L5.0+A31.0+fo1+ld[1]+S) [F(8.0)<0>,B(5.0)<1>] <0,1> [U1] P1 OP(ne:!=)(rv32_io.cpp:L48)[SYSCTRL::fsm]
wire       G__this_io_sysctrl_meip =  I_fsm_1_B04_3                        ; // GRP.12 <B>(NL) [F(8.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(assign:=)(rv32_io.cpp:L48)[SYSCTRL::fsm]
wire[11:0] I_RV32I_ARCH1_step_B68_2 =  {G__this_io_sysctrl_meip,11'b0}/*<<11*/; // GRP.12 <B>(NL) [F(8.0)<0>,B(0.0)<1>] <0,2048> [U12] ZLB(11) P1 OP(shl:<<)(rv32.cpp:L1184)[RV32I_ARCH1::step]
wire[11:0] I_RV32I_ARCH1_step_B68_6 =  {4'b0,I_RV32I_ARCH1_step_B68_5} | I_RV32I_ARCH1_step_B68_2; // GRP.12 <B>(fo1+ld[1:1]) [F(69.0)<0>,B(0.0)<1>] <0,4095> [U12] ZLB(7) P1 OP(or:|)(rv32.cpp:L1184)[RV32I_ARCH1::step]
wire       CE_0718              =  N_0025 == 12'hb00                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(84.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2354               =  CE_0718 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(48.0,80.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0200   =  A_2354 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(136.0)<0>,B(47.0,79.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       N_2057               =  ROOT_CP | CP_write_B01_F0200            ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(137.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L908)[RV32I_ARCH1::step]
wire[31:0] DM_1663 =  (CP_write_B01_F0200) ? DM_2052 : G__this_csr_mcycle/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(138.0)<0>,B(46.0,78.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L64)
wire[31:0] G__this_csr_mcycle_v1 =  DM_1663                                ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(44.0,76.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(./rv32.h:L64)
wire[31:0] I_RV32I_ARCH1_step_B93_1 =  G__this_csr_mcycle_v1               ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(44.0,76.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L1212)[RV32I_ARCH1::step]
wire[31:0] I_update_counter_1_B1_1 =  I_RV32I_ARCH1_step_B93_1 + 32'h1     ; // GRP.12 <FB>(L2.0+C32.0+A96.0+fo2+ld[1]) [F(172.0,140.0)<0>,B(44.0,76.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L906)[RV32I::CSR::update_counter]
wire       I_RV32I_ARCH1_step_B95_2 =  G__this_trap_occurred | G__this_io_axim_stalled; // GRP.12 <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(135.0)<0>,B(4.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1215)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B95_3 =  ! I_RV32I_ARCH1_step_B95_2          ; // GRP.12 <FB>(fo1+ld[1]) [F(135.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1215)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B95_6 =  G__this_T_clr & I_RV32I_ARCH1_step_B95_3; // GRP.12 <FB>(L1.0+A1.0+fo66+ld[1:1]) [F(137.0)<0>,B(3.0)<1>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1215)[RV32I_ARCH1::step]
wire       CE_0720              =  N_0025 == 12'hb02                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(86.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2355               =  CE_0720 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(50.0,82.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0400   =  A_2355 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(136.0)<0>,B(49.0,81.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       N_2058          =  I_RV32I_ARCH1_step_B95_6 | CP_write_B01_F0400; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(138.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L912)[RV32I_ARCH1::step]
wire[31:0] DM_1664 =  (CP_write_B01_F0400) ? DM_2052 : G__this_csr_minstret/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo2+ld[32:1:1]) [F(138.0)<0>,B(48.0,80.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L65)
wire[31:0] G__this_csr_minstret_v1 =  DM_1664                              ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(46.0,78.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(./rv32.h:L65)
wire[31:0] I_RV32I_ARCH1_step_B93_0 =  G__this_csr_minstret_v1             ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(46.0,78.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L1212)[RV32I_ARCH1::step]
wire[31:0] I_update_counter_1_B2_1 =  I_RV32I_ARCH1_step_B93_0 + 32'h1     ; // GRP.12 <FB>(L2.0+C32.0+A96.0+fo2+ld[1]) [F(172.0,140.0)<0>,B(46.0,78.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L910)[RV32I::CSR::update_counter]
wire[31:0] DM_1665 =  (I_RV32I_ARCH1_step_B95_6) ? I_update_counter_1_B2_1 : G__this_csr_minstret_v1; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(174.0,142.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L912)[RV32I_ARCH1::step]
wire       CE_0722              =  N_0025 == 12'hb80                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(45.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2356               =  CE_0722 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(8.0,41.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F0800   =  A_2356 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(136.0)<0>,B(7.0,40.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       N_2059               =  ROOT_CP | CP_write_B01_F0800            ; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(137.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L907)[RV32I_ARCH1::step]
wire[31:0] DM_1666 =  (CP_write_B01_F0800) ? DM_2052 : G__this_csr_mcycleh/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(138.0)<0>,B(6.0,39.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L66)
wire[31:0] G__this_csr_mcycleh_v1 =  DM_1666                               ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(4.0,37.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(./rv32.h:L66)
wire[31:0] I_update_counter_1_B1_4 =  G__this_csr_mcycleh_v1               ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(4.0,37.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L907)[RV32I::CSR::update_counter]
wire       I_update_counter_1_B1_2 =  I_update_counter_1_B1_1 == 32'h0     ; // GRP.12 <FB>(L5.0+A31.0+fo1+ld[1]+S) [F(177.0)<0>,B(42.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L907)[RV32I::CSR::update_counter]
wire[31:0] I_update_counter_1_B1_5 =  I_update_counter_1_B1_4 + {31'b0,I_update_counter_1_B1_2}; // GRP.12 <FB>(L4.0+C33.0+A102.0+fo1+ld[1:1]) [F(214.0,181.0)<0>,B(4.0,37.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L907)[RV32I::CSR::update_counter]
wire       CE_0724              =  N_0025 == 12'hb82                       ; // GRP.12 <B>(L4.0+A11.0+fo1+ld[1]+S) [F(26.0)<0>,B(47.0)<1>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L281)[RV32I::CSR::write]
wire       A_2357               =  CE_0724 & QC_1633                       ; // GRP.12 <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(10.0,43.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       CP_write_B01_F1000   =  A_2357 & CP_RV32I_ARCH1_step_B57_F1     ; // GRP.12 <FB>(L1.0+A1.0+fo33+ld[1:1]) [F(136.0)<0>,B(9.0,42.0)<1>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L281)[RV32I::CSR::write]
wire       N_2060          =  I_RV32I_ARCH1_step_B95_6 | CP_write_B01_F1000; // GRP.12 <FB>(L1.0+A1.0+fo32+ld[1:1]) [F(138.0)<0>,B(1.0)<1>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L911)[RV32I_ARCH1::step]
wire[31:0] DM_1667 =  (CP_write_B01_F1000) ? DM_2052 : G__this_csr_minstreth/*prv*/; // GRP.12 <FB>(L2.0+A64.0+fo2+ld[32:1:1]) [F(138.0)<0>,B(8.0,41.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(./rv32.h:L67)
wire[31:0] G__this_csr_minstreth_v1 =  DM_1667                             ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(6.0,39.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(./rv32.h:L67)
wire[31:0] I_update_counter_1_B2_4 =  G__this_csr_minstreth_v1             ; // GRP.12 <FB>(NL) [F(138.0)<0>,B(6.0,39.0)<1>] <0,4294967295> [U32] P1 OP(assign:=)(rv32.cpp:L911)[RV32I::CSR::update_counter]
wire       I_update_counter_1_B2_2 =  I_update_counter_1_B2_1 == 32'h0     ; // GRP.12 <FB>(L5.0+A31.0+fo1+ld[1]+S) [F(177.0)<0>,B(44.0)<1>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L911)[RV32I::CSR::update_counter]
wire[31:0] I_update_counter_1_B2_5 =  I_update_counter_1_B2_4 + {31'b0,I_update_counter_1_B2_2}; // GRP.12 <FB>(L4.0+C33.0+A102.0+fo1+ld[1:1]) [F(214.0,181.0)<0>,B(6.0,39.0)<1>] <0,4294967295> [U32] P1 OP(add:+)(rv32.cpp:L911)[RV32I::CSR::update_counter]
wire[31:0] DM_1668 =  (I_RV32I_ARCH1_step_B95_6) ? I_update_counter_1_B2_5 : G__this_csr_minstreth_v1; // GRP.12 <FB>(L2.0+A64.0+fo1+ld[32:1:1]) [F(216.0,183.0)<0>,B(2.0)<1>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L911)[RV32I_ARCH1::step]
wire       I_ctrl_decode_B12_1  =  ! G__this_I_LD                          ; // GRP.12(fo1+ld[1]) [F(8.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1003)[RV32I_ARCH1::ctrl_decode]
wire       I_RV32I_ARCH1_step_B53_4 =  I_ctrl_decode_B12_1 & G__this_T_t_2 ; // GRP.12(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1171)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B54_3 =  I_RV32I_ARCH1_step_B53_4 | I_RV32I_ARCH1_step_B34_1; // GRP.12(L1.0+A1.0+fo5+ld[1:1]) [F(10.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1171)[RV32I_ARCH1::step]
wire[ 4:0] DM_2047   =  (I_RV32I_ARCH1_step_B54_3) ? G__this_dc_I_rd : 5'h0; // GRP.12(L1.0+A5.0+fo2+ld[5:1]) [F(11.0)<0>,B(5.0)<0>] <0,31> [U5] P1 OP(sel:?)(rv32.cpp:L1141,L1171)[RV32I_ARCH1::step]
wire       I_writeback_1_B1_0   =  DM_2047 == 5'h0                         ; // GRP.12(L3.0+A4.0+fo1+ld[1]+S) [F(14.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(eq:==)(./rv32.h:L324)[RV32I::writeback]
wire       CE_0681              =  ! I_writeback_1_B1_0                    ; // GRP.12(fo1+ld[1]) [F(14.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L324)[RV32I::writeback]
wire       CP_writeback_1_B1_F2 =  CP_RV32I_ARCH1_step_B57_F1 & CE_0681    ; // GRP.12 <F>(L1.0+A1.0+fo1+ld[1:1]) [F(136.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L324)[RV32I::writeback]
wire[ 4:0] I_writeback_1_B2_0   =  DM_2047/*&5'h1f*/                       ; // GRP.12(NL) [F(11.0)<0>,B(0.0)<0>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L324)[RV32I::writeback]
wire[ 4:0] N_1512               =  I_writeback_1_B2_0/*&5'h1f*/            ; // GRP.12(NL) [F(11.0)<0>,B(0.0)<0>] <0,31> [U5] P1 OP(and:&)(./rv32.h:L324)[RV32I::writeback]
wire       I_RV32I_ARCH1_step_B51_3 =  A_2135 & CP_set_17_B01_F7FE         ; // GRP.12(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1160)[RV32I_ARCH1::step]
wire       I_RV32I_ARCH1_step_B58_4 =  ! I_RV32I_ARCH1_step_B51_3          ; // GRP.12(fo32+ld[1]) [F(8.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1172)[RV32I_ARCH1::step]
wire[31:0] I_RV32I_ARCH1_step_B58_5 =  (I_RV32I_ARCH1_step_B58_4) ? G__this_bus3 : G__this_bus0; // GRP.12 <F>(L2.0+A64.0+fo1+ld[32:1:1]) [F(118.0,57.0)<0>,B(2.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1172)[RV32I_ARCH1::step]
wire       CP_fsm_4_B19_F2      =  CP_fsm_4_B13_F2 & CE_0645               ; //  <FB>(L1.0+A1.0+ld[1:1]) [F(3.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L164)[AXI4L::MasterFSM::fsm]
wire       CP_fsm_4_B38_F2      =  CP_fsm_4_B35_F2 & CE_0663               ; //  <FB>(L1.0+A1.0+ld[1:1]) [F(3.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32_io.cpp:L196)[AXI4L::MasterFSM::fsm]
wire       CM_1381              =  CP_decode_B02_F004 | CP_decode_B02_F020 ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(10.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       CM_1383              =  CP_decode_B02_F040 | CP_decode_B02_F200 ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(10.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       CM_1387              =  CM_1381 | CM_1383                       ; //  <B>(L1.0+A1.0+fo2+ld[1:1]) [F(5.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       O_2111               =  CP_decode_B02_F400 | CP_decode_B02_F002 ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       O_2131               =  CM_1387 | O_2111                        ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       CE_0115              =  CP_decode_B02_F080 | CP_decode_B02_F100 ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(10.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0118              =  CE_0114 | CE_0115                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0119              =  CE_0116 | CE_0117                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CE_0120              =  CE_0118 | CE_0119                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CP_decode_B02_F001   =  ! CE_0120                               ; //  <B>(fo2+ld[1]) [F(7.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L728)[RV32I::DC::decode]
wire       CM_1389              =  O_2131 | CP_decode_B02_F001             ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       I_decode_B10_1       =  G__this_dc_opID == 16'h0                ; //  <B>(L4.0+A15.0+fo3+ld[1]+S) [F(24.0)<0>,B(11.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L730)[RV32I::DC::decode]
wire       AO_2078              =  N_1510 | N_1506                         ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(2.0)<0>,B(10.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L994)[RV32I_ARCH1::ctrl_decode]
wire       I_ctrl_decode_B03_0  =  ROOT_CP & AO_2078                       ; //  <B>(L1.0+A1.0+fo4+ld[1:1]) [F(3.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L994)[RV32I_ARCH1::ctrl_decode]
wire       AO_2199              =  (CM_1387) ? I_ctrl_decode_B03_0 : 1'h0  ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       DM_1388              =  I_decode_B10_1 & AO_2199                ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       MA_2183     =  (CP_decode_B02_F002) ? I_ctrl_decode_B03_0 : 1'h0; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       DM_1373              =  I_decode_B10_1 & MA_2183                ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       O_2205               =  DM_1388 | DM_1373                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       MA_2188     =  (CP_decode_B02_F400) ? I_ctrl_decode_B03_0 : 1'h0; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       DM_1378              =  I_decode_B10_1 & MA_2188                ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(25.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       DM_1372     =  (CP_decode_B02_F001) ? I_ctrl_decode_B03_0 : 1'h0; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       O_2198               =  DM_1378 | DM_1372                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(26.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       DM_1390              =  O_2205 | O_2198                         ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(27.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       G__this_dc_error     =  (CM_1389) ? DM_1390 : 1'h0              ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(28.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(sel:?)(./rv32.h:L214)(rv32.cpp:L730,L734,L737,L738,L741,L742,L743)[RV32I::DC::decode]
wire       CE_0454              =  N_0018 == 2'h2                          ; //  <B>(L1.0+A1.0+fo2+ld[1]+S) [F(5.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L849)[RV32I::formatRead]
wire       CM_1842              =  CE_0452 | CE_0454                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       I_formatRead_B09_0   =  I_formatRead_B01_0 == 2'h0              ; //  <B>(L1.0+A1.0+fo1+ld[1]+S) [F(1.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L864)[RV32I::formatRead]
wire       QC_1049              =  CE_0454 & I_formatRead_B09_0            ; //  <B>(L1.0+A1.0+fo2+ld[1:1]) [F(6.0)<0>,B(8.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       O_2129               =  CM_1842 | QC_1049                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       CM_1843              =  O_2129 | QC_1051                        ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       QC_1052              =  QC_1049 | QC_1051                       ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L849,L852)[RV32I::formatRead]
wire       L_formatRead_RET     =  (CM_1843) ? QC_1052 : 1'h0              ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(9.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(sel:?)(rv32.cpp:L869)[RV32I::formatRead]
wire       CE_0444              =  ! L_formatRead_RET                      ; //  <B>(fo1+ld[1]) [F(9.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1066)[RV32I_ARCH1::formatReadData]
wire       CP_formatReadData_B2_F2 =  I_RV32I_ARCH1_step_B34_2 & CE_0444   ; //  <B>(L1.0+A1.0+fo2+ld[1:1]) [F(10.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L1066)[RV32I_ARCH1::formatReadData]
wire       O_2276             =  G__this_dc_error | CP_formatReadData_B2_F2; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(29.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1210)[RV32I_ARCH1::step]
wire       O_2278               =  G__this_wfi | O_2276                    ; //  <B>(L1.0+A1.0+fo1+ld[1:1]) [F(30.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1210)[RV32I_ARCH1::step]
wire       QC_1134              =  CE_0570 & I_formatWrite_1_B6_0          ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(120.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(and:&)(rv32.cpp:L876,L881,L885)[RV32I::formatWrite]
wire       O_2270               =  CE_0566 | QC_1131                       ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(120.0,59.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L892)[RV32I::formatWrite]
wire       L_formatWrite_1_RET  =  QC_1134 | O_2270                        ; //  <FB>(L1.0+A1.0+fo1+ld[1:1]) [F(121.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L892)[RV32I::formatWrite]
wire       CE_0560              =  ! L_formatWrite_1_RET                   ; //  <FB>(fo1+ld[1]) [F(121.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(not:!)(./rv32.h:L367)[RV32I_ARCH1::MEMORY::formatWrite]
wire       CP_formatWrite_0_B2_F2 =  CP_updateMemIO_B02_F2 & CE_0560       ; //  <FB>(L1.0+A1.0+fo2+ld[1:1]) [F(122.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(and:&)(./rv32.h:L367)[RV32I_ARCH1::MEMORY::formatWrite]
wire       I_RV32I_ARCH1_step_B91_4 =  O_2278 | CP_formatWrite_0_B2_F2     ; //  <FB>(L1.0+A1.0+ld[1:1]) [F(123.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1210)[RV32I_ARCH1::step]
wire       G__this_mem_error =  CP_formatWrite_0_B2_F2 | CP_formatReadData_B2_F2; //  <FB>(L1.0+A1.0+ld[1:1]) [F(123.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(./rv32.h:L364,L368)(rv32.cpp:L1067)[RV32I_ARCH1::step]
wire[ 5:0] I_updateDebugInterface_B05_4 =  G_dbg_idx[5:0]/*&6'h3f*/        ; // (NL) [F(0.0)<0>,B(38.0)<0>] <0,63> [U6] P1 OP(and:&)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire[ 5:0] N_0015               =  I_updateDebugInterface_B05_4 & 6'h3f    ; // (NL) [F(0.0)<0>,B(38.0)<0>] <0,63> [U6] P1 OP(and:&)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00008 =  N_0015 == 6'h21           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(35.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00010 =  N_0015 == 6'h22           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(33.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0361 =  CP_updateDebugInterface_B05_F00008 | CP_updateDebugInterface_B05_F00010; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00020 =  N_0015 == 6'h23           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(31.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00040 =  N_0015 == 6'h24           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(29.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0362 =  CP_updateDebugInterface_B05_F00020 | CP_updateDebugInterface_B05_F00040; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0369              =  CE_0361 | CE_0362                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00080 =  N_0015 == 6'h25           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(27.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00100 =  N_0015 == 6'h26           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(25.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0363 =  CP_updateDebugInterface_B05_F00080 | CP_updateDebugInterface_B05_F00100; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00200 =  N_0015 == 6'h27           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(23.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00400 =  N_0015 == 6'h28           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(21.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0364 =  CP_updateDebugInterface_B05_F00200 | CP_updateDebugInterface_B05_F00400; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0370              =  CE_0363 | CE_0364                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0373              =  CE_0369 | CE_0370                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00800 =  N_0015 == 6'h29           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(19.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F01000 =  N_0015 == 6'h2a           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(17.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0365 =  CP_updateDebugInterface_B05_F00800 | CP_updateDebugInterface_B05_F01000; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F02000 =  N_0015 == 6'h30           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(15.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F04000 =  N_0015 == 6'h31           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(13.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0366 =  CP_updateDebugInterface_B05_F02000 | CP_updateDebugInterface_B05_F04000; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0371              =  CE_0365 | CE_0366                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F08000 =  N_0015 == 6'h32           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(11.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F10000 =  N_0015 == 6'h33           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0367 =  CP_updateDebugInterface_B05_F08000 | CP_updateDebugInterface_B05_F10000; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F20000 =  N_0015 == 6'h34           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(9.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00002 =  N_0015 == 6'h0            ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(38.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00004 =  N_0015 == 6'h20           ; // (L3.0+A5.0+fo33+ld[1]+S) [F(3.0)<0>,B(37.0)<0>] <0,1> [U1] P1 OP(eq:==)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0360 =  CP_updateDebugInterface_B05_F00002 | CP_updateDebugInterface_B05_F00004; // (L1.0+A1.0+fo1+ld[1:1]) [F(4.0)<0>,B(7.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0368          =  CP_updateDebugInterface_B05_F20000 | CE_0360; // (L1.0+A1.0+fo1+ld[1:1]) [F(5.0)<0>,B(6.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0372              =  CE_0367 | CE_0368                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(6.0)<0>,B(5.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0374              =  CE_0371 | CE_0372                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(7.0)<0>,B(4.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CE_0375              =  CE_0373 | CE_0374                       ; // (L1.0+A1.0+fo1+ld[1:1]) [F(8.0)<0>,B(3.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire       CP_updateDebugInterface_B05_F00001 =  ! CE_0375                 ; // (fo32+ld[1]) [F(8.0)<0>,B(2.0)<0>] <0,1> [U1] P1 OP(not:!)(rv32.cpp:L1333)[RV32I_ARCH1::updateDebugInterface]
wire[ 4:0] I_updateDebugInterface_B06_0 =  G_dbg_idx[4:0]/*&5'h1f*/        ; // (NL) [F(0.0)<0>,B(12.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L1353)[RV32I_ARCH1::updateDebugInterface]
wire[ 4:0] I_updateDebugInterface_B06_1 =  I_updateDebugInterface_B06_0    ; // (NL) [F(0.0)<0>,B(12.0)<1>] <0,31> [U5] P1 OP(assign:=)[RV32I_ARCH1::updateDebugInterface]
wire[ 4:0] N_1515               =  I_updateDebugInterface_B06_1/*&5'h1f*/  ; // (NL) [F(0.0)<0>,B(12.0)<1>] <0,31> [U5] P1 OP(and:&)(rv32.cpp:L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] AD_21                =  G__this_rf_xreg/*prv*/ [ N_1515 ]       ; // GRP.12(L10.0+A1984.0+fo1+ld[1:32]+S) [F(10.0)<0>,B(12.0)<0>] <0,4294967295> [U32] P1 OP(addr:[])(rv32.cpp:L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1808 =  (CP_updateDebugInterface_B05_F00002) ? G__this_pc/*prv*/ : 32'h0; // (L1.0+A32.0+fo1+ld[32:1]) [F(4.0)<0>,B(35.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1809 =  (CP_updateDebugInterface_B05_F00004) ? G__this_ir/*prv*/ : N_1808; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(6.0)<0>,B(34.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1810 =  (CP_updateDebugInterface_B05_F00008) ? {19'b0,G__this_csr_mstatus/*prv*/} : N_1809; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(8.0)<0>,B(32.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1811 =  (CP_updateDebugInterface_B05_F00010) ? {20'b0,G__this_csr_mie/*prv*/} : N_1810; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(10.0)<0>,B(30.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1812 =  (CP_updateDebugInterface_B05_F00020) ? G__this_csr_mtvec/*prv*/ : N_1811; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(12.0)<0>,B(28.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1813 =  (CP_updateDebugInterface_B05_F00040) ? G__this_csr_mepc/*prv*/ : N_1812; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(14.0)<0>,B(26.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1814 =  (CP_updateDebugInterface_B05_F00080) ? G__this_csr_mcause/*prv*/ : N_1813; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(16.0)<0>,B(24.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1815 =  (CP_updateDebugInterface_B05_F00100) ? {20'b0,G__this_csr_mip/*prv*/} : N_1814; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(18.0)<0>,B(22.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1816 =  (CP_updateDebugInterface_B05_F00200) ? G__this_csr_mcycle/*prv*/ : N_1815; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(20.0)<0>,B(20.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1817 =  (CP_updateDebugInterface_B05_F00400) ? G__this_csr_mcycleh/*prv*/ : N_1816; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(22.0)<0>,B(18.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1818 =  (CP_updateDebugInterface_B05_F00800) ? G__this_csr_minstret/*prv*/ : N_1817; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(24.0)<0>,B(16.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1819 =  (CP_updateDebugInterface_B05_F01000) ? G__this_csr_minstreth/*prv*/ : N_1818; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(26.0)<0>,B(14.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1820 =  (CP_updateDebugInterface_B05_F02000) ? G__this_io_sysctrl_ext_irq_enable/*prv*/ : N_1819; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(28.0)<0>,B(12.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1821 =  (CP_updateDebugInterface_B05_F04000) ? G__this_io_sysctrl_mtime_l/*prv*/ : N_1820; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(30.0)<0>,B(10.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1822 =  (CP_updateDebugInterface_B05_F08000) ? G__this_io_sysctrl_mtime_h/*prv*/ : N_1821; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(32.0)<0>,B(8.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1823 =  (CP_updateDebugInterface_B05_F10000) ? G__this_io_sysctrl_mtimecmp_l/*prv*/ : N_1822; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(34.0)<0>,B(6.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] N_1824 =  (CP_updateDebugInterface_B05_F20000) ? G__this_io_sysctrl_mtimecmp_h/*prv*/ : N_1823; // (L2.0+A64.0+fo1+ld[32:1:1]) [F(36.0)<0>,B(4.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L1333,L1353)[RV32I_ARCH1::updateDebugInterface]
wire[31:0] I_updateDebugInterface_B24_01 =  (CP_updateDebugInterface_B05_F00001) ? AD_21 : N_1824; // (L2.0+A64.0+ld[32:1:1]) [F(38.0)<0>,B(2.0)<0>] <0,4294967295> [U32] P1 OP(sel:?)(rv32.cpp:L0)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] I_updateDebugInterface_B04_0 =  {G__this_T_t_1,1'b0}/*<<1*/     ; // (NL) [F(2.0)<0>,B(0.0)<0>] <0,2> [U2] ZLB(1) P1 OP(shl:<<)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire[ 1:0] I_updateDebugInterface_B03_1 =  {1'b0,G__this_T_t_0} | I_updateDebugInterface_B04_0; // (fo1+ld[1:1]) [F(2.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(or:|)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B02_0 =  {G__this_T_t_3,3'b0}/*<<3*/     ; // (NL) [F(2.0)<0>,B(0.0)<0>] <0,8> [U4] ZLB(3) P1 OP(shl:<<)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire[ 2:0] I_updateDebugInterface_B03_0 =  {G__this_T_t_2,2'b0}/*<<2*/     ; // (NL) [F(2.0)<0>,B(0.0)<0>] <0,4> [U3] ZLB(2) P1 OP(shl:<<)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B04_1 =  I_updateDebugInterface_B02_0 | {1'b0,I_updateDebugInterface_B03_0}; // (fo1+ld[1:1]) [F(2.0)<0>,B(0.0)<0>] <0,15> [U4] ZLB(2) P1 OP(or:|)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire[ 3:0] I_updateDebugInterface_B05_0 =  {2'b0,I_updateDebugInterface_B03_1} | I_updateDebugInterface_B04_1; // (ld[1:1]) [F(2.0)<0>,B(0.0)<0>] <0,15> [U4] P1 OP(or:|)(rv32.cpp:L1332)[RV32I_ARCH1::updateDebugInterface]
wire       I_updateDebugInterface_B01_4 =  G__this_wfi | I_updateDebugInterface_B01_2; // (L1.0+A1.0+ld[1:1]) [F(26.0)<0>,B(1.0)<0>] <0,1> [U1] P1 OP(or:|)(rv32.cpp:L1331)[RV32I_ARCH1::updateDebugInterface]


  //// pipe-stage(1)  : printf...

  always @ (posedge clk) if (rst_n) begin
    if (CP_fsm_4_B19_F2)  $write("[AXI::Master] bad rdat.resp from slave!!!\n"); //  <B*>(fo2) [F(3.0)<0>,B(0.0)<0>] <0,0> [U0] ZLB(64) P1(rv32_io.cpp:L165)[AXI4L::MasterFSM::fsm]
    if (CP_fsm_4_B38_F2)  $write("[AXI::Master] bad wres.resp from slave!!! (lock/unlock error?)\n"); //  <B*>(fo2) [F(3.0)<0>,B(0.0)<0>] <0,0> [U0] ZLB(64) P1(rv32_io.cpp:L198)[AXI4L::MasterFSM::fsm]
    if (I_RV32I_ARCH1_step_B91_4) begin
      $write("dc.error = %d, mem.error = %d, wfi = %d\n", G__this_dc_error, G__this_mem_error, G__this_wfi); //  <B*>(fo1) [F(123.0)<0>,B(0.0)<0>] <0,0> [U0] ZLB(64) P1(rv32.cpp:L1211)[RV32I_ARCH1::step]
      $write("minstret = %d, mcycle = %d\n", I_RV32I_ARCH1_step_B93_0, I_RV32I_ARCH1_step_B93_1); //  <B*> [F(138.0)<0>,B(0.0)<0>] <0,0> [U0] ZLB(64) P1(rv32.cpp:L1212)[RV32I_ARCH1::step]
    end /// (I_RV32I_ARCH1_step_B91_4)
  end /// printfNodes


  //// pipe-stage(1) : pipe-registers...

  always @ (posedge clk or negedge rst_n) begin
  if (rst_n == 1'b0) begin
    _p1_CP_updateMemIO_B16_F2         <= 0;
    _p1_I_RV32I_ARCH1_step_B91_4      <= 0;
    _p1_I_updateDebugInterface_B01_4  <= 0;
    _p1_RV32I_ARCH1_step_pSetup       <= 0;
    _p1_I_updateDebugInterface_B05_0  <= 0;
    _p1_I_updateDebugInterface_B24_01 <= 0;
  end // (rst_n)
  else begin
    _p1_CP_updateMemIO_B16_F2         <= CP_updateMemIO_B16_F2         ; /*   1 bits */
    _p1_I_RV32I_ARCH1_step_B91_4      <= I_RV32I_ARCH1_step_B91_4      ; /*   1 bits */
    _p1_I_updateDebugInterface_B01_4  <= I_updateDebugInterface_B01_4  ; /*   1 bits */
    _p1_RV32I_ARCH1_step_pSetup       <= ROOT_CP                       ; /*   0 bits */
    _p1_I_updateDebugInterface_B05_0  <= I_updateDebugInterface_B05_0  ; /*   4 bits */
    _p1_I_updateDebugInterface_B24_01 <= I_updateDebugInterface_B24_01 ; /*  32 bits */
  end /*else*/
  end /*always @ ...*/


  //// pipe-stage(1)  : state-registers...

  always @ (posedge clk or negedge rst_n) begin
  if (rst_n == 1'b0) begin
    G__this_io_axim_out_raddr_len         <= 1'h0                      ;
    G__this_io_axim_out_raddr_valid       <= 1'h0                      ;
    G__this_io_axim_out_rdat_ready        <= 1'h0                      ;
    G__this_io_axim_out_waddr_len         <= 1'h0                      ;
    G__this_io_axim_out_waddr_valid       <= 1'h0                      ;
    G__this_io_axim_out_wdat_last         <= 1'h0                      ;
    G__this_io_axim_out_wdat_valid        <= 1'h0                      ;
    G__this_io_axim_out_wres_ready        <= 1'h0                      ;
    G__this_io_axim_out_raddr_size        <= 2'h0                      ;
    G__this_io_axim_out_waddr_size        <= 2'h0                      ;
    G__this_io_axim_out_raddr_prot        <= 3'h0                      ;
    G__this_io_axim_out_waddr_prot        <= 3'h0                      ;
    G__this_io_axim_out_wdat_strobe       <= 4'h0                      ;
    G__this_io_axim_out_raddr_addr        <= 32'h0                     ;
    G__this_io_axim_out_waddr_addr        <= 32'h0                     ;
    G__this_io_axim_out_wdat_data         <= 32'h0                     ;
    G__this_pc                            <= _init_reg_G__this_pc(M_ID);
    G__this_tr                            <= 32'h0                     ;
    G__this_ir                            <= 32'h0                     ;
    G__this_flg                           <= 1'h0                      ;
    G__this_IO_LD_completed               <= 1'h0                      ;
    G__this_mem_byte_pos                  <= 2'h0                      ;
    G__this_mem_ld_type                   <= 5'h0                      ;
    G__this_dbg_state_step_halt_condition <= 3'h0                      ;
    G__this_dbg_state_step_pending        <= 2'h0                      ;
    G__this_dbg_state_step_target_pc      <= 32'h0                     ;
    G__this_T_sc                          <= 2'h0                      ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[0]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[1]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[2]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[3]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[4]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[5]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[6]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[7]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[8]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[9]                    <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[10]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[11]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[12]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[13]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[14]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[15]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[16]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[17]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[18]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[19]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[20]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[21]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[22]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[23]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[24]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[25]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[26]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[27]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[28]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[29]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[30]                   <= 32'h0                     ;
    /// NO_RESET_REG !!! /// G__this_rf_xreg[31]                   <= 32'h0                     ;
    G__this_md_a                          <= 32'h0                     ;
    G__this_md_b                          <= 32'h0                     ;
    G__this_md_c                          <= 32'h0                     ;
    G__this_md_stt                        <= 4'h0                      ;
    G__this_io_sysctrl_ext_irq_pending    <= 32'h0                     ;
    G__this_io_sysctrl_ext_irq_enable     <= 32'h0                     ;
    G__this_io_sysctrl_d_intr[0]          <= 7'h0                      ;
    G__this_io_sysctrl_d_intr[1]          <= 7'h0                      ;
    G__this_io_sysctrl_d_intr[2]          <= 7'h0                      ;
    G__this_io_sysctrl_mtime_l            <= 32'h0                     ;
    G__this_io_sysctrl_mtime_h            <= 32'h0                     ;
    G__this_io_sysctrl_mtimecmp_l         <= 32'h0                     ;
    G__this_io_sysctrl_mtimecmp_h         <= 32'h0                     ;
    G__this_io_sysctrl_divider            <= 4'h0                      ;
    G__this_io_axim_in_raddr_ready        <= 1'h0                      ;
    G__this_io_axim_in_waddr_ready        <= 1'h0                      ;
    G__this_io_axim_in_rdat_valid         <= 1'h0                      ;
    G__this_io_axim_in_wdat_ready         <= 1'h0                      ;
    G__this_io_axim_in_wres_resp          <= 2'h0                      ;
    G__this_io_axim_in_wres_valid         <= 1'h0                      ;
    G__this_io_axim_rw_state              <= 2'h0                      ;
    G__this_io_axim_burst_count           <= 4'h0                      ;
    G__this_io_axim_pending_op            <= 2'h0                      ;
    G__this_io_latched_data               <= 32'h0                     ;
    G__this_csr_mstatus                   <= 13'h0                     ;
    G__this_csr_mie                       <= 12'h0                     ;
    G__this_csr_mtvec                     <= 32'h0                     ;
    G__this_csr_mscratch                  <= 32'h0                     ;
    G__this_csr_mepc                      <= 32'h0                     ;
    G__this_csr_mcause                    <= 32'h0                     ;
    G__this_csr_mtval                     <= 32'h0                     ;
    G__this_csr_mip                       <= 12'h0                     ;
    G__this_csr_mcycle                    <= 32'h0                     ;
    G__this_csr_minstret                  <= 32'h0                     ;
    G__this_csr_mcycleh                   <= 32'h0                     ;
    G__this_csr_minstreth                 <= 32'h0                     ;
  end /// (rst_n == 1'b0)
  else begin /*reg-assignments*/
    if (CM_1554) begin
      G__this_io_axim_out_raddr_len   <= DM_1560        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,0> [U0] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_raddr_valid <= CP_fsm_4_B02_F2; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_raddr_size  <= DM_1558        ; // GRP.12 <B>(ld[2:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,3> [U2] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_raddr_prot  <= DM_1565        ; // GRP.12 <B>(ld[3:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,7> [U3] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_raddr_addr  <= DM_1553        ; // GRP.12 <B>(ld[32:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_in_raddr_ready  <= DM_1594        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L141)[AXI4L::MasterFSM::fsm]
    end /// (CM_1554)
    if (CM_1579) begin
      G__this_io_axim_out_rdat_ready <= CP_fsm_4_B02_F2; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L149)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_in_rdat_valid  <= DM_1602        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L155)[AXI4L::MasterFSM::fsm]
    end /// (CM_1579)
    if (CM_1567) begin
      G__this_io_axim_out_waddr_len   <= DM_1573        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,0> [U0] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_waddr_valid <= CP_fsm_4_B02_F4; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_waddr_size  <= DM_1571        ; // GRP.12 <B>(ld[2:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,3> [U2] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_waddr_prot  <= DM_1578        ; // GRP.12 <B>(ld[3:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,7> [U3] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_waddr_addr  <= DM_1566        ; // GRP.12 <B>(ld[32:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32_io.h:L135)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_in_waddr_ready  <= DM_1596        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L141)[AXI4L::MasterFSM::fsm]
    end /// (CM_1567)
    if (CM_1583) begin
      G__this_io_axim_out_wdat_last <= DM_1592; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L163)(rv32_io.cpp:L185)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_wdat_data <= DM_1584; // GRP.12 <B>(ld[32:1]+S+@) [F(132.0)<0>,B(0.0)<1>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32_io.h:L163)(rv32_io.cpp:L186)[AXI4L::MasterFSM::fsm]
    end /// (CM_1583)
    if (CM_1582) begin
      G__this_io_axim_out_wdat_valid  <= CP_fsm_4_B02_F4; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L163)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_out_wdat_strobe <= DM_1585        ; // GRP.12 <B>(ld[4:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,15> [U4] P1 OP(clk:@)(./rv32_io.h:L163)[AXI4L::MasterFSM::fsm]
    end /// (CM_1582)
    if (CM_1593) begin
      G__this_io_axim_out_wres_ready <= CP_fsm_4_B02_F4; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<1>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L177)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_in_wres_resp   <= DM_1608        ; // GRP.12 <B>(ld[2:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(./rv32_io.h:L183)[AXI4L::MasterFSM::fsm]
      G__this_io_axim_in_wres_valid  <= DM_1610        ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L183)[AXI4L::MasterFSM::fsm]
    end /// (CM_1593)
    if (CP_RV32I_ARCH1_step_B70_F2)  G__this_pc  <= I_RV32I_ARCH1_step_B71_1; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1188)[RV32I_ARCH1::step]
    if (CP_RV32I_ARCH1_step_B73_F2)  G__this_tr  <= G__this_bus1            ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1190)[RV32I_ARCH1::step]
    if (CP_RV32I_ARCH1_step_B76_F2)  G__this_ir  <= G__this_bus3            ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1192)[RV32I_ARCH1::step]
    if (CP_RV32I_ARCH1_step_B79_F2)  G__this_flg <= I_RV32I_ARCH1_step_B80_2; // GRP.12 <B>(ld[1:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(rv32.cpp:L1194)[RV32I_ARCH1::step]
    if (ROOT_CP) begin
      G__this_IO_LD_completed            <= DM_2046                                       ; // GRP.12 <B>(ld[1:1]+S+@) [F(135.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(rv32.cpp:L1053)[RV32I_ARCH1::updateMemIO]
      G__this_md_stt                     <= I_compute_B7_5                                ; // GRP.12 <B>(ld[4:1]+S+@) [F(27.0)<0>,B(0.0)<0>] <0,15> [U4] P1 OP(clk:@)(rv32.cpp:L1098)[RV32I_ARCH1::MD::compute]
      G__this_io_sysctrl_ext_irq_pending <= I_fsm_1_B21_3                                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32_io.cpp:L94)[SYSCTRL::fsm]
      G__this_io_sysctrl_ext_irq_enable  <= DM_1984                                       ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32_io.cpp:L95)[SYSCTRL::fsm]
      G__this_io_sysctrl_d_intr[0]       <= I_fsm_1_B01_02/*G__this_io_sysctrl_d_intr[1]*/; // GRP.6 <B>(ld[7:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,127> [U7] P1 OP(clk:@)(rv32_io.cpp:L30)[SYSCTRL::fsm]
      G__this_io_sysctrl_d_intr[1]       <= I_fsm_1_B01_08/*G__this_io_sysctrl_d_intr[2]*/; // GRP.7 <B>(ld[7:1]+S+@) [F(0.0)<0>,B(0.0)<0>] <0,127> [U7] P1 OP(clk:@)(rv32_io.cpp:L31)[SYSCTRL::fsm]
      G__this_io_sysctrl_d_intr[2]       <= L_vec_RET                                     ; // GRP.11 <B>(ld[7:1]+S+@) [F(1.0)<0>,B(0.0)<0>] <0,127> [U7] P1 OP(clk:@)(rv32_io.cpp:L32)[SYSCTRL::fsm]
      G__this_io_sysctrl_divider         <= I_fsm_1_B24_2                                 ; // GRP.10 <B>(ld[4:1]+S+@) [F(7.0)<0>,B(0.0)<0>] <0,15> [U4] P1 OP(clk:@)(rv32_io.cpp:L100)[SYSCTRL::fsm]
      G__this_io_axim_pending_op         <= I_fsm_3_B2_3                                  ; // GRP.12 <B>(ld[2:1]+S+@) [F(135.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(rv32_io.cpp:L124)[RV_AXI4_Master::fsm]
      G__this_csr_mip                    <= I_RV32I_ARCH1_step_B68_6                      ; // GRP.12 <B>(ld[12:1]+S+@) [F(69.0)<0>,B(0.0)<0>] <0,4095> [U12] P1 OP(clk:@)(./rv32.h:L63)(rv32.cpp:L1184)[RV32I_ARCH1::step]
    end /// (ROOT_CP)
    if (CP_updateMemIO_B16_F2) begin
      G__this_mem_byte_pos <= I_setRead_0_B1_7; // GRP.12 <B>(ld[2:1]+S+@) [F(126.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(./rv32.h:L375)[RV32I_ARCH1::MEMORY::setRead]
      G__this_mem_ld_type  <= G__this_ld_type ; // GRP.12 <B>(ld[5:1]+S+@) [F(126.0)<0>,B(0.0)<0>] <0,31> [U5] P1 OP(clk:@)(./rv32.h:L374)[RV32I_ARCH1::MEMORY::setRead]
    end /// (CP_updateMemIO_B16_F2)
    if (CM_1473                                 )  G__this_dbg_state_step_halt_condition <= DM_1474[2:0]; // GRP.12 <B>(ld[3:1]+S+@) [F(27.0)<0>,B(0.0)<0>] <0,7> [U3] P1 OP(clk:@)(rv32.cpp:L1376,L1394)[RV32I_ARCH1::updateDebugInterface]
    if (CM_1486                                 )  G__this_dbg_state_step_pending        <= DM_1487     ; // GRP.12 <B>(ld[2:1]+S+@) [F(28.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(rv32.cpp:L1372,L1393,L1403,L1411,L1426)[RV32I_ARCH1::updateDebugInterface]
    if (CM_1493                                 )  G__this_dbg_state_step_target_pc      <= DM_1491     ; // GRP.12 <B>(ld[32:1]+S+@) [F(37.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1377,L1395,L1434,L1446)[RV32I_ARCH1::updateDebugInterface]
    if (CP_RV32I_ARCH1_step_B83_F1_B84_F2_B85_F2)  G__this_T_sc                          <= DM_2056     ; // GRP.12 <B>(ld[2:1]+S+@) [F(137.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(./rv32.h:L0)[RV32I_ARCH1::TIMER::update_counter]
    if (N_1520) begin
      G__this_md_a <= DM_1519; // GRP.12 <B>(ld[32:1]+S+@) [F(33.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1081,L1091)[RV32I_ARCH1::MD::compute]
      G__this_md_b <= DM_1524; // GRP.12 <B>(ld[32:1]+S+@) [F(25.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1081,L1092)[RV32I_ARCH1::MD::compute]
      G__this_md_c <= DM_1526; // GRP.12 <B>(ld[32:1]+S+@) [F(71.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L1081,L1093)[RV32I_ARCH1::MD::compute]
    end /// (N_1520)
    if (CP_fsm_1_B21_F1) begin
      G__this_io_sysctrl_mtime_l <= I_incr_timer_B1_3; // GRP.8 <B>(ld[32:1]+S+@) [F(34.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32_io.h:L474)[SYSCTRL::incr_timer]
      G__this_io_sysctrl_mtime_h <= I_incr_timer_B1_5; // GRP.9 <B>(ld[32:1]+S+@) [F(42.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32_io.h:L475)[SYSCTRL::incr_timer]
    end /// (CP_fsm_1_B21_F1)
    if (CP_fsm_1_B15_F2     )  G__this_io_sysctrl_mtimecmp_l <= G__this_mem_din         ; // GRP.12 <B>(ld[32:1]+S+@) [F(130.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32_io.cpp:L78)[SYSCTRL::fsm]
    if (CP_fsm_1_B18_F2     )  G__this_io_sysctrl_mtimecmp_h <= G__this_mem_din         ; // GRP.12 <B>(ld[32:1]+S+@) [F(130.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32_io.cpp:L82)[SYSCTRL::fsm]
    if (CM_1607             )  G__this_io_axim_in_wdat_ready <= DM_1606                 ; // GRP.12 <B>(ld[1:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,1> [U1] P1 OP(clk:@)(./rv32_io.h:L169)[AXI4L::MasterFSM::fsm]
    if (CM_1616             )  G__this_io_axim_rw_state      <= DM_1614                 ; // GRP.12 <B>(ld[2:1]+S+@) [F(132.0)<0>,B(0.0)<0>] <0,3> [U2] P1 OP(clk:@)(rv32_io.cpp:L137,L145,L168,L204)[AXI4L::MasterFSM::fsm]
    if (CM_1625             )  G__this_io_axim_burst_count   <= DM_1626[3:0]            ; // GRP.12 <B>(ld[4:1]+S+@) [F(132.0)<0>,B(0.0)<0>] <0,15> [U4] P1 OP(clk:@)(rv32_io.cpp:L134,L141,L160,L187)[AXI4L::MasterFSM::fsm]
    if (I_fsm_2_B3_12       )  G__this_io_latched_data       <= I_fsm_2_B3_08           ; // GRP.12 <B>(ld[32:1]+S+@) [F(131.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32_io.cpp:L114)[IO::fsm]
    if (N_1642              )  G__this_csr_mstatus           <= DM_1641                 ; // GRP.12 <B>(ld[13:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,8191> [U13] P1 OP(clk:@)(./rv32.h:L55)(rv32.cpp:L920,L935)[RV32I_ARCH1::step]
    if (CP_write_B01_F0004  )  G__this_csr_mie               <= I_write_B03_0           ; // GRP.12 <B>(ld[12:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,2184> [U12] P1 OP(clk:@)(./rv32.h:L57)[RV32I::CSR::write]
    if (CP_write_B01_F0008  )  G__this_csr_mtvec             <= I_write_B04_0           ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32.h:L58)[RV32I::CSR::write]
    if (CP_write_B01_F0010  )  G__this_csr_mscratch          <= DM_2052                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32.h:L59)[RV32I::CSR::write]
    if (N_1648              )  G__this_csr_mepc              <= DM_1647                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32.h:L60)(rv32.cpp:L937)[RV32I_ARCH1::step]
    if (N_1658              )  G__this_csr_mcause            <= DM_1657[31:0]           ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32.h:L61)(rv32.cpp:L0)[RV32I_ARCH1::step]
    if (N_1662              )  G__this_csr_mtval             <= DM_1660                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(./rv32.h:L62)(rv32.cpp:L931)[RV32I_ARCH1::step]
    if (N_2057              )  G__this_csr_mcycle            <= I_update_counter_1_B1_1 ; // GRP.12 <B>(ld[32:1]+S+@) [F(172.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L908)[RV32I_ARCH1::step]
    if (N_2058              )  G__this_csr_minstret          <= DM_1665                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(174.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L912)[RV32I_ARCH1::step]
    if (N_2059              )  G__this_csr_mcycleh           <= I_update_counter_1_B1_5 ; // GRP.12 <B>(ld[32:1]+S+@) [F(214.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L907)[RV32I_ARCH1::step]
    if (N_2060              )  G__this_csr_minstreth         <= DM_1668                 ; // GRP.12 <B>(ld[32:1]+S+@) [F(216.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk:@)(rv32.cpp:L911)[RV32I_ARCH1::step]
    if (CP_writeback_1_B1_F2)  G__this_rf_xreg[N_1512]       <= I_RV32I_ARCH1_step_B58_5; // GRP.12(S+@) [F(136.0)<0>,B(0.0)<0>] <0,4294967295> [U32] P1 OP(clk_array:[]@)(./rv32.h:L324)
  end /// reg-assignments
  end /// always @ ...

  /*probe assignments*/
  assign _prb_RV32I_ARCH1_step_pSetup = _p1_RV32I_ARCH1_step_pSetup;

endmodule // RV32I_ARCH1_step_no_mem

