Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b602c23f8d2462981ab21179133e311 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UCC_SING_behav xil_defaultlib.UCC_SING -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.UARTReceiver [uartreceiver_default]
Compiling architecture behavioral of entity xil_defaultlib.UARTTransmitter [uarttransmitter_default]
Compiling architecture behavioral of entity xil_defaultlib.Super_Uart [super_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.time_window [time_window_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ucc_sing
Built simulation snapshot UCC_SING_behav
