******* ./Test0/demo.ic ************************
001	/********************************************************************
002	 *
003	 *      iC demonstration
004	 *
005	 *	requires inputs IX0.0 to IX3.7 and outputs QX0.0 to QX2.7
006	 *	these can be supplied by DemoBoxes X0 to X3
007	 *
008	 *	since no analog values are processed, this demo can be
009	 *	run directly on 'ict' without compiling
010	 *		ICServer 'ict demo.ic' 'DemoBox X0' ...
011	 *
012	 *******************************************************************/
013
014	T100M =	TX0.4;	// alias for 100 ms builtin timing source

	TX0.4     ---@  T100M

015	T1S   =	TX0.5;	// alias for 1 second builtin timing source

	TX0.5     ---@  T1S

016
017	/********************************************************************
018	 *
019	 *	Inputs from bank 0, 1, 2 and 3
020	 *
021	 *	IEC-1131 names have been renamed to illustrate logical names.
022	 *	The IEC-1131 names could have been used directly in the logic.
023	 *	But this reduces flexibility. Here the externally fixed
024	 *	IEC-1131 names are used only once in the following blocks.
025	 *	If connections are changed to different inputs or outputs,
026	 *	They only have to be edited in the following 2 blocks.
027	 *
028	 *******************************************************************/
029
030	i00 = IX0.0;   i10 = IX1.0;   i20 = IX2.0;   i30 = IX3.0;

	IX0.0     ---@  i00


	IX1.0     ---@  i10


	IX2.0     ---@  i20


	IX3.0     ---@  i30

031	i01 = IX0.1;   i11 = IX1.1;   i21 = IX2.1;   i31 = IX3.1;

	IX0.1     ---@  i01


	IX1.1     ---@  i11


	IX2.1     ---@  i21


	IX3.1     ---@  i31

032	i02 = IX0.2;   i12 = IX1.2;   i22 = IX2.2;   i32 = IX3.2;

	IX0.2     ---@  i02


	IX1.2     ---@  i12


	IX2.2     ---@  i22


	IX3.2     ---@  i32

033	i03 = IX0.3;   i13 = IX1.3;   i23 = IX2.3;   i33 = IX3.3;

	IX0.3     ---@  i03


	IX1.3     ---@  i13


	IX2.3     ---@  i23


	IX3.3     ---@  i33

034	i04 = IX0.4;   i14 = IX1.4;   i24 = IX2.4;   i34 = IX3.4;

	IX0.4     ---@  i04


	IX1.4     ---@  i14


	IX2.4     ---@  i24


	IX3.4     ---@  i34

035	i05 = IX0.5;   i15 = IX1.5;   i25 = IX2.5;   i35 = IX3.5;

	IX0.5     ---@  i05


	IX1.5     ---@  i15


	IX2.5     ---@  i25


	IX3.5     ---@  i35

036	i06 = IX0.6;   i16 = IX1.6;   i26 = IX2.6;   i36 = IX3.6;

	IX0.6     ---@  i06


	IX1.6     ---@  i16


	IX2.6     ---@  i26


	IX3.6     ---@  i36

037	i07 = IX0.7;   i17 = IX1.7;   i27 = IX2.7;   i37 = IX3.7;

	IX0.7     ---@  i07


	IX1.7     ---@  i17


	IX2.7     ---@  i27


	IX3.7     ---@  i37

038
039	/********************************************************************
040	 *
041	 *	Outputs to bank 0, 1, 2 and 3
042	 *
043	 *******************************************************************/
044
045	QX0.0 = v0;    QX1.0 = m0;    QX2.0 = t0;    QX3.0 = O0;

	v0        ---@  QX0.0


	v0        ---|  QX0.0_0 X


	m0        ---@  QX1.0


	m0        ---|  QX1.0_0 X


	t0        ---@  QX2.0


	t0        ---|  QX2.0_0 X


	O0        ---@  QX3.0


	O0        ---|  QX3.0_0 X

046	QX0.1 = v1;    QX1.1 = m1;    QX2.1 = t1;    QX3.1 = O1;

	v1        ---@  QX0.1


	v1        ---|  QX0.1_0 X


	m1        ---@  QX1.1


	m1        ---|  QX1.1_0 X


	t1        ---@  QX2.1


	t1        ---|  QX2.1_0 X


	O1        ---@  QX3.1


	O1        ---|  QX3.1_0 X

047	QX0.2 = v2;    QX1.2 = m2;    QX2.2 = t2;    QX3.2 = O2;

	v2        ---@  QX0.2


	v2        ---|  QX0.2_0 X


	m2        ---@  QX1.2


	m2        ---|  QX1.2_0 X


	t2        ---@  QX2.2


	t2        ---|  QX2.2_0 X


	O2        ---@  QX3.2


	O2        ---|  QX3.2_0 X

048	QX0.3 = v3;    QX1.3 = m3;    QX2.3 = t3;    QX3.3 = O3;

	v3        ---@  QX0.3


	v3        ---|  QX0.3_0 X


	m3        ---@  QX1.3


	m3        ---|  QX1.3_0 X


	t3        ---@  QX2.3


	t3        ---|  QX2.3_0 X


	O3        ---@  QX3.3


	O3        ---|  QX3.3_0 X

049	QX0.4 = v4;    QX1.4 = m4;    QX2.4 = t4;    QX3.4 = O4;

	v4        ---@  QX0.4


	v4        ---|  QX0.4_0 X


	m4        ---@  QX1.4


	m4        ---|  QX1.4_0 X


	t4        ---@  QX2.4


	t4        ---|  QX2.4_0 X


	O4        ---@  QX3.4


	O4        ---|  QX3.4_0 X

050	QX0.5 = v5;    QX1.5 = m5;    QX2.5 = t5;    QX3.5 = O5;

	v5        ---@  QX0.5


	v5_1    ~ ---|  QX0.5_0 X


	m5        ---@  QX1.5


	m5        ---|  QX1.5_0 X


	t5        ---@  QX2.5


	t5        ---|  QX2.5_0 X


	O5        ---@  QX3.5


	O5        ---|  QX3.5_0 X

051	QX0.6 = v6;    QX1.6 = m6;    QX2.6 = t6;    QX3.6 = O6;

	v6        ---@  QX0.6


	v6        ---|  QX0.6_0 X


	m6        ---@  QX1.6


	m6        ---|  QX1.6_0 X


	t6        ---@  QX2.6


	t6        ---|  QX2.6_0 X


	O6        ---@  QX3.6


	O6        ---|  QX3.6_0 X

052	QX0.7 = v7;    QX1.7 = m7;    QX2.7 = t7;    QX3.7 = O7;

	v7        ---@  QX0.7


	v7        ---|  QX0.7_0 X


	m7        ---@  QX1.7


	m7        ---|  QX1.7_0 X


	t7        ---@  QX2.7


	t7        ---|  QX2.7_0 X


	O7        ---@  QX3.7


	O7        ---|  QX3.7_0 X

053
054	/********************************************************************
055	 *
056	 *	multiplex inputs from the 4 banks to I0 to I7
057	 *	using inputs i36 and i37 (correspond to IX3.6 and IX3.7)
058	 *
059	 *******************************************************************/
060
061	bank0 = ~i36 & ~i37;	// multiplexes inputs from bank 0

	IX3.6   ~ ---&  bank0
	IX3.7   ~ ---&

062	bank1 = ~i36 &  i37;	// multiplexes inputs from bank 1

	IX3.6   ~ ---&  bank1
	IX3.7     ---&

063	bank2 =  i36 & ~i37;	// multiplexes inputs from bank 2

	IX3.6     ---&  bank2
	IX3.7   ~ ---&

064	bank3 =  i36 &  i37;	// multiplexes inputs from bank 3

	IX3.6     ---&  bank3
	IX3.7     ---&

065
066	I0 = bank0 & i00 | bank1 & i10 | bank2 & i20 | bank3 & i30;

	I0_1      ---|  I0
	I0_2      ---|
	I0_3      ---|
	I0_4      ---|

	bank0     ---&  I0_1
	IX0.0     ---&

	bank1     ---&  I0_2
	IX1.0     ---&

	bank2     ---&  I0_3
	IX2.0     ---&

	bank3     ---&  I0_4
	IX3.0     ---&

067	I1 = bank0 & i01 | bank1 & i11 | bank2 & i21 | bank3 & i31;

	I1_1      ---|  I1
	I1_2      ---|
	I1_3      ---|
	I1_4      ---|

	bank0     ---&  I1_1
	IX0.1     ---&

	bank1     ---&  I1_2
	IX1.1     ---&

	bank2     ---&  I1_3
	IX2.1     ---&

	bank3     ---&  I1_4
	IX3.1     ---&

068	I2 = bank0 & i02 | bank1 & i12 | bank2 & i22 | bank3 & i32;

	I2_1      ---|  I2
	I2_2      ---|
	I2_3      ---|
	I2_4      ---|

	bank0     ---&  I2_1
	IX0.2     ---&

	bank1     ---&  I2_2
	IX1.2     ---&

	bank2     ---&  I2_3
	IX2.2     ---&

	bank3     ---&  I2_4
	IX3.2     ---&

069	I3 = bank0 & i03 | bank1 & i13 | bank2 & i23 | bank3 & i33;

	I3_1      ---|  I3
	I3_2      ---|
	I3_3      ---|
	I3_4      ---|

	bank0     ---&  I3_1
	IX0.3     ---&

	bank1     ---&  I3_2
	IX1.3     ---&

	bank2     ---&  I3_3
	IX2.3     ---&

	bank3     ---&  I3_4
	IX3.3     ---&

070	I4 = bank0 & i04 | bank1 & i14 | bank2 & i24 | bank3 & i34;

	I4_1      ---|  I4
	I4_2      ---|
	I4_3      ---|
	I4_4      ---|

	bank0     ---&  I4_1
	IX0.4     ---&

	bank1     ---&  I4_2
	IX1.4     ---&

	bank2     ---&  I4_3
	IX2.4     ---&

	bank3     ---&  I4_4
	IX3.4     ---&

071	I5 = bank0 & i05 | bank1 & i15 | bank2 & i25 | bank3 & i35;

	I5_1      ---|  I5
	I5_2      ---|
	I5_3      ---|
	I5_4      ---|

	bank0     ---&  I5_1
	IX0.5     ---&

	bank1     ---&  I5_2
	IX1.5     ---&

	bank2     ---&  I5_3
	IX2.5     ---&

	bank3     ---&  I5_4
	IX3.5     ---&

072	I6 = bank0 & i06 | bank1 & i16 | bank2 & i26 | bank3 & i06; // note i06

	I6_1      ---|  I6
	I6_2      ---|
	I6_3      ---|
	I6_4      ---|

	bank0     ---&  I6_1
	IX0.6     ---&

	bank1     ---&  I6_2
	IX1.6     ---&

	bank2     ---&  I6_3
	IX2.6     ---&

	bank3     ---&  I6_4
	IX0.6     ---&

073	I7 = bank0 & i07 | bank1 & i17 | bank2 & i27 | bank3 & i07; // note i07

	I7_1      ---|  I7
	I7_2      ---|
	I7_3      ---|
	I7_4      ---|

	bank0     ---&  I7_1
	IX0.7     ---&

	bank1     ---&  I7_2
	IX1.7     ---&

	bank2     ---&  I7_3
	IX2.7     ---&

	bank3     ---&  I7_4
	IX0.7     ---&

074
075	/********************************************************************
076	 *
077	 *	divide 10 Hz time base
078	 *
079	 *	bank0 selects  10 Hz   T100M       for CLOCK c
080	 *	bank1 selects   5 Hz   T100M / 2   for CLOCK c
081	 *	bank2 selects   2 Hz   T100M / 5   for CLOCK c
082	 *	bank3 selects   1 Hz   T1S         for CLOCK c
083	 *
084	 *******************************************************************/
085
086	t  = TIMER(T100M);		// timer base at 10 Hz

	t_1     T ---!  t       !

	iClock  : ---|  t_1     T
	TX0.4     ---|

087
088	o2 = SRT(bank1 & ~o2, t, 2);	// divide t by 2

	o2_1    S ---#  o2
	o2_2    R ---#

	iClock  : ---&  o2_1    S
	bank1     ---&
	o2      ~ ---&

	t       ! ---&  o2_2    R
	2       A<---&
	o2        ---&

089	o5 = SRT(bank2 & ~o5, t, 5);	// divide t by 5

	o5_1    S ---#  o5
	o5_2    R ---#

	iClock  : ---&  o5_1    S
	bank2     ---&
	o5      ~ ---&

	t       ! ---&  o5_2    R
	5       A<---&
	o5        ---&

090
091	c = CLOCK(bank0 & T100M | o2 | o5 | bank3 & T1S);

	c_1     C ---:  c       :

	iClock  : ---|  c_1     C
	c_2       ---|
	o2        ---|
	o5        ---|
	c_3       ---|

	bank0     ---&  c_2
	TX0.4     ---&

	bank3     ---&  c_3
	TX0.5     ---&

092
093	/********************************************************************
094	 *
095	 *	some logic operations visible on output bank 0
096	 *
097	 *******************************************************************/
098
099	v0 = I0 & I1;			// simple and

	I0        ---&  v0
	I1        ---&

100	v1 = I2 | I3;			// simple or

	I2        ---|  v1
	I3        ---|

101	v2 = SR(v0, v1);		// SR flip flop

	v2_1    S ---#  v2
	v2_2    R ---#

	iClock  : ---|  v2_1    S
	v0        ---|

	iClock  : ---|  v2_2    R
	v1        ---|

102	v3 = SRT(I4 | t8, I5, t, 30);	// 3 second monoflop, optional reset by I5

	v3_1    S ---#  v3
	v3_2    R ---#
	v3_3    R ---#

	iClock  : ---|  v3_1    S
	I4        ---|
	t8        ---|

	iClock  : ---|  v3_2    R
	I5        ---|

	t       ! ---&  v3_3    R
	30      A<---&
	v3        ---&

103	v4 = D(I4, t, 20);		// 2 second delayed start

	v4_1    D ---#  v4

	t       ! ---|  v4_1    D
	20      A<---|
	I4        ---|

104	v5 = ~D(~I5, t, 10);		// 1 second delayed stop

	v5_1    ~ ---@  v5

	v5_2    D ---#  v5_1

	t       ! ---|  v5_2    D
	10      A<---|
	I5      ~ ---|

105	v6 = LATCH(I6, I7);		// unclocked latch

	v6        ---%  v6
	I6        ---%
	I7      ~ ---%

106	v7 = DLATCH(I6, I7, c);		// latch clocked by c

	v7_1    D ---#  v7

	c       : ---%  v7_1    D
	v7        ---%
	I6        ---%
	I7      ~ ---%

107
108	/********************************************************************
109	 *
110	 *	a moebius ring counter clocked by variable CLOCK 'c'
111	 *	visible on output bank 1
112	 *
113	 *******************************************************************/
114
115	m0 = D(~m7, c);

	m0_1    D ---#  m0

	c       : ---|  m0_1    D
	m7      ~ ---|

116	m1 = D( m0, c);

	m1_1    D ---#  m1

	c       : ---|  m1_1    D
	m0        ---|

117	m2 = D( m1, c);

	m2_1    D ---#  m2

	c       : ---|  m2_1    D
	m1        ---|

118	m3 = D( m2, c);

	m3_1    D ---#  m3

	c       : ---|  m3_1    D
	m2        ---|

119	m4 = D( m3, c);

	m4_1    D ---#  m4

	c       : ---|  m4_1    D
	m3        ---|

120	m5 = D( m4, c);

	m5_1    D ---#  m5

	c       : ---|  m5_1    D
	m4        ---|

121	m6 = D( m5, c);

	m6_1    D ---#  m6

	c       : ---|  m6_1    D
	m5        ---|

122	m7 = D( m6, c);

	m7_1    D ---#  m7

	c       : ---|  m7_1    D
	m6        ---|

123
124	/********************************************************************
125	 *
126	 *	A moebius ring counter clocked by 100 ms timer 't' programmed
127	 *	for gradually increasing delays on the 1 transitions.
128	 *	The 0 transitions are clocked immediately and are thus not
129	 *	noticable.
130	 *	Visible on output bank 2
131	 *
132	 *******************************************************************/
133
134	t0 = D(~t8, t,  2);

	t0_1    D ---#  t0

	t       ! ---|  t0_1    D
	2       A<---|
	t8      ~ ---|

135	t1 = D( t0, t,  3);

	t1_1    D ---#  t1

	t       ! ---|  t1_1    D
	3       A<---|
	t0        ---|

136	t2 = D( t1, t,  4);

	t2_1    D ---#  t2

	t       ! ---|  t2_1    D
	4       A<---|
	t1        ---|

137	t3 = D( t2, t,  6);

	t3_1    D ---#  t3

	t       ! ---|  t3_1    D
	6       A<---|
	t2        ---|

138	t4 = D( t3, t,  8);

	t4_1    D ---#  t4

	t       ! ---|  t4_1    D
	8       A<---|
	t3        ---|

139	t5 = D( t4, t, 11);

	t5_1    D ---#  t5

	t       ! ---|  t5_1    D
	11      A<---|
	t4        ---|

140	t6 = D( t5, t, 15);

	t6_1    D ---#  t6

	t       ! ---|  t6_1    D
	15      A<---|
	t5        ---|

141	t7 = D( t6, t, 20);

	t7_1    D ---#  t7

	t       ! ---|  t7_1    D
	20      A<---|
	t6        ---|

142	t8 = D( t7, t, 27);

	t8_1    D ---#  t8

	t       ! ---|  t8_1    D
	27      A<---|
	t7        ---|

143
144	/********************************************************************
145	 *
146	 *	Another divide by 3 counter to sequentally multiplex
147	 *	the 'v' values, the 'm' values and the 't' values on
148	 *	QX3.0 to QX3.7, which demonstrates output multiplexing
149	 *	Visible on output bank 3
150	 *
151	 *******************************************************************/
152
153	c1 = CLOCK(~t8);

	c1_1    C ---:  c1      :

	iClock  : ---|  c1_1    C
	t8      ~ ---|

154	O8 = D((O10 = ~O8 & ~O9) | bank3, c1);

	O8      ~ ---&  O10
	O9      ~ ---&


	O8_1    D ---#  O8

	c1      : ---|  O8_1    D
	O10       ---|
	bank3     ---|

155	O9 = D(O8 & ~bank3, c1);

	O9_1    D ---#  O9

	c1      : ---&  O9_1    D
	O8        ---&
	bank3   ~ ---&

156
157	O0 = O8 & v0 | O9 & m0 | O10 & t0;

	O0_1      ---|  O0
	O0_2      ---|
	O0_3      ---|

	O8        ---&  O0_1
	v0        ---&

	O9        ---&  O0_2
	m0        ---&

	O10       ---&  O0_3
	t0        ---&

158	O1 = O8 & v1 | O9 & m1 | O10 & t1;

	O1_1      ---|  O1
	O1_2      ---|
	O1_3      ---|

	O8        ---&  O1_1
	v1        ---&

	O9        ---&  O1_2
	m1        ---&

	O10       ---&  O1_3
	t1        ---&

159	O2 = O8 & v2 | O9 & m2 | O10 & t2;

	O2_1      ---|  O2
	O2_2      ---|
	O2_3      ---|

	O8        ---&  O2_1
	v2        ---&

	O9        ---&  O2_2
	m2        ---&

	O10       ---&  O2_3
	t2        ---&

160	O3 = O8 & v3 | O9 & m3 | O10 & t3;

	O3_1      ---|  O3
	O3_2      ---|
	O3_3      ---|

	O8        ---&  O3_1
	v3        ---&

	O9        ---&  O3_2
	m3        ---&

	O10       ---&  O3_3
	t3        ---&

161	O4 = O8 & v4 | O9 & m4 | O10 & t4;

	O4_1      ---|  O4
	O4_2      ---|
	O4_3      ---|

	O8        ---&  O4_1
	v4        ---&

	O9        ---&  O4_2
	m4        ---&

	O10       ---&  O4_3
	t4        ---&

162	O5 = O8 & v5 | O9 & m5 | O10 & t5;

	O5_1      ---|  O5
	O5_2      ---|
	O5_3      ---|

	O8        ---&  O5_1
	v5_1    ~ ---&

	O9        ---&  O5_2
	m5        ---&

	O10       ---&  O5_3
	t5        ---&

163	O6 = O8 & v6 | O9 & m6 | O10 & t6;

	O6_1      ---|  O6
	O6_2      ---|
	O6_3      ---|

	O8        ---&  O6_1
	v6        ---&

	O9        ---&  O6_2
	m6        ---&

	O10       ---&  O6_3
	t6        ---&

164	O7 = O8 & v7 | O9 & m7 | O10 & t7;

	O7_1      ---|  O7
	O7_2      ---|
	O7_3      ---|

	O8        ---&  O7_1
	v7        ---&

	O9        ---&  O7_2
	m7        ---&

	O10       ---&  O7_3
	t7        ---&


******* NET TOPOLOGY    ************************

10      =  A <v5_2|
11      =  A <t5_1|
2       =  A <o2_2&  <t0_1|
20      =  A <v4_1|  <t7_1|
3       =  A <t1_1|
30      =  A <v3_3&
4       =  A <t2_1|
5       =  A <o5_2&
6       =  A <t3_1|
8       =  A <t4_1|
15      =  A <t6_1|
27      =  A <t8_1|
I0      |     v0&
I0_1    &     I0|
I0_2    &     I0|
I0_3    &     I0|
I0_4    &     I0|
I1      |     v0&
I1_1    &     I1|
I1_2    &     I1|
I1_3    &     I1|
I1_4    &     I1|
I2      |     v1|
I2_1    &     I2|
I2_2    &     I2|
I2_3    &     I2|
I2_4    &     I2|
I3      |     v1|
I3_1    &     I3|
I3_2    &     I3|
I3_3    &     I3|
I3_4    &     I3|
I4      |     v3_1|   v4_1|
I4_1    &     I4|
I4_2    &     I4|
I4_3    &     I4|
I4_4    &     I4|
I5      |     v3_2|  ~v5_2|
I5_1    &     I5|
I5_2    &     I5|
I5_3    &     I5|
I5_4    &     I5|
I6      |     v6%     v7_1%
I6_1    &     I6|
I6_2    &     I6|
I6_3    &     I6|
I6_4    &     I6|
I7      |    ~v6%    ~v7_1%
I7_1    &     I7|
I7_2    &     I7|
I7_3    &     I7|
I7_4    &     I7|
IX0.0   <     I0_1&
IX0.1   <     I1_1&
IX0.2   <     I2_1&
IX0.3   <     I3_1&
IX0.4   <     I4_1&
IX0.5   <     I5_1&
IX0.6   <     I6_4&   I6_1&
IX0.7   <     I7_4&   I7_1&
IX1.0   <     I0_2&
IX1.1   <     I1_2&
IX1.2   <     I2_2&
IX1.3   <     I3_2&
IX1.4   <     I4_2&
IX1.5   <     I5_2&
IX1.6   <     I6_2&
IX1.7   <     I7_2&
IX2.0   <     I0_3&
IX2.1   <     I1_3&
IX2.2   <     I2_3&
IX2.3   <     I3_3&
IX2.4   <     I4_3&
IX2.5   <     I5_3&
IX2.6   <     I6_3&
IX2.7   <     I7_3&
IX3.0   <     I0_4&
IX3.1   <     I1_4&
IX3.2   <     I2_4&
IX3.3   <     I3_4&
IX3.4   <     I4_4&
IX3.5   <     I5_4&
IX3.6   <    ~bank0& ~bank1&  bank2&  bank3&
IX3.7   <    ~bank0&  bank1& ~bank2&  bank3&
O0      |     QX3.0_0|
O0_1    &     O0|
O0_2    &     O0|
O0_3    &     O0|
O1      |     QX3.1_0|
O10     &     O8_1|   O0_3&   O1_3&   O2_3&   O3_3&   O4_3&   O5_3&   O6_3&
              O7_3&
O1_1    &     O1|
O1_2    &     O1|
O1_3    &     O1|
O2      |     QX3.2_0|
O2_1    &     O2|
O2_2    &     O2|
O2_3    &     O2|
O3      |     QX3.3_0|
O3_1    &     O3|
O3_2    &     O3|
O3_3    &     O3|
O4      |     QX3.4_0|
O4_1    &     O4|
O4_2    &     O4|
O4_3    &     O4|
O5      |     QX3.5_0|
O5_1    &     O5|
O5_2    &     O5|
O5_3    &     O5|
O6      |     QX3.6_0|
O6_1    &     O6|
O6_2    &     O6|
O6_3    &     O6|
O7      |     QX3.7_0|
O7_1    &     O7|
O7_2    &     O7|
O7_3    &     O7|
O8      #    ~O10&    O9_1&   O0_1&   O1_1&   O2_1&   O3_1&   O4_1&   O5_1&
              O6_1&   O7_1&
O8_1    |  D  O8#
O9      #    ~O10&    O0_2&   O1_2&   O2_2&   O3_2&   O4_2&   O5_2&   O6_2&
              O7_2&
O9_1    &  D  O9#
QX0.0   @     v0&
QX0.0_0 |  X
QX0.1   @     v1|
QX0.1_0 |  X
QX0.2   @     v2#
QX0.2_0 |  X
QX0.3   @     v3#
QX0.3_0 |  X
QX0.4   @     v4#
QX0.4_0 |  X
QX0.5   @    ~v5_1@
QX0.5_0 |  X
QX0.6   @     v6%
QX0.6_0 |  X
QX0.7   @     v7#
QX0.7_0 |  X
QX1.0   @     m0#
QX1.0_0 |  X
QX1.1   @     m1#
QX1.1_0 |  X
QX1.2   @     m2#
QX1.2_0 |  X
QX1.3   @     m3#
QX1.3_0 |  X
QX1.4   @     m4#
QX1.4_0 |  X
QX1.5   @     m5#
QX1.5_0 |  X
QX1.6   @     m6#
QX1.6_0 |  X
QX1.7   @     m7#
QX1.7_0 |  X
QX2.0   @     t0#
QX2.0_0 |  X
QX2.1   @     t1#
QX2.1_0 |  X
QX2.2   @     t2#
QX2.2_0 |  X
QX2.3   @     t3#
QX2.3_0 |  X
QX2.4   @     t4#
QX2.4_0 |  X
QX2.5   @     t5#
QX2.5_0 |  X
QX2.6   @     t6#
QX2.6_0 |  X
QX2.7   @     t7#
QX2.7_0 |  X
QX3.0   @     O0|
QX3.0_0 |  X
QX3.1   @     O1|
QX3.1_0 |  X
QX3.2   @     O2|
QX3.2_0 |  X
QX3.3   @     O3|
QX3.3_0 |  X
QX3.4   @     O4|
QX3.4_0 |  X
QX3.5   @     O5|
QX3.5_0 |  X
QX3.6   @     O6|
QX3.6_0 |  X
QX3.7   @     O7|
QX3.7_0 |  X
T100M   @     TX0.4<
T1S     @     TX0.5<
TX0.4   <     t_1|    c_2&
TX0.5   <     c_3&
bank0   &     I0_1&   I1_1&   I2_1&   I3_1&   I4_1&   I5_1&   I6_1&   I7_1&
              c_2&
bank1   &     I0_2&   I1_2&   I2_2&   I3_2&   I4_2&   I5_2&   I6_2&   I7_2&
              o2_1&
bank2   &     I0_3&   I1_3&   I2_3&   I3_3&   I4_3&   I5_3&   I6_3&   I7_3&
              o5_1&
bank3   &     I0_4&   I1_4&   I2_4&   I3_4&   I4_4&   I5_4&   I6_4&   I7_4&
              c_3&    O8_1|  ~O9_1&
c       :  :  v7_1%   m0_1|   m1_1|   m2_1|   m3_1|   m4_1|   m5_1|   m6_1|
              m7_1|
c1      :  :  O8_1|   O9_1&
c1_1    |  C  c1:
c_1     |  C  c:
c_2     &     c_1|
c_3     &     c_1|
i00     @     IX0.0<
i01     @     IX0.1<
i02     @     IX0.2<
i03     @     IX0.3<
i04     @     IX0.4<
i05     @     IX0.5<
i06     @     IX0.6<
i07     @     IX0.7<
i10     @     IX1.0<
i11     @     IX1.1<
i12     @     IX1.2<
i13     @     IX1.3<
i14     @     IX1.4<
i15     @     IX1.5<
i16     @     IX1.6<
i17     @     IX1.7<
i20     @     IX2.0<
i21     @     IX2.1<
i22     @     IX2.2<
i23     @     IX2.3<
i24     @     IX2.4<
i25     @     IX2.5<
i26     @     IX2.6<
i27     @     IX2.7<
i30     @     IX3.0<
i31     @     IX3.1<
i32     @     IX3.2<
i33     @     IX3.3<
i34     @     IX3.4<
i35     @     IX3.5<
i36     @     IX3.6<
i37     @     IX3.7<
iClock  :  :  t_1|    o2_1&   o5_1&   c_1|    v2_2|   v2_1|   v3_2|   v3_1|
              c1_1|
m0      #     QX1.0_0|  m1_1|     O0_2&
m0_1    |  D  m0#
m1      #     QX1.1_0|  m2_1|     O1_2&
m1_1    |  D  m1#
m2      #     QX1.2_0|  m3_1|     O2_2&
m2_1    |  D  m2#
m3      #     QX1.3_0|  m4_1|     O3_2&
m3_1    |  D  m3#
m4      #     QX1.4_0|  m5_1|     O4_2&
m4_1    |  D  m4#
m5      #     QX1.5_0|  m6_1|     O5_2&
m5_1    |  D  m5#
m6      #     QX1.6_0|  m7_1|     O6_2&
m6_1    |  D  m6#
m7      #     QX1.7_0| ~m0_1|     O7_2&
m7_1    |  D  m7#
o2      #     o2_2&  ~o2_1&   c_1|
o2_1    &  S  o2#
o2_2    &  R  o2#
o5      #     o5_2&  ~o5_1&   c_1|
o5_1    &  S  o5#
o5_2    &  R  o5#
t       !  !  o2_2&   o5_2&   v3_3&   v4_1|   v5_2|   t0_1|   t1_1|   t2_1|
              t3_1|   t4_1|   t5_1|   t6_1|   t7_1|   t8_1|
t0      #     QX2.0_0|  t1_1|     O0_3&
t0_1    |  D  t0#
t1      #     QX2.1_0|  t2_1|     O1_3&
t1_1    |  D  t1#
t2      #     QX2.2_0|  t3_1|     O2_3&
t2_1    |  D  t2#
t3      #     QX2.3_0|  t4_1|     O3_3&
t3_1    |  D  t3#
t4      #     QX2.4_0|  t5_1|     O4_3&
t4_1    |  D  t4#
t5      #     QX2.5_0|  t6_1|     O5_3&
t5_1    |  D  t5#
t6      #     QX2.6_0|  t7_1|     O6_3&
t6_1    |  D  t6#
t7      #     QX2.7_0|  t8_1|     O7_3&
t7_1    |  D  t7#
t8      #     v3_1|  ~t0_1|  ~c1_1|
t8_1    |  D  t8#
t_1     |  T  t!
v0      &     QX0.0_0|  v2_1|     O0_1&
v1      |     QX0.1_0|  v2_2|     O1_1&
v2      #     QX0.2_0|  O2_1&
v2_1    |  S  v2#
v2_2    |  R  v2#
v3      #     QX0.3_0|  v3_3&     O3_1&
v3_1    |  S  v3#
v3_2    |  R  v3#
v3_3    &  R  v3#
v4      #     QX0.4_0|  O4_1&
v4_1    |  D  v4#
v5      @    ~v5_1#
v5_1    #    ~QX0.5_0| ~O5_1&
v5_2    |  D  v5_1#
v6      %     QX0.6_0|  v6%       O6_1&
v7      #     QX0.7_0|  v7_1%     O7_1&
v7_1    %  D  v7#

******* NET STATISTICS  ************************

AND	&     70 blocks
OR	|     76 blocks
LATCH	%      2 blocks
FF	#     26 blocks
NCONST	=     12 blocks
INPX	<     34 blocks
CLK	:      3 blocks
TIM	!      1 blocks
ALIAS	@     67

TOTAL	     224 blocks
	     663 links

compiled by:
@(#)     $Id: icc.v,v 1.123 2008/09/06 01:32:56 jw Exp $ -O7

C OUTPUT: ./Test0/demo.c  (470 lines)
