// Seed: 4206445454
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    output wand  id_2,
    output wire  id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  uwire id_8
    , id_12,
    output tri0  id_9,
    output tri1  id_10
);
  assign id_9 = 1;
  logic id_13;
  logic id_14;
  logic id_15;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    input wor id_0,
    input tri1 id_1,
    input tri0 _id_2,
    output uwire id_3,
    output tri1 id_4,
    input wand id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    output wor id_10,
    input supply1 id_11
);
  logic id_13;
  logic [1 : 1] id_14;
  ;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_3,
      id_3,
      id_11,
      id_8,
      id_8,
      id_6,
      id_6,
      id_9,
      id_10
  );
  logic [id_2 : "" <  1] id_15;
  ;
  assign id_9 = -1;
  assign id_3 = id_11 - (-1) == id_11;
  wire id_16;
  ;
endmodule
