Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Comp_Add_Sub_isim_beh.exe -prj /home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Comp_Add_Sub_beh.prj work.Comp_Add_Sub 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/XOR_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Full_Adder_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Comp_Add_Sub_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Comp_Add_Sub.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83436 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity XOR_rtl [xor_rtl_default]
Compiling architecture behavioral of entity Full_Adder_rtl [full_adder_rtl_default]
Compiling architecture behavioral of entity Comp_Add_Sub_rtl [comp_add_sub_rtl_default]
Compiling architecture behavior of entity comp_add_sub
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/nahshal/Documents/Nahshal_ISE_Design/Comp_Add_Sub/Comp_Add_Sub_isim_beh.exe
Fuse Memory Usage: 1173436 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 280 ms
