
*** Running vivado
    with args -log DC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DC.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DC.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1282.664 ; gain = 58.016 ; free physical = 1702 ; free virtual = 12914
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 158829ac9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e6645907

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1360 ; free virtual = 12572

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 2 Constant propagation | Checksum: 1d6b6673c

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 320 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 105a75f5e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 108859e89

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571
Ending Logic Optimization Task | Checksum: 108859e89

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 108859e89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 1359 ; free virtual = 12571
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1645.094 ; gain = 420.445 ; free physical = 1359 ; free virtual = 12571
INFO: [Common 17-1381] The checkpoint '/home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.109 ; gain = 0.000 ; free physical = 1327 ; free virtual = 12539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.109 ; gain = 0.000 ; free physical = 1327 ; free virtual = 12539

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1287634cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1714.109 ; gain = 27.000 ; free physical = 1324 ; free virtual = 12537

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14f8a6d48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1714.109 ; gain = 27.000 ; free physical = 1324 ; free virtual = 12536

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14f8a6d48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1714.109 ; gain = 27.000 ; free physical = 1324 ; free virtual = 12536
Phase 1 Placer Initialization | Checksum: 14f8a6d48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1714.109 ; gain = 27.000 ; free physical = 1324 ; free virtual = 12536

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1361758ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1322 ; free virtual = 12535

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1361758ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1322 ; free virtual = 12535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aff57aa6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1322 ; free virtual = 12535

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16e4e67b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1322 ; free virtual = 12535

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16e4e67b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1322 ; free virtual = 12535

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531
Phase 3 Detail Placement | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1382b5e89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1960d40e5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1960d40e5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531
Ending Placer Task | Checksum: 133e19347

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.121 ; gain = 51.012 ; free physical = 1318 ; free virtual = 12531
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1738.121 ; gain = 0.000 ; free physical = 1314 ; free virtual = 12530
INFO: [Common 17-1381] The checkpoint '/home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1738.121 ; gain = 0.000 ; free physical = 1315 ; free virtual = 12529
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1738.121 ; gain = 0.000 ; free physical = 1315 ; free virtual = 12528
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1738.121 ; gain = 0.000 ; free physical = 1315 ; free virtual = 12528
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7ddf93e7 ConstDB: 0 ShapeSum: b601ff60 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11da68c01

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1814.793 ; gain = 76.672 ; free physical = 1207 ; free virtual = 12421

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11da68c01

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1827.793 ; gain = 89.672 ; free physical = 1194 ; free virtual = 12408

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11da68c01

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1827.793 ; gain = 89.672 ; free physical = 1194 ; free virtual = 12408
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 13242dd71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6103073d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bddea7d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398
Phase 4 Rip-up And Reroute | Checksum: bddea7d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bddea7d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: bddea7d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398
Phase 6 Post Hold Fix | Checksum: bddea7d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.852587 %
  Global Horizontal Routing Utilization  = 1.03501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: bddea7d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 98.672 ; free physical = 1185 ; free virtual = 12398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bddea7d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1838.793 ; gain = 100.672 ; free physical = 1183 ; free virtual = 12396

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11689c9df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1838.793 ; gain = 100.672 ; free physical = 1183 ; free virtual = 12396
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1838.793 ; gain = 100.672 ; free physical = 1183 ; free virtual = 12396

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.742 ; gain = 134.621 ; free physical = 1183 ; free virtual = 12396
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1872.742 ; gain = 0.000 ; free physical = 1178 ; free virtual = 12396
INFO: [Common 17-1381] The checkpoint '/home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/prabhat/COL216/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.runs/impl_1/DC_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file DC_power_routed.rpt -pb DC_power_summary_routed.pb -rpx DC_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Apr 28 23:39:06 2018...
