{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599419659813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599419659813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 06 15:14:19 2020 " "Processing started: Sun Sep 06 15:14:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599419659813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419659813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419659813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599419660391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../../../RTL/CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671791 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../../../RTL/CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/statusleds_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/statusleds_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statusleds_pwm-rtl " "Found design unit 1: statusleds_pwm-rtl" {  } { { "../../../Board/c4board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671794 ""} { "Info" "ISGN_ENTITY_NAME" "1 statusleds_pwm " "Found entity 1: statusleds_pwm" {  } { { "../../../Board/c4board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/c4boardtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/c4boardtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4BoardToplevel-RTL " "Found design unit 1: C4BoardToplevel-RTL" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671797 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4BoardToplevel " "Found entity 1: C4BoardToplevel" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671800 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/peripheral_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/peripheral_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_controller-rtl " "Found design unit 1: peripheral_controller-rtl" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671803 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_controller " "Found entity 1: peripheral_controller" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671806 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671809 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_master-rtl " "Found design unit 1: video_vga_master-rtl" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671812 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_master " "Found entity 1: video_vga_master" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_dither.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_dither.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_dither-rtl " "Found design unit 1: video_vga_dither-rtl" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671814 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_dither " "Found entity 1: video_vga_dither" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671818 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charactergenerator-rtl " "Found design unit 1: charactergenerator-rtl" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671821 ""} { "Info" "ISGN_ENTITY_NAME" "1 charactergenerator " "Found entity 1: charactergenerator" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671838 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/toplevel_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/toplevel_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel_Config " "Found design unit 1: Toplevel_Config" {  } { { "../../RTL/Toplevel_Config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/Toplevel_Config.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/soc_virtualtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/soc_virtualtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VirtualToplevel-rtl " "Found design unit 1: VirtualToplevel-rtl" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671851 ""} { "Info" "ISGN_ENTITY_NAME" "1 VirtualToplevel " "Found entity 1: VirtualToplevel" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671854 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671861 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../../RTL/CPU/TG68K_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671869 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/cascade_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/cascade_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascade_timer-rtl " "Found design unit 1: cascade_timer-rtl" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671872 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascade_timer " "Found entity 1: cascade_timer" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmacache-rtl " "Found design unit 1: dmacache-rtl" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671875 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACache " "Found entity 1: DMACache" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-arch " "Found design unit 1: DualPortRAM-arch" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671878 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-RTL " "Found design unit 1: debounce-RTL" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671880 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/firmware/sdbootstrap_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/firmware/sdbootstrap_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdbootstrap_ROM-arch " "Found design unit 1: sdbootstrap_ROM-arch" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdbootstrap_ROM " "Found entity 1: sdbootstrap_ROM" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_pkg " "Found design unit 1: DMACache_pkg" {  } { { "../../../RTL/Memory/DMACache_pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/dmacache_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/dmacache_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_config " "Found design unit 1: DMACache_config" {  } { { "../../RTL/DMACache_config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/DMACache_config.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacacheram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacacheram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACacheRAM-RTL " "Found design unit 1: DMACacheRAM-RTL" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671894 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACacheRAM " "Found entity 1: DMACacheRAM" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/poweronreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/poweronreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 poweronreset-rtl " "Found design unit 1: poweronreset-rtl" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671897 ""} { "Info" "ISGN_ENTITY_NAME" "1 poweronreset " "Found entity 1: poweronreset" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_controller-rtl " "Found design unit 1: sound_controller-rtl" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671899 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_controller " "Found entity 1: sound_controller" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_wrapper-rtl " "Found design unit 1: sound_wrapper-rtl" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671902 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_wrapper " "Found entity 1: sound_wrapper" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/risingedge_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/risingedge_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risingedge_divider-behavioural " "Found design unit 1: risingedge_divider-behavioural" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671909 ""} { "Info" "ISGN_ENTITY_NAME" "1 risingedge_divider " "Found entity 1: risingedge_divider" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/fifo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/fifo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_Counter-RTL " "Found design unit 1: FIFO_Counter-RTL" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671923 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Counter " "Found entity 1: FIFO_Counter" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50to100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50to100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_50to100-SYN " "Found design unit 1: clock_50to100-SYN" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/Clock_50to100.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100 " "Found entity 1: Clock_50to100" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/Clock_50to100.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419671931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419671931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C4BoardToplevel " "Elaborating entity \"C4BoardToplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599419672228 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_rts C4BoardToplevel.vhd(74) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(74): used explicit default value for signal \"n_rts\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599419672230 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sramAddress C4BoardToplevel.vhd(87) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(87): used explicit default value for signal \"sramAddress\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599419672230 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamWE C4BoardToplevel.vhd(88) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(88): used explicit default value for signal \"n_sRamWE\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599419672231 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamCS C4BoardToplevel.vhd(89) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(89): used explicit default value for signal \"n_sRamCS\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599419672231 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamOE C4BoardToplevel.vhd(90) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(90): used explicit default value for signal \"n_sRamOE\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599419672231 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_debugvalue C4BoardToplevel.vhd(106) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(106): used implicit default value for signal \"w_debugvalue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599419672231 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_power_led\[1..0\] C4BoardToplevel.vhd(118) " "Using initial value X (don't care) for net \"w_power_led\[1..0\]\" at C4BoardToplevel.vhd(118)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 118 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419672234 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_disk_led\[1..0\] C4BoardToplevel.vhd(119) " "Using initial value X (don't care) for net \"w_disk_led\[1..0\]\" at C4BoardToplevel.vhd(119)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419672234 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_net_led\[1..0\] C4BoardToplevel.vhd(120) " "Using initial value X (don't care) for net \"w_net_led\[1..0\]\" at C4BoardToplevel.vhd(120)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 120 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419672235 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_odd_led\[1..0\] C4BoardToplevel.vhd(121) " "Using initial value X (don't care) for net \"w_odd_led\[1..0\]\" at C4BoardToplevel.vhd(121)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 121 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419672235 "|C4BoardToplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100 Clock_50to100:mypll " "Elaborating entity \"Clock_50to100\" for hierarchy \"Clock_50to100:mypll\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "mypll" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_50to100:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_50to100:mypll\|altpll:altpll_component\"" {  } { { "Clock_50to100.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/Clock_50to100.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_50to100:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_50to100:mypll\|altpll:altpll_component\"" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/Clock_50to100.vhd" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_50to100:mypll\|altpll:altpll_component " "Instantiated megafunction \"Clock_50to100:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_50to100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_50to100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419672375 ""}  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/Clock_50to100.vhd" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419672375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_50to100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_50to100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100_altpll " "Found entity 1: Clock_50to100_altpll" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/clock_50to100_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419672435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419672435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100_altpll Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated " "Elaborating entity \"Clock_50to100_altpll\" for hierarchy \"Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusleds_pwm statusleds_pwm:myleds " "Elaborating entity \"statusleds_pwm\" for hierarchy \"statusleds_pwm:myleds\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "myleds" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweronreset poweronreset:myw_reset " "Elaborating entity \"poweronreset\" for hierarchy \"poweronreset:myw_reset\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "myw_reset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb2 " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb2\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_dither video_vga_dither:mydither " "Elaborating entity \"video_vga_dither\" for hierarchy \"video_vga_dither:mydither\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "mydither" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualToplevel VirtualToplevel:tg68tst " "Elaborating entity \"VirtualToplevel\" for hierarchy \"VirtualToplevel:tg68tst\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "tg68tst" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672578 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_newframe SOC_VirtualToplevel.vhd(121) " "VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(121): used implicit default value for signal \"vga_newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599419672580 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2m_clk_db SOC_VirtualToplevel.vhd(189) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(189): object \"ps2m_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672580 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2k_clk_db SOC_VirtualToplevel.vhd(190) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(190): object \"ps2k_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672580 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(298) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(298): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419672582 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(310) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(310): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419672582 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(423) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(423): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419672584 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(426) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(426): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419672584 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce VirtualToplevel:tg68tst\|debounce:ps2m_db " "Elaborating entity \"debounce\" for hierarchy \"VirtualToplevel:tg68tst\|debounce:ps2m_db\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "ps2m_db" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller VirtualToplevel:tg68tst\|interrupt_controller:myint " "Elaborating entity \"interrupt_controller\" for hierarchy \"VirtualToplevel:tg68tst\|interrupt_controller:myint\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myint" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68 " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myTG68" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419672694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672700 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672700 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672700 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419672700 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU\"" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "ALU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(367) " "VHDL Process Statement warning at TG68K_ALU.vhd(367): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673258 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(369) " "VHDL Process Statement warning at TG68K_ALU.vhd(369): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673259 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbootstrap_ROM VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom " "Elaborating entity \"sdbootstrap_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mybootrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram VirtualToplevel:tg68tst\|sdram:mysdram " "Elaborating entity \"sdram\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mysdram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cs sdram.vhd(80) " "Verilog HDL or VHDL warning at sdram.vhd(80): object \"cas_sd_cs\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673426 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_ras sdram.vhd(81) " "Verilog HDL or VHDL warning at sdram.vhd(81): object \"cas_sd_ras\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673427 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cas sdram.vhd(82) " "Verilog HDL or VHDL warning at sdram.vhd(82): object \"cas_sd_cas\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673427 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_we sdram.vhd(83) " "Verilog HDL or VHDL warning at sdram.vhd(83): object \"cas_sd_we\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673427 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot1_readwrite sdram.vhd(103) " "Verilog HDL or VHDL warning at sdram.vhd(103): object \"sdram_slot1_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673427 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot2_readwrite sdram.vhd(105) " "Verilog HDL or VHDL warning at sdram.vhd(105): object \"sdram_slot2_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673427 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port1_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"port1_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673428 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writecache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"writecache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673428 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readcache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"readcache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673428 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(215) " "VHDL Process Statement warning at sdram.vhd(215): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673428 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(396) " "VHDL Process Statement warning at sdram.vhd(396): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673432 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoWayCache VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc " "Elaborating entity \"TwoWayCache\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\"" {  } { { "../../../RTL/Memory/sdram.vhd" "mytwc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TwoWayCache.v(198) " "Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673531 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(271) " "Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673532 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(281) " "Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673532 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(350) " "Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673533 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(362) " "Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673533 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(373) " "Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673534 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(384) " "Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673534 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(395) " "Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673534 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(406) " "Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673534 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(417) " "Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419673535 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_to_sdram TwoWayCache.v(37) " "Output port \"data_to_sdram\" at TwoWayCache.v(37) has no driver" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599419673539 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "dataram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "tagram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACache VirtualToplevel:tg68tst\|DMACache:mydmacache " "Elaborating entity \"DMACache\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mydmacache" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673666 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activechannel DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"activechannel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673667 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(126) " "VHDL Process Statement warning at DMACache.vhd(126): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673667 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_wraddr_lsb DMACache.vhd(127) " "VHDL Process Statement warning at DMACache.vhd(127): signal \"cache_wraddr_lsb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673667 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Counter VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter " "Elaborating entity \"FIFO_Counter\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "\\FIFOCounters:0:myfifocounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACacheRAM VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM " "Elaborating entity \"DMACacheRAM\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "myDMACacheRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress DMACacheRAM.vhd(41) " "VHDL Process Statement warning at DMACacheRAM.vhd(41): signal \"rdaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673835 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller VirtualToplevel:tg68tst\|vga_controller:myvga " "Elaborating entity \"vga_controller\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myvga" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_newframe vga_controller.vhd(132) " "Verilog HDL or VHDL warning at vga_controller.vhd(132): object \"vga_newframe\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673858 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chargen_overlay vga_controller.vhd(142) " "Verilog HDL or VHDL warning at vga_controller.vhd(142): object \"chargen_overlay\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673858 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673858 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419673858 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_master VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster " "Elaborating entity \"video_vga_master\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "myVgaMaster" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charactergenerator VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen " "Elaborating entity \"charactergenerator\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "mychargen" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419673981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upd chargen.vhd(38) " "Verilog HDL or VHDL warning at chargen.vhd(38): object \"upd\" assigned a value but never read" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599419673982 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mycharrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mymessagerom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_controller VirtualToplevel:tg68tst\|peripheral_controller:myperipheral " "Elaborating entity \"peripheral_controller\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myperipheral" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419674082 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419674083 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi " "Elaborating entity \"spi_interface\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myspi" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myuart" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascade_timer VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer " "Elaborating entity \"cascade_timer\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mytimer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset cascade_timer.vhd(38) " "VHDL Process Statement warning at cascade_timer.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419674251 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mykeyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wrapper VirtualToplevel:tg68tst\|sound_wrapper:myaudio " "Elaborating entity \"sound_wrapper\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myaudio" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674373 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out sound_wrapper.vhd(20) " "VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599419674374 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedge_divider VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv " "Elaborating entity \"risingedge_divider\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "myclkdiv" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n risingedge_divider.vhd(27) " "VHDL Process Statement warning at risingedge_divider.vhd(27): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599419674408 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_controller VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0 " "Elaborating entity \"sound_controller\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "channel0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674429 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "audio_int sound_controller.vhd(35) " "VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal \"audio_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599419674430 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_pwm_sd hybrid_pwm_sd:\\audio2:leftsd " "Elaborating entity \"hybrid_pwm_sd\" for hierarchy \"hybrid_pwm_sd:\\audio2:leftsd\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "\\audio2:leftsd" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419674603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hybrid_pwm_sd.v(31) " "Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5)" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599419674604 "|C4BoardToplevel|hybrid_pwm_sd:\audio2:leftsd"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599419679542 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599419679543 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile " "RAM logic \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile\" is uninferred due to asynchronous read logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "regfile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 127 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1599419679544 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599419679544 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599419693407 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599419693407 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599419693417 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel2\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599419693417 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599419693417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419693504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419693504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_vrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419693564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419693564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419693619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419693619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umm1 " "Found entity 1: altsyncram_umm1" {  } { { "db/altsyncram_umm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_umm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419693700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419693700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419693748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419693748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssm1 " "Found entity 1: altsyncram_ssm1" {  } { { "db/altsyncram_ssm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_ssm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419693813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419693813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419693870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693871 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419693871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvd1 " "Found entity 1: altsyncram_fvd1" {  } { { "db/altsyncram_fvd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_fvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419693946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419693946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419693983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419693984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419693984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ur1 " "Found entity 1: altsyncram_8ur1" {  } { { "db/altsyncram_8ur1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_8ur1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419694043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419694043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419694082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419694082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u071 " "Found entity 1: altsyncram_u071" {  } { { "db/altsyncram_u071.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_u071.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419694147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419694147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419694179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419694179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4m1 " "Found entity 1: altsyncram_u4m1" {  } { { "db/altsyncram_u4m1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_u4m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419694241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419694241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|lpm_mult:Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419694340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|lpm_mult:Mult0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599419694341 ""}  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599419694341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_53t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_53t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_53t " "Found entity 1: mult_53t" {  } { { "db/mult_53t.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/mult_53t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599419694437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419694437 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599419695496 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[0\] " "bidirectional pin \"sramData\[0\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[1\] " "bidirectional pin \"sramData\[1\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[2\] " "bidirectional pin \"sramData\[2\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[3\] " "bidirectional pin \"sramData\[3\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[4\] " "bidirectional pin \"sramData\[4\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[5\] " "bidirectional pin \"sramData\[5\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[6\] " "bidirectional pin \"sramData\[6\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[7\] " "bidirectional pin \"sramData\[7\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599419695662 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1599419695662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 33 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 87 -1 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 396 -1 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 215 -1 0 } } { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 225 -1 0 } } { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 31 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 106 -1 0 } } { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 19 -1 0 } } { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 97 -1 0 } } { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 37 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 281 -1 0 } } { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 38 -1 0 } } { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1599419695763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1599419695763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_sdram_cke VCC " "Pin \"o_sdram_cke\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|o_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rts GND " "Pin \"n_rts\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|n_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[15\] GND " "Pin \"IO_PIN\[15\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[16\] GND " "Pin \"IO_PIN\[16\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[17\] GND " "Pin \"IO_PIN\[17\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[18\] GND " "Pin \"IO_PIN\[18\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[19\] GND " "Pin \"IO_PIN\[19\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[20\] GND " "Pin \"IO_PIN\[20\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[21\] GND " "Pin \"IO_PIN\[21\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[22\] GND " "Pin \"IO_PIN\[22\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[23\] GND " "Pin \"IO_PIN\[23\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[24\] GND " "Pin \"IO_PIN\[24\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[25\] GND " "Pin \"IO_PIN\[25\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[26\] GND " "Pin \"IO_PIN\[26\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[27\] GND " "Pin \"IO_PIN\[27\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[28\] GND " "Pin \"IO_PIN\[28\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[29\] GND " "Pin \"IO_PIN\[29\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[30\] GND " "Pin \"IO_PIN\[30\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[31\] GND " "Pin \"IO_PIN\[31\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[32\] GND " "Pin \"IO_PIN\[32\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[33\] GND " "Pin \"IO_PIN\[33\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[34\] GND " "Pin \"IO_PIN\[34\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[35\] GND " "Pin \"IO_PIN\[35\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[36\] GND " "Pin \"IO_PIN\[36\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[37\] GND " "Pin \"IO_PIN\[37\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[38\] GND " "Pin \"IO_PIN\[38\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[39\] GND " "Pin \"IO_PIN\[39\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[40\] GND " "Pin \"IO_PIN\[40\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[41\] GND " "Pin \"IO_PIN\[41\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[42\] GND " "Pin \"IO_PIN\[42\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[43\] GND " "Pin \"IO_PIN\[43\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[44\] GND " "Pin \"IO_PIN\[44\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[45\] GND " "Pin \"IO_PIN\[45\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|IO_PIN[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[0\] GND " "Pin \"sramAddress\[0\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[1\] GND " "Pin \"sramAddress\[1\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[2\] GND " "Pin \"sramAddress\[2\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[3\] GND " "Pin \"sramAddress\[3\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[4\] GND " "Pin \"sramAddress\[4\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[5\] GND " "Pin \"sramAddress\[5\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[6\] GND " "Pin \"sramAddress\[6\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[7\] GND " "Pin \"sramAddress\[7\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[8\] GND " "Pin \"sramAddress\[8\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[9\] GND " "Pin \"sramAddress\[9\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[10\] GND " "Pin \"sramAddress\[10\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[11\] GND " "Pin \"sramAddress\[11\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[12\] GND " "Pin \"sramAddress\[12\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[13\] GND " "Pin \"sramAddress\[13\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[14\] GND " "Pin \"sramAddress\[14\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamWE VCC " "Pin \"n_sRamWE\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|n_sRamWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamCS VCC " "Pin \"n_sRamCS\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|n_sRamCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamOE VCC " "Pin \"n_sRamOE\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|n_sRamOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599419723711 "|C4BoardToplevel|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599419723710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599419724111 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[46\] ps2k_clk " "Output pin \"IO_PIN\[46\]\" driven by bidirectional pin \"ps2k_clk\" cannot be tri-stated" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 61 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599419724394 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[47\] ps2k_dat " "Output pin \"IO_PIN\[47\]\" driven by bidirectional pin \"ps2k_dat\" cannot be tri-stated" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 83 -1 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 62 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599419724394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "252 " "252 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599419731333 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_umm1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_umm1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_umm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV/db/altsyncram_umm1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 110 0 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 295 0 0 } } { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 259 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419731372 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419731642 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c4board/constraints.sdc " "Reading SDC File: '../../../Board/c4board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1599419732445 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599419732500 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599419732500 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599419732500 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732500 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732500 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732501 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732502 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1599419732502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732503 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732504 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732505 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732505 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732506 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732507 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732508 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732508 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732509 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732509 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732511 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732512 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732514 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732516 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732518 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599419732524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732672 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1599419732675 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  sysclk_fast " "  10.000  sysclk_fast" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  sysclk_slow " "  40.000  sysclk_slow" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599419732675 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419732675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419733072 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 916 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 916 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1599419737963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419737972 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 368 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 368 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1599419738994 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419739012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599419740116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599419740116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cts " "No output dependent on input pin \"n_cts\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599419741060 "|C4BoardToplevel|n_cts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599419741060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9053 " "Implemented 9053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8808 " "Implemented 8808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599419741060 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1599419741060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599419741060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599419741162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 06 15:15:41 2020 " "Processing ended: Sun Sep 06 15:15:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599419741162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599419741162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599419741162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599419741162 ""}
