Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 13:53:56 2019
| Host         : LAPTOP-EJFRRBCR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           17 |
|      3 |            2 |
|      4 |            1 |
|      5 |            2 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              67 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------+---------------------------+------------------+----------------+
|         Clock Signal         |        Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------+---------------------------+------------------+----------------+
|  CLK_0                       | I2C_m0/receive[9]_i_1_n_0  |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[21]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[12]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[23]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[20]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[13]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[18]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[22]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[15]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[16]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[19]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[8]_i_1_n_0  |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[17]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[10]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[11]_i_1_n_0 |                           |                1 |              1 |
|  CLK_0                       | I2C_m0/receive[14]_i_1_n_0 |                           |                1 |              1 |
|  display_m0/CLK_1K           |                            | display_m0/seg[7]_i_1_n_0 |                1 |              1 |
|  instance_name/inst/clk_out1 | spi_m0/txd_cnt[5]_i_2_n_0  |                           |                1 |              3 |
|  CLK_0                       |                            |                           |                1 |              3 |
|  instance_name/inst/clk_out1 | spi_m0/txd_cnt[5]_i_2_n_0  | spi_m0/txd_cnt[5]_i_1_n_0 |                2 |              4 |
|  instance_name/inst/clk_out1 | spi_m0/mcu_read_flag       | cs_IBUF                   |                1 |              5 |
|  CLK_0                       | I2C_m0/state[4]_i_2_n_0    | I2C_m0/state[4]_i_1_n_0   |                2 |              5 |
|  instance_name/inst/clk_out1 |                            |                           |                3 |              6 |
|  instance_name/inst/clk_out1 |                            | spi_m0/SR[0]              |                4 |             16 |
|  CLK_0                       | I2C_m0/data[15]_i_1_n_0    |                           |                6 |             16 |
|  display_m0/CLK_1K           |                            |                           |                5 |             17 |
|  instance_name/inst/clk_out2 |                            |                           |                6 |             20 |
|  instance_name/inst/clk_out1 | spi_m0/E[0]                |                           |               19 |             32 |
+------------------------------+----------------------------+---------------------------+------------------+----------------+


