library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM_2P_16_8 is
	port(writeclk     : in  std_logic;
		  writeEnable  : in  std_logic;
		  writeAddress : in  std_logic_vector(3 downto 0);
		  writeData    : in  std_logic_vector(7 downto 0);
		  readAddress  : out std_logic_vector(3 downto 0);
		  readData     : out std_logic_vector(7 downto 0));
end RAM_2P_16_8;

architecture Behavioral of RAM_2P_16_8 is
	constant NUM_WORDS : integer := 16;
	subtype TData is std_logic_vector(7 downto 0);
	type TMemory is array (0 to NUM_WORDS-1) of TData;
	signal s_memory : TMemory;
begin
	process(writeClk)
	begin
		if(rising_edge(writeclk))then
			if(writeEnable = '1')then
				s_memory(to_integer(unsigned(writeAddress))) <= writeData;
			end if;
		end if;
	end process;
	readData <= s_memory(to_integer(unsigned(readAddress)));
end Behavioral;