<stg><name>QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE</name>


<trans_list>

<trans id="656" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %iPack_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_0_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %iPack_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_1_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %iPack_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_2_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %iPack_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_3_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %iSpin_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_0_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %iSpin_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_1_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %iSpin_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_2_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %iSpin_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_3_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %upSpin_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %upSpin_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %upSpin_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %upSpin_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %downSpin_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %downSpin_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %downSpin_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %downSpin_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %dH_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %dH_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_1_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %dH_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_1_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %dH_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_1_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %logRandLocal_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %logRandLocal_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %logRandLocal_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %logRandLocal_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_0, void @empty, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:26 %trunc_ln8_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:27 %trunc_ln4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln4_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %h_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:29 %trunc_ln5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln5

]]></Node>
<StgValue><ssdm name="trunc_ln5_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %logRand_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %logRand

]]></Node>
<StgValue><ssdm name="logRand_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %iPack_0_0543_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_0_0543

]]></Node>
<StgValue><ssdm name="iPack_0_0543_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %iPack_1_0544_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_1_0544

]]></Node>
<StgValue><ssdm name="iPack_1_0544_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %iPack_2_0545_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_2_0545

]]></Node>
<StgValue><ssdm name="iPack_2_0545_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %iPack_3_0546_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_3_0546

]]></Node>
<StgValue><ssdm name="iPack_3_0546_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %iSpin_0_0547_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_0_0547

]]></Node>
<StgValue><ssdm name="iSpin_0_0547_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %iSpin_1_0548_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_1_0548

]]></Node>
<StgValue><ssdm name="iSpin_1_0548_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %iSpin_2_0549_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_2_0549

]]></Node>
<StgValue><ssdm name="iSpin_2_0549_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %iSpin_3_0550_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_3_0550

]]></Node>
<StgValue><ssdm name="iSpin_3_0550_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:39 %upSpin_V_0_0551_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_0_0551

]]></Node>
<StgValue><ssdm name="upSpin_V_0_0551_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:40 %upSpin_V_1_0552_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_1_0552

]]></Node>
<StgValue><ssdm name="upSpin_V_1_0552_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:41 %upSpin_V_2_0553_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_2_0553

]]></Node>
<StgValue><ssdm name="upSpin_V_2_0553_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:42 %upSpin_V_3_0554_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_3_0554

]]></Node>
<StgValue><ssdm name="upSpin_V_3_0554_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:43 %downSpin_V_0_0555_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_0_0555

]]></Node>
<StgValue><ssdm name="downSpin_V_0_0555_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:44 %downSpin_V_1_0556_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_1_0556

]]></Node>
<StgValue><ssdm name="downSpin_V_1_0556_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:45 %downSpin_V_2_0557_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_2_0557

]]></Node>
<StgValue><ssdm name="downSpin_V_2_0557_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:46 %downSpin_V_3_0558_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_3_0558

]]></Node>
<StgValue><ssdm name="downSpin_V_3_0558_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %dH_0_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_0_0

]]></Node>
<StgValue><ssdm name="dH_0_0_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %dH_1_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_1_0

]]></Node>
<StgValue><ssdm name="dH_1_0_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %dH_2_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_2_0

]]></Node>
<StgValue><ssdm name="dH_2_0_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %dH_3_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_3_0

]]></Node>
<StgValue><ssdm name="dH_3_0_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %logRandLocal_0_0559_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_0_0559

]]></Node>
<StgValue><ssdm name="logRandLocal_0_0559_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %logRandLocal_1_0560_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_1_0560

]]></Node>
<StgValue><ssdm name="logRandLocal_1_0560_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %logRandLocal_2_0561_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_2_0561

]]></Node>
<StgValue><ssdm name="logRandLocal_2_0561_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %logRandLocal_3_0562_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_3_0562

]]></Node>
<StgValue><ssdm name="logRandLocal_3_0562_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i32 %logRandLocal_3_0562_read, i32 %logRandLocal_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %store_ln0 = store i32 %logRandLocal_2_0561_read, i32 %logRandLocal_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %store_ln0 = store i32 %logRandLocal_1_0560_read, i32 %logRandLocal_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %store_ln0 = store i32 %logRandLocal_0_0559_read, i32 %logRandLocal_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %store_ln0 = store i32 %dH_3_0_read, i32 %dH_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %store_ln0 = store i32 %dH_2_0_read, i32 %dH_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %store_ln0 = store i32 %dH_1_0_read, i32 %dH_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %store_ln0 = store i32 %dH_0_0_read, i32 %dH_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:63 %store_ln0 = store i1 %downSpin_V_3_0558_read, i1 %downSpin_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:64 %store_ln0 = store i1 %downSpin_V_2_0557_read, i1 %downSpin_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:65 %store_ln0 = store i1 %downSpin_V_1_0556_read, i1 %downSpin_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:66 %store_ln0 = store i1 %downSpin_V_0_0555_read, i1 %downSpin_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i1 %upSpin_V_3_0554_read, i1 %upSpin_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i1 %upSpin_V_2_0553_read, i1 %upSpin_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i1 %upSpin_V_1_0552_read, i1 %upSpin_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i1 %upSpin_V_0_0551_read, i1 %upSpin_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i32 %iSpin_3_0550_read, i32 %iSpin_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i32 %iSpin_2_0549_read, i32 %iSpin_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i32 %iSpin_1_0548_read, i32 %iSpin_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i32 %iSpin_0_0547_read, i32 %iSpin_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i32 %iPack_3_0546_read, i32 %iPack_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i32 %iPack_2_0545_read, i32 %iPack_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i32 %iPack_1_0544_read, i32 %iPack_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i32 %iPack_0_0543_read, i32 %iPack_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i3 0, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:80 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %t_1 = load i3 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln214 = icmp_eq  i3 %t_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln214 = add i3 %t_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln214 = br i1 %icmp_ln214, void %.split6, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:0 %iPack_0_1_load = load i32 %iPack_0_1

]]></Node>
<StgValue><ssdm name="iPack_0_1_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:1 %iPack_1_1_load = load i32 %iPack_1_1

]]></Node>
<StgValue><ssdm name="iPack_1_1_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:2 %iPack_2_1_load = load i32 %iPack_2_1

]]></Node>
<StgValue><ssdm name="iPack_2_1_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split6:3 %iPack_3_1_load = load i32 %iPack_3_1

]]></Node>
<StgValue><ssdm name="iPack_3_1_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="3">
<![CDATA[
.split6:4 %t_2_cast = zext i3 %t_1

]]></Node>
<StgValue><ssdm name="t_2_cast"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:5 %specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln214"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split6:6 %Ofst = sub i12 %trunc_ln8_read, i12 %t_2_cast

]]></Node>
<StgValue><ssdm name="Ofst"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="12">
<![CDATA[
.split6:7 %iSpin_1 = trunc i12 %Ofst

]]></Node>
<StgValue><ssdm name="iSpin_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:8 %iPack_0 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %Ofst, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="iPack_0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="8">
<![CDATA[
.split6:9 %zext_ln222 = zext i8 %iPack_0

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
.split6:10 %zext_ln223 = zext i4 %iSpin_1

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="3">
<![CDATA[
.split6:11 %trunc_ln222 = trunc i3 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6:12 %iPack_0_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %zext_ln222, i32 %iPack_0_1_load, i32 %iPack_0_1_load, i32 %iPack_0_1_load, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="iPack_0_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6:13 %iPack_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_1_1_load, i32 %zext_ln222, i32 %iPack_1_1_load, i32 %iPack_1_1_load, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="iPack_1_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6:14 %iPack_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_2_1_load, i32 %iPack_2_1_load, i32 %zext_ln222, i32 %iPack_2_1_load, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="iPack_2_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6:15 %iPack_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_3_1_load, i32 %iPack_3_1_load, i32 %iPack_3_1_load, i32 %zext_ln222, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="iPack_3_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6:16 %switch_ln223 = switch i2 %trunc_ln222, void %branch7, i2 0, void %.split629..split62955_crit_edge, i2 1, void %.split6..split62955_crit_edge, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln223"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln223 = store i32 %zext_ln223, i32 %iSpin_2_1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln223 = br void %.split62955

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6..split62955_crit_edge:0 %store_ln223 = store i32 %zext_ln223, i32 %iSpin_1_1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.split6..split62955_crit_edge:1 %br_ln223 = br void %.split62955

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split629..split62955_crit_edge:0 %store_ln223 = store i32 %zext_ln223, i32 %iSpin_0_1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.split629..split62955_crit_edge:1 %br_ln223 = br void %.split62955

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln223 = store i32 %zext_ln223, i32 %iSpin_3_1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
<literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln223 = br void %.split62955

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split62955:2 %trunc_ln819_3 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %Ofst, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln819_3"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split62955:3 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %Ofst, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split62955:138 %switch_ln224 = switch i2 %trunc_ln222, void %branch11, i2 0, void %.split62955..split6295581_crit_edge, i2 1, void %.split62955..split6295581_crit_edge35, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln224"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.split6295581107:0 %shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %Ofst, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="14">
<![CDATA[
.split6295581107:1 %zext_ln228 = zext i14 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6295581107:3 %add_ln228 = add i64 %zext_ln228, i64 %h_read

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6295581107:4 %trunc_ln228_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln228, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln228_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6295581107:15 %switch_ln228 = switch i2 %trunc_ln222, void %branch19, i2 0, void %.split6295581107..split6295581107133_crit_edge, i2 1, void %.split6295581107..split6295581107133_crit_edge33, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln228"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="14">
<![CDATA[
.split6295581107133:0 %shl_ln229_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %trunc_ln222, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln229_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="16">
<![CDATA[
.split6295581107133:1 %zext_ln229 = zext i16 %shl_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6295581107133:2 %add_ln229 = add i64 %zext_ln228, i64 %logRand_read

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6295581107133:3 %add_ln229_1 = add i64 %add_ln229, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6295581107133:4 %trunc_ln229_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln229_1, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln229_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6295581107133:15 %switch_ln229 = switch i2 %trunc_ln222, void %branch23, i2 0, void %.split6295581107133..split6295581107133159_crit_edge, i2 1, void %.split6295581107133..split6295581107133159_crit_edge32, i2 2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln229"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6295581107133159:0 %store_ln222 = store i32 %iPack_3_2, i32 %iPack_3_1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6295581107133159:1 %store_ln222 = store i32 %iPack_2_2, i32 %iPack_2_1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6295581107133159:2 %store_ln222 = store i32 %iPack_1_2, i32 %iPack_1_1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6295581107133159:3 %store_ln222 = store i32 %iPack_0_2, i32 %iPack_0_1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6295581107133159:4 %store_ln214 = store i3 %add_ln214, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
.split6295581107133159:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="58">
<![CDATA[
.split6295581107:5 %sext_ln228 = sext i58 %trunc_ln228_3

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split6295581107:6 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln228

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="212" st_id="4" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="58">
<![CDATA[
.split6295581107133:5 %sext_ln229 = sext i58 %trunc_ln229_2

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split6295581107133:6 %gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln229

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="216" st_id="5" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="218" st_id="6" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="220" st_id="7" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="222" st_id="8" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="224" st_id="9" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="226" st_id="10" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="230" st_id="12" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="232" st_id="13" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="234" st_id="14" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="236" st_id="15" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="240" st_id="17" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="242" st_id="18" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="244" st_id="19" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="246" st_id="20" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="248" st_id="21" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="250" st_id="22" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="252" st_id="23" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="254" st_id="24" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="256" st_id="25" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="258" st_id="26" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="260" st_id="27" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="262" st_id="28" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="266" st_id="30" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="268" st_id="31" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="270" st_id="32" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="272" st_id="33" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="274" st_id="34" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="276" st_id="35" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="278" st_id="36" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="279" st_id="36" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="280" st_id="37" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="282" st_id="38" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="283" st_id="38" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="284" st_id="39" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="285" st_id="39" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="286" st_id="40" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="288" st_id="41" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="290" st_id="42" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="292" st_id="43" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="294" st_id="44" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="295" st_id="44" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="296" st_id="45" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="298" st_id="46" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="299" st_id="46" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="300" st_id="47" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="301" st_id="47" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="302" st_id="48" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="304" st_id="49" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="305" st_id="49" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="306" st_id="50" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="308" st_id="51" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="309" st_id="51" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="310" st_id="52" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="311" st_id="52" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="312" st_id="53" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="313" st_id="53" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="314" st_id="54" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="316" st_id="55" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="317" st_id="55" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="318" st_id="56" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="319" st_id="56" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="320" st_id="57" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="321" st_id="57" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="322" st_id="58" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="323" st_id="58" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="324" st_id="59" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="325" st_id="59" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="326" st_id="60" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="327" st_id="60" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="328" st_id="61" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="329" st_id="61" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="330" st_id="62" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="331" st_id="62" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="332" st_id="63" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="333" st_id="63" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="334" st_id="64" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="335" st_id="64" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="336" st_id="65" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="337" st_id="65" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="338" st_id="66" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="339" st_id="66" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="340" st_id="67" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="341" st_id="67" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="342" st_id="68" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="343" st_id="68" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="344" st_id="69" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="345" st_id="69" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="346" st_id="70" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="347" st_id="70" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="348" st_id="71" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="349" st_id="71" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="350" st_id="72" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split6295581107:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="351" st_id="72" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="352" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split6295581107:2 %trunc_ln228_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %iSpin_1, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln228_2"/></StgValue>
</operation>

<operation id="353" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split6295581107:8 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="354" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6295581107:9 %add_ln228_1 = add i6 %trunc_ln228_2, i6 %trunc_ln4_read

]]></Node>
<StgValue><ssdm name="add_ln228_1"/></StgValue>
</operation>

<operation id="355" st_id="73" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6295581107133:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="356" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6295581107133:9 %add_ln229_2 = add i6 %trunc_ln5_read, i6 %trunc_ln228_2

]]></Node>
<StgValue><ssdm name="add_ln229_2"/></StgValue>
</operation>

<operation id="607" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:0 %iPack_0_1_load_1 = load i32 %iPack_0_1

]]></Node>
<StgValue><ssdm name="iPack_0_1_load_1"/></StgValue>
</operation>

<operation id="608" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:1 %iPack_1_1_load_1 = load i32 %iPack_1_1

]]></Node>
<StgValue><ssdm name="iPack_1_1_load_1"/></StgValue>
</operation>

<operation id="609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:2 %iPack_2_1_load_1 = load i32 %iPack_2_1

]]></Node>
<StgValue><ssdm name="iPack_2_1_load_1"/></StgValue>
</operation>

<operation id="610" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:3 %iPack_3_1_load_1 = load i32 %iPack_3_1

]]></Node>
<StgValue><ssdm name="iPack_3_1_load_1"/></StgValue>
</operation>

<operation id="611" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:4 %iSpin_0_1_load = load i32 %iSpin_0_1

]]></Node>
<StgValue><ssdm name="iSpin_0_1_load"/></StgValue>
</operation>

<operation id="612" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:5 %iSpin_1_1_load = load i32 %iSpin_1_1

]]></Node>
<StgValue><ssdm name="iSpin_1_1_load"/></StgValue>
</operation>

<operation id="613" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:6 %iSpin_2_1_load = load i32 %iSpin_2_1

]]></Node>
<StgValue><ssdm name="iSpin_2_1_load"/></StgValue>
</operation>

<operation id="614" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:7 %iSpin_3_1_load = load i32 %iSpin_3_1

]]></Node>
<StgValue><ssdm name="iSpin_3_1_load"/></StgValue>
</operation>

<operation id="615" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:8 %upSpin_V_1_load = load i1 %upSpin_V_1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_load"/></StgValue>
</operation>

<operation id="616" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:9 %upSpin_V_1_1_load = load i1 %upSpin_V_1_1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_1_load"/></StgValue>
</operation>

<operation id="617" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:10 %upSpin_V_1_2_load = load i1 %upSpin_V_1_2

]]></Node>
<StgValue><ssdm name="upSpin_V_1_2_load"/></StgValue>
</operation>

<operation id="618" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:11 %upSpin_V_1_3_load = load i1 %upSpin_V_1_3

]]></Node>
<StgValue><ssdm name="upSpin_V_1_3_load"/></StgValue>
</operation>

<operation id="619" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:12 %downSpin_V_1_load = load i1 %downSpin_V_1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_load"/></StgValue>
</operation>

<operation id="620" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:13 %downSpin_V_1_1_load = load i1 %downSpin_V_1_1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_1_load"/></StgValue>
</operation>

<operation id="621" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:14 %downSpin_V_1_2_load = load i1 %downSpin_V_1_2

]]></Node>
<StgValue><ssdm name="downSpin_V_1_2_load"/></StgValue>
</operation>

<operation id="622" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.exitStub:15 %downSpin_V_1_3_load = load i1 %downSpin_V_1_3

]]></Node>
<StgValue><ssdm name="downSpin_V_1_3_load"/></StgValue>
</operation>

<operation id="623" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:16 %dH_1_load = load i32 %dH_1

]]></Node>
<StgValue><ssdm name="dH_1_load"/></StgValue>
</operation>

<operation id="624" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:17 %dH_1_1_load = load i32 %dH_1_1

]]></Node>
<StgValue><ssdm name="dH_1_1_load"/></StgValue>
</operation>

<operation id="625" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:18 %dH_1_2_load = load i32 %dH_1_2

]]></Node>
<StgValue><ssdm name="dH_1_2_load"/></StgValue>
</operation>

<operation id="626" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:19 %dH_1_3_load = load i32 %dH_1_3

]]></Node>
<StgValue><ssdm name="dH_1_3_load"/></StgValue>
</operation>

<operation id="627" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:20 %logRandLocal_1_load = load i32 %logRandLocal_1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_load"/></StgValue>
</operation>

<operation id="628" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:21 %logRandLocal_1_1_load = load i32 %logRandLocal_1_1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_1_load"/></StgValue>
</operation>

<operation id="629" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:22 %logRandLocal_1_2_load = load i32 %logRandLocal_1_2

]]></Node>
<StgValue><ssdm name="logRandLocal_1_2_load"/></StgValue>
</operation>

<operation id="630" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:23 %logRandLocal_1_3_load = load i32 %logRandLocal_1_3

]]></Node>
<StgValue><ssdm name="logRandLocal_1_3_load"/></StgValue>
</operation>

<operation id="631" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_3_1_out, i32 %logRandLocal_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="632" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_2_1_out, i32 %logRandLocal_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="633" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_1_1_out, i32 %logRandLocal_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="634" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_0_1_out, i32 %logRandLocal_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_3_1_out, i32 %dH_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="636" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_2_1_out, i32 %dH_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="637" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_1_1_out, i32 %dH_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="638" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_0_1_out, i32 %dH_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="639" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_3_1_out, i1 %downSpin_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="640" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_2_1_out, i1 %downSpin_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="641" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_1_1_out, i1 %downSpin_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="642" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_0_1_out, i1 %downSpin_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="643" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_3_1_out, i1 %upSpin_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="644" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_2_1_out, i1 %upSpin_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="645" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_1_1_out, i1 %upSpin_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="646" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_0_1_out, i1 %upSpin_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="647" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_3_1_out, i32 %iSpin_3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="648" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_2_1_out, i32 %iSpin_2_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="649" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_1_1_out, i32 %iSpin_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="650" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_0_1_out, i32 %iSpin_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="651" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_3_1_out, i32 %iPack_3_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="652" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_2_1_out, i32 %iPack_2_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="653" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_1_1_out, i32 %iPack_1_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="654" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_0_1_out, i32 %iPack_0_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0">
<![CDATA[
.exitStub:48 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="357" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="4">
<![CDATA[
.split62955:4 %zext_ln819 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln819"/></StgValue>
</operation>

<operation id="358" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:7 %trottersLocal_V_0_0_addr = getelementptr i16 %trottersLocal_V_0_0, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_addr"/></StgValue>
</operation>

<operation id="359" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="4">
<![CDATA[
.split62955:8 %trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_load"/></StgValue>
</operation>

<operation id="360" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:9 %trottersLocal_V_0_1_addr = getelementptr i16 %trottersLocal_V_0_1, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_addr"/></StgValue>
</operation>

<operation id="361" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="4">
<![CDATA[
.split62955:10 %trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_load"/></StgValue>
</operation>

<operation id="362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:11 %trottersLocal_V_0_2_addr = getelementptr i16 %trottersLocal_V_0_2, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_addr"/></StgValue>
</operation>

<operation id="363" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="4">
<![CDATA[
.split62955:12 %trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_load"/></StgValue>
</operation>

<operation id="364" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:13 %trottersLocal_V_0_3_addr = getelementptr i16 %trottersLocal_V_0_3, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_addr"/></StgValue>
</operation>

<operation id="365" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="4">
<![CDATA[
.split62955:14 %trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_load"/></StgValue>
</operation>

<operation id="366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:15 %trottersLocal_V_0_4_addr = getelementptr i16 %trottersLocal_V_0_4, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_addr"/></StgValue>
</operation>

<operation id="367" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="4">
<![CDATA[
.split62955:16 %trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_load"/></StgValue>
</operation>

<operation id="368" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:17 %trottersLocal_V_0_5_addr = getelementptr i16 %trottersLocal_V_0_5, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_addr"/></StgValue>
</operation>

<operation id="369" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="4">
<![CDATA[
.split62955:18 %trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_load"/></StgValue>
</operation>

<operation id="370" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:19 %trottersLocal_V_0_6_addr = getelementptr i16 %trottersLocal_V_0_6, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_addr"/></StgValue>
</operation>

<operation id="371" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="4">
<![CDATA[
.split62955:20 %trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_load"/></StgValue>
</operation>

<operation id="372" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:21 %trottersLocal_V_0_7_addr = getelementptr i16 %trottersLocal_V_0_7, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_addr"/></StgValue>
</operation>

<operation id="373" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="4">
<![CDATA[
.split62955:22 %trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_load"/></StgValue>
</operation>

<operation id="374" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:23 %trottersLocal_V_0_8_addr = getelementptr i16 %trottersLocal_V_0_8, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_addr"/></StgValue>
</operation>

<operation id="375" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="4">
<![CDATA[
.split62955:24 %trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_load"/></StgValue>
</operation>

<operation id="376" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:25 %trottersLocal_V_0_9_addr = getelementptr i16 %trottersLocal_V_0_9, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_addr"/></StgValue>
</operation>

<operation id="377" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="4">
<![CDATA[
.split62955:26 %trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_load"/></StgValue>
</operation>

<operation id="378" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:27 %trottersLocal_V_0_10_addr = getelementptr i16 %trottersLocal_V_0_10, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_addr"/></StgValue>
</operation>

<operation id="379" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="4">
<![CDATA[
.split62955:28 %trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_load"/></StgValue>
</operation>

<operation id="380" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:29 %trottersLocal_V_0_11_addr = getelementptr i16 %trottersLocal_V_0_11, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_addr"/></StgValue>
</operation>

<operation id="381" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="4">
<![CDATA[
.split62955:30 %trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_load"/></StgValue>
</operation>

<operation id="382" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:31 %trottersLocal_V_0_12_addr = getelementptr i16 %trottersLocal_V_0_12, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_addr"/></StgValue>
</operation>

<operation id="383" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="4">
<![CDATA[
.split62955:32 %trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_load"/></StgValue>
</operation>

<operation id="384" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:33 %trottersLocal_V_0_13_addr = getelementptr i16 %trottersLocal_V_0_13, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_addr"/></StgValue>
</operation>

<operation id="385" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="4">
<![CDATA[
.split62955:34 %trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_load"/></StgValue>
</operation>

<operation id="386" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:35 %trottersLocal_V_0_14_addr = getelementptr i16 %trottersLocal_V_0_14, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_addr"/></StgValue>
</operation>

<operation id="387" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="4">
<![CDATA[
.split62955:36 %trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_load"/></StgValue>
</operation>

<operation id="388" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:37 %trottersLocal_V_0_15_addr = getelementptr i16 %trottersLocal_V_0_15, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_addr"/></StgValue>
</operation>

<operation id="389" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="4">
<![CDATA[
.split62955:38 %trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_load"/></StgValue>
</operation>

<operation id="390" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:39 %trottersLocal_V_1_0_addr = getelementptr i16 %trottersLocal_V_1_0, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_addr"/></StgValue>
</operation>

<operation id="391" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="4">
<![CDATA[
.split62955:40 %trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_load"/></StgValue>
</operation>

<operation id="392" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:41 %trottersLocal_V_1_1_addr = getelementptr i16 %trottersLocal_V_1_1, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_addr"/></StgValue>
</operation>

<operation id="393" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="4">
<![CDATA[
.split62955:42 %trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_load"/></StgValue>
</operation>

<operation id="394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:43 %trottersLocal_V_1_2_addr = getelementptr i16 %trottersLocal_V_1_2, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_addr"/></StgValue>
</operation>

<operation id="395" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="4">
<![CDATA[
.split62955:44 %trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_load"/></StgValue>
</operation>

<operation id="396" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:45 %trottersLocal_V_1_3_addr = getelementptr i16 %trottersLocal_V_1_3, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_addr"/></StgValue>
</operation>

<operation id="397" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="4">
<![CDATA[
.split62955:46 %trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_load"/></StgValue>
</operation>

<operation id="398" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:47 %trottersLocal_V_1_4_addr = getelementptr i16 %trottersLocal_V_1_4, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_addr"/></StgValue>
</operation>

<operation id="399" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="4">
<![CDATA[
.split62955:48 %trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_load"/></StgValue>
</operation>

<operation id="400" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:49 %trottersLocal_V_1_5_addr = getelementptr i16 %trottersLocal_V_1_5, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_addr"/></StgValue>
</operation>

<operation id="401" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="4">
<![CDATA[
.split62955:50 %trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_load"/></StgValue>
</operation>

<operation id="402" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:51 %trottersLocal_V_1_6_addr = getelementptr i16 %trottersLocal_V_1_6, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_addr"/></StgValue>
</operation>

<operation id="403" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="4">
<![CDATA[
.split62955:52 %trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_load"/></StgValue>
</operation>

<operation id="404" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:53 %trottersLocal_V_1_7_addr = getelementptr i16 %trottersLocal_V_1_7, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_addr"/></StgValue>
</operation>

<operation id="405" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
.split62955:54 %trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_load"/></StgValue>
</operation>

<operation id="406" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:55 %trottersLocal_V_1_8_addr = getelementptr i16 %trottersLocal_V_1_8, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_addr"/></StgValue>
</operation>

<operation id="407" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="4">
<![CDATA[
.split62955:56 %trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_load"/></StgValue>
</operation>

<operation id="408" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:57 %trottersLocal_V_1_9_addr = getelementptr i16 %trottersLocal_V_1_9, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_addr"/></StgValue>
</operation>

<operation id="409" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="4">
<![CDATA[
.split62955:58 %trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_load"/></StgValue>
</operation>

<operation id="410" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:59 %trottersLocal_V_1_10_addr = getelementptr i16 %trottersLocal_V_1_10, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_addr"/></StgValue>
</operation>

<operation id="411" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="4">
<![CDATA[
.split62955:60 %trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_load"/></StgValue>
</operation>

<operation id="412" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:61 %trottersLocal_V_1_11_addr = getelementptr i16 %trottersLocal_V_1_11, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_addr"/></StgValue>
</operation>

<operation id="413" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="4">
<![CDATA[
.split62955:62 %trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_load"/></StgValue>
</operation>

<operation id="414" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:63 %trottersLocal_V_1_12_addr = getelementptr i16 %trottersLocal_V_1_12, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_addr"/></StgValue>
</operation>

<operation id="415" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="4">
<![CDATA[
.split62955:64 %trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_load"/></StgValue>
</operation>

<operation id="416" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:65 %trottersLocal_V_1_13_addr = getelementptr i16 %trottersLocal_V_1_13, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_addr"/></StgValue>
</operation>

<operation id="417" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="4">
<![CDATA[
.split62955:66 %trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_load"/></StgValue>
</operation>

<operation id="418" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:67 %trottersLocal_V_1_14_addr = getelementptr i16 %trottersLocal_V_1_14, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_addr"/></StgValue>
</operation>

<operation id="419" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="4">
<![CDATA[
.split62955:68 %trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_load"/></StgValue>
</operation>

<operation id="420" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:69 %trottersLocal_V_1_15_addr = getelementptr i16 %trottersLocal_V_1_15, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_addr"/></StgValue>
</operation>

<operation id="421" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="4">
<![CDATA[
.split62955:70 %trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_load"/></StgValue>
</operation>

<operation id="422" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:71 %trottersLocal_V_2_0_addr = getelementptr i16 %trottersLocal_V_2_0, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_addr"/></StgValue>
</operation>

<operation id="423" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="4">
<![CDATA[
.split62955:72 %trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_load"/></StgValue>
</operation>

<operation id="424" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:73 %trottersLocal_V_2_1_addr = getelementptr i16 %trottersLocal_V_2_1, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_addr"/></StgValue>
</operation>

<operation id="425" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="4">
<![CDATA[
.split62955:74 %trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_load"/></StgValue>
</operation>

<operation id="426" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:75 %trottersLocal_V_2_2_addr = getelementptr i16 %trottersLocal_V_2_2, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_addr"/></StgValue>
</operation>

<operation id="427" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="4">
<![CDATA[
.split62955:76 %trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_load"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:77 %trottersLocal_V_2_3_addr = getelementptr i16 %trottersLocal_V_2_3, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_addr"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="4">
<![CDATA[
.split62955:78 %trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_load"/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:79 %trottersLocal_V_2_4_addr = getelementptr i16 %trottersLocal_V_2_4, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_addr"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="4">
<![CDATA[
.split62955:80 %trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_load"/></StgValue>
</operation>

<operation id="432" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:81 %trottersLocal_V_2_5_addr = getelementptr i16 %trottersLocal_V_2_5, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_addr"/></StgValue>
</operation>

<operation id="433" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="4">
<![CDATA[
.split62955:82 %trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_load"/></StgValue>
</operation>

<operation id="434" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:83 %trottersLocal_V_2_6_addr = getelementptr i16 %trottersLocal_V_2_6, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_addr"/></StgValue>
</operation>

<operation id="435" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="4">
<![CDATA[
.split62955:84 %trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_load"/></StgValue>
</operation>

<operation id="436" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:85 %trottersLocal_V_2_7_addr = getelementptr i16 %trottersLocal_V_2_7, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_addr"/></StgValue>
</operation>

<operation id="437" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
.split62955:86 %trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_load"/></StgValue>
</operation>

<operation id="438" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:87 %trottersLocal_V_2_8_addr = getelementptr i16 %trottersLocal_V_2_8, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_addr"/></StgValue>
</operation>

<operation id="439" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="4">
<![CDATA[
.split62955:88 %trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_load"/></StgValue>
</operation>

<operation id="440" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:89 %trottersLocal_V_2_9_addr = getelementptr i16 %trottersLocal_V_2_9, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_addr"/></StgValue>
</operation>

<operation id="441" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="4">
<![CDATA[
.split62955:90 %trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_load"/></StgValue>
</operation>

<operation id="442" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:91 %trottersLocal_V_2_10_addr = getelementptr i16 %trottersLocal_V_2_10, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_addr"/></StgValue>
</operation>

<operation id="443" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="4">
<![CDATA[
.split62955:92 %trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_load"/></StgValue>
</operation>

<operation id="444" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:93 %trottersLocal_V_2_11_addr = getelementptr i16 %trottersLocal_V_2_11, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_addr"/></StgValue>
</operation>

<operation id="445" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="4">
<![CDATA[
.split62955:94 %trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_load"/></StgValue>
</operation>

<operation id="446" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:95 %trottersLocal_V_2_12_addr = getelementptr i16 %trottersLocal_V_2_12, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_addr"/></StgValue>
</operation>

<operation id="447" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="4">
<![CDATA[
.split62955:96 %trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_load"/></StgValue>
</operation>

<operation id="448" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:97 %trottersLocal_V_2_13_addr = getelementptr i16 %trottersLocal_V_2_13, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_addr"/></StgValue>
</operation>

<operation id="449" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="4">
<![CDATA[
.split62955:98 %trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_load"/></StgValue>
</operation>

<operation id="450" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:99 %trottersLocal_V_2_14_addr = getelementptr i16 %trottersLocal_V_2_14, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_addr"/></StgValue>
</operation>

<operation id="451" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
.split62955:100 %trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_load"/></StgValue>
</operation>

<operation id="452" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:101 %trottersLocal_V_2_15_addr = getelementptr i16 %trottersLocal_V_2_15, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_addr"/></StgValue>
</operation>

<operation id="453" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="4">
<![CDATA[
.split62955:102 %trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_load"/></StgValue>
</operation>

<operation id="454" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:103 %trottersLocal_V_3_0_addr = getelementptr i16 %trottersLocal_V_3_0, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_addr"/></StgValue>
</operation>

<operation id="455" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
.split62955:104 %trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_load"/></StgValue>
</operation>

<operation id="456" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:105 %trottersLocal_V_3_1_addr = getelementptr i16 %trottersLocal_V_3_1, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_addr"/></StgValue>
</operation>

<operation id="457" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="4">
<![CDATA[
.split62955:106 %trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_load"/></StgValue>
</operation>

<operation id="458" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:107 %trottersLocal_V_3_2_addr = getelementptr i16 %trottersLocal_V_3_2, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_addr"/></StgValue>
</operation>

<operation id="459" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="4">
<![CDATA[
.split62955:108 %trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_load"/></StgValue>
</operation>

<operation id="460" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:109 %trottersLocal_V_3_3_addr = getelementptr i16 %trottersLocal_V_3_3, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_addr"/></StgValue>
</operation>

<operation id="461" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="4">
<![CDATA[
.split62955:110 %trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_load"/></StgValue>
</operation>

<operation id="462" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:111 %trottersLocal_V_3_4_addr = getelementptr i16 %trottersLocal_V_3_4, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_addr"/></StgValue>
</operation>

<operation id="463" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="4">
<![CDATA[
.split62955:112 %trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_load"/></StgValue>
</operation>

<operation id="464" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:113 %trottersLocal_V_3_5_addr = getelementptr i16 %trottersLocal_V_3_5, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_addr"/></StgValue>
</operation>

<operation id="465" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="4">
<![CDATA[
.split62955:114 %trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_load"/></StgValue>
</operation>

<operation id="466" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:115 %trottersLocal_V_3_6_addr = getelementptr i16 %trottersLocal_V_3_6, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_addr"/></StgValue>
</operation>

<operation id="467" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="4">
<![CDATA[
.split62955:116 %trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_load"/></StgValue>
</operation>

<operation id="468" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:117 %trottersLocal_V_3_7_addr = getelementptr i16 %trottersLocal_V_3_7, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_addr"/></StgValue>
</operation>

<operation id="469" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="4">
<![CDATA[
.split62955:118 %trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_load"/></StgValue>
</operation>

<operation id="470" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:119 %trottersLocal_V_3_8_addr = getelementptr i16 %trottersLocal_V_3_8, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_addr"/></StgValue>
</operation>

<operation id="471" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="4">
<![CDATA[
.split62955:120 %trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_load"/></StgValue>
</operation>

<operation id="472" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:121 %trottersLocal_V_3_9_addr = getelementptr i16 %trottersLocal_V_3_9, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_addr"/></StgValue>
</operation>

<operation id="473" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="4">
<![CDATA[
.split62955:122 %trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_load"/></StgValue>
</operation>

<operation id="474" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:123 %trottersLocal_V_3_10_addr = getelementptr i16 %trottersLocal_V_3_10, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_addr"/></StgValue>
</operation>

<operation id="475" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="4">
<![CDATA[
.split62955:124 %trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_load"/></StgValue>
</operation>

<operation id="476" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:125 %trottersLocal_V_3_11_addr = getelementptr i16 %trottersLocal_V_3_11, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_addr"/></StgValue>
</operation>

<operation id="477" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="4">
<![CDATA[
.split62955:126 %trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_load"/></StgValue>
</operation>

<operation id="478" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:127 %trottersLocal_V_3_12_addr = getelementptr i16 %trottersLocal_V_3_12, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_addr"/></StgValue>
</operation>

<operation id="479" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="4">
<![CDATA[
.split62955:128 %trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_load"/></StgValue>
</operation>

<operation id="480" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:129 %trottersLocal_V_3_13_addr = getelementptr i16 %trottersLocal_V_3_13, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_addr"/></StgValue>
</operation>

<operation id="481" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="4">
<![CDATA[
.split62955:130 %trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_load"/></StgValue>
</operation>

<operation id="482" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:131 %trottersLocal_V_3_14_addr = getelementptr i16 %trottersLocal_V_3_14, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_addr"/></StgValue>
</operation>

<operation id="483" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="4">
<![CDATA[
.split62955:132 %trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_load"/></StgValue>
</operation>

<operation id="484" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62955:133 %trottersLocal_V_3_15_addr = getelementptr i16 %trottersLocal_V_3_15, i64 0, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_addr"/></StgValue>
</operation>

<operation id="485" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="4">
<![CDATA[
.split62955:134 %trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_load"/></StgValue>
</operation>

<operation id="486" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split6295581107:10 %shl_ln228_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln228_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln228_1"/></StgValue>
</operation>

<operation id="487" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="9">
<![CDATA[
.split6295581107:11 %zext_ln228_1 = zext i9 %shl_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="488" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split6295581107:12 %lshr_ln228 = lshr i512 %gmem_addr_read, i512 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="lshr_ln228"/></StgValue>
</operation>

<operation id="489" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="512">
<![CDATA[
.split6295581107:13 %trunc_ln228 = trunc i512 %lshr_ln228

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="490" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
.split6295581107:14 %dH_1_5 = bitcast i32 %trunc_ln228

]]></Node>
<StgValue><ssdm name="dH_1_5"/></StgValue>
</operation>

<operation id="491" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln228 = store i32 %dH_1_5, i32 %dH_1_2

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="492" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln228 = br void %.split6295581107133

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="493" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6295581107..split6295581107133_crit_edge33:0 %store_ln228 = store i32 %dH_1_5, i32 %dH_1_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="494" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
.split6295581107..split6295581107133_crit_edge33:1 %br_ln228 = br void %.split6295581107133

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="495" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6295581107..split6295581107133_crit_edge:0 %store_ln228 = store i32 %dH_1_5, i32 %dH_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="496" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.split6295581107..split6295581107133_crit_edge:1 %br_ln228 = br void %.split6295581107133

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="497" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln228 = store i32 %dH_1_5, i32 %dH_1_3

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="498" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln228 = br void %.split6295581107133

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="499" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split6295581107133:8 %gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="500" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split62955:0 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 3, i32 0, i32 1, i32 2, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="501" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="32">
<![CDATA[
.split62955:1 %trunc_ln819 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln819"/></StgValue>
</operation>

<operation id="502" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split62955:5 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln819, i4 %trunc_ln819_3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="503" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="6">
<![CDATA[
.split62955:6 %zext_ln819_1 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln819_1"/></StgValue>
</operation>

<operation id="504" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="4">
<![CDATA[
.split62955:8 %trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_load"/></StgValue>
</operation>

<operation id="505" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="4">
<![CDATA[
.split62955:10 %trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_load"/></StgValue>
</operation>

<operation id="506" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="4">
<![CDATA[
.split62955:12 %trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_load"/></StgValue>
</operation>

<operation id="507" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="4">
<![CDATA[
.split62955:14 %trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_load"/></StgValue>
</operation>

<operation id="508" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="4">
<![CDATA[
.split62955:16 %trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_load"/></StgValue>
</operation>

<operation id="509" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="4">
<![CDATA[
.split62955:18 %trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_load"/></StgValue>
</operation>

<operation id="510" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="4">
<![CDATA[
.split62955:20 %trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_load"/></StgValue>
</operation>

<operation id="511" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="4">
<![CDATA[
.split62955:22 %trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_load"/></StgValue>
</operation>

<operation id="512" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="4">
<![CDATA[
.split62955:24 %trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_load"/></StgValue>
</operation>

<operation id="513" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="4">
<![CDATA[
.split62955:26 %trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_load"/></StgValue>
</operation>

<operation id="514" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="4">
<![CDATA[
.split62955:28 %trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_load"/></StgValue>
</operation>

<operation id="515" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="4">
<![CDATA[
.split62955:30 %trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_load"/></StgValue>
</operation>

<operation id="516" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="4">
<![CDATA[
.split62955:32 %trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_load"/></StgValue>
</operation>

<operation id="517" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="4">
<![CDATA[
.split62955:34 %trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_load"/></StgValue>
</operation>

<operation id="518" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="4">
<![CDATA[
.split62955:36 %trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_load"/></StgValue>
</operation>

<operation id="519" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="4">
<![CDATA[
.split62955:38 %trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_load"/></StgValue>
</operation>

<operation id="520" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="4">
<![CDATA[
.split62955:40 %trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_load"/></StgValue>
</operation>

<operation id="521" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="4">
<![CDATA[
.split62955:42 %trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_load"/></StgValue>
</operation>

<operation id="522" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="4">
<![CDATA[
.split62955:44 %trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_load"/></StgValue>
</operation>

<operation id="523" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="4">
<![CDATA[
.split62955:46 %trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_load"/></StgValue>
</operation>

<operation id="524" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="4">
<![CDATA[
.split62955:48 %trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_load"/></StgValue>
</operation>

<operation id="525" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="4">
<![CDATA[
.split62955:50 %trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_load"/></StgValue>
</operation>

<operation id="526" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="4">
<![CDATA[
.split62955:52 %trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_load"/></StgValue>
</operation>

<operation id="527" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
.split62955:54 %trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_load"/></StgValue>
</operation>

<operation id="528" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="4">
<![CDATA[
.split62955:56 %trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_load"/></StgValue>
</operation>

<operation id="529" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="4">
<![CDATA[
.split62955:58 %trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_load"/></StgValue>
</operation>

<operation id="530" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="4">
<![CDATA[
.split62955:60 %trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_load"/></StgValue>
</operation>

<operation id="531" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="4">
<![CDATA[
.split62955:62 %trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_load"/></StgValue>
</operation>

<operation id="532" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="4">
<![CDATA[
.split62955:64 %trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_load"/></StgValue>
</operation>

<operation id="533" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="4">
<![CDATA[
.split62955:66 %trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_load"/></StgValue>
</operation>

<operation id="534" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="4">
<![CDATA[
.split62955:68 %trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_load"/></StgValue>
</operation>

<operation id="535" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="4">
<![CDATA[
.split62955:70 %trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_load"/></StgValue>
</operation>

<operation id="536" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="4">
<![CDATA[
.split62955:72 %trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_load"/></StgValue>
</operation>

<operation id="537" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="4">
<![CDATA[
.split62955:74 %trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_load"/></StgValue>
</operation>

<operation id="538" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="4">
<![CDATA[
.split62955:76 %trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_load"/></StgValue>
</operation>

<operation id="539" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="4">
<![CDATA[
.split62955:78 %trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_load"/></StgValue>
</operation>

<operation id="540" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="4">
<![CDATA[
.split62955:80 %trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_load"/></StgValue>
</operation>

<operation id="541" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="4">
<![CDATA[
.split62955:82 %trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_load"/></StgValue>
</operation>

<operation id="542" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="4">
<![CDATA[
.split62955:84 %trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_load"/></StgValue>
</operation>

<operation id="543" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
.split62955:86 %trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_load"/></StgValue>
</operation>

<operation id="544" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="4">
<![CDATA[
.split62955:88 %trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_load"/></StgValue>
</operation>

<operation id="545" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="4">
<![CDATA[
.split62955:90 %trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_load"/></StgValue>
</operation>

<operation id="546" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="4">
<![CDATA[
.split62955:92 %trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_load"/></StgValue>
</operation>

<operation id="547" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="4">
<![CDATA[
.split62955:94 %trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_load"/></StgValue>
</operation>

<operation id="548" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="4">
<![CDATA[
.split62955:96 %trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_load"/></StgValue>
</operation>

<operation id="549" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="4">
<![CDATA[
.split62955:98 %trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_load"/></StgValue>
</operation>

<operation id="550" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
.split62955:100 %trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_load"/></StgValue>
</operation>

<operation id="551" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="4">
<![CDATA[
.split62955:102 %trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_load"/></StgValue>
</operation>

<operation id="552" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
.split62955:104 %trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_load"/></StgValue>
</operation>

<operation id="553" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="4">
<![CDATA[
.split62955:106 %trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_load"/></StgValue>
</operation>

<operation id="554" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="4">
<![CDATA[
.split62955:108 %trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_load"/></StgValue>
</operation>

<operation id="555" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="4">
<![CDATA[
.split62955:110 %trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_load"/></StgValue>
</operation>

<operation id="556" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="4">
<![CDATA[
.split62955:112 %trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_load"/></StgValue>
</operation>

<operation id="557" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="4">
<![CDATA[
.split62955:114 %trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_load"/></StgValue>
</operation>

<operation id="558" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="4">
<![CDATA[
.split62955:116 %trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_load"/></StgValue>
</operation>

<operation id="559" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="4">
<![CDATA[
.split62955:118 %trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_load"/></StgValue>
</operation>

<operation id="560" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="4">
<![CDATA[
.split62955:120 %trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_load"/></StgValue>
</operation>

<operation id="561" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="4">
<![CDATA[
.split62955:122 %trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_load"/></StgValue>
</operation>

<operation id="562" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="4">
<![CDATA[
.split62955:124 %trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_load"/></StgValue>
</operation>

<operation id="563" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="4">
<![CDATA[
.split62955:126 %trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_load"/></StgValue>
</operation>

<operation id="564" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="4">
<![CDATA[
.split62955:128 %trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_load"/></StgValue>
</operation>

<operation id="565" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="4">
<![CDATA[
.split62955:130 %trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_load"/></StgValue>
</operation>

<operation id="566" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="4">
<![CDATA[
.split62955:132 %trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_load"/></StgValue>
</operation>

<operation id="567" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="4">
<![CDATA[
.split62955:134 %trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_load"/></StgValue>
</operation>

<operation id="568" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="7">
<![CDATA[
.split62955:135 %p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i7, i16 %trottersLocal_V_0_0_load, i16 %trottersLocal_V_0_1_load, i16 %trottersLocal_V_0_2_load, i16 %trottersLocal_V_0_3_load, i16 %trottersLocal_V_0_4_load, i16 %trottersLocal_V_0_5_load, i16 %trottersLocal_V_0_6_load, i16 %trottersLocal_V_0_7_load, i16 %trottersLocal_V_0_8_load, i16 %trottersLocal_V_0_9_load, i16 %trottersLocal_V_0_10_load, i16 %trottersLocal_V_0_11_load, i16 %trottersLocal_V_0_12_load, i16 %trottersLocal_V_0_13_load, i16 %trottersLocal_V_0_14_load, i16 %trottersLocal_V_0_15_load, i16 %trottersLocal_V_1_0_load, i16 %trottersLocal_V_1_1_load, i16 %trottersLocal_V_1_2_load, i16 %trottersLocal_V_1_3_load, i16 %trottersLocal_V_1_4_load, i16 %trottersLocal_V_1_5_load, i16 %trottersLocal_V_1_6_load, i16 %trottersLocal_V_1_7_load, i16 %trottersLocal_V_1_8_load, i16 %trottersLocal_V_1_9_load, i16 %trottersLocal_V_1_10_load, i16 %trottersLocal_V_1_11_load, i16 %trottersLocal_V_1_12_load, i16 %trottersLocal_V_1_13_load, i16 %trottersLocal_V_1_14_load, i16 %trottersLocal_V_1_15_load, i16 %trottersLocal_V_2_0_load, i16 %trottersLocal_V_2_1_load, i16 %trottersLocal_V_2_2_load, i16 %trottersLocal_V_2_3_load, i16 %trottersLocal_V_2_4_load, i16 %trottersLocal_V_2_5_load, i16 %trottersLocal_V_2_6_load, i16 %trottersLocal_V_2_7_load, i16 %trottersLocal_V_2_8_load, i16 %trottersLocal_V_2_9_load, i16 %trottersLocal_V_2_10_load, i16 %trottersLocal_V_2_11_load, i16 %trottersLocal_V_2_12_load, i16 %trottersLocal_V_2_13_load, i16 %trottersLocal_V_2_14_load, i16 %trottersLocal_V_2_15_load, i16 %trottersLocal_V_3_0_load, i16 %trottersLocal_V_3_1_load, i16 %trottersLocal_V_3_2_load, i16 %trottersLocal_V_3_3_load, i16 %trottersLocal_V_3_4_load, i16 %trottersLocal_V_3_5_load, i16 %trottersLocal_V_3_6_load, i16 %trottersLocal_V_3_7_load, i16 %trottersLocal_V_3_8_load, i16 %trottersLocal_V_3_9_load, i16 %trottersLocal_V_3_10_load, i16 %trottersLocal_V_3_11_load, i16 %trottersLocal_V_3_12_load, i16 %trottersLocal_V_3_13_load, i16 %trottersLocal_V_3_14_load, i16 %trottersLocal_V_3_15_load, i7 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="569" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="4">
<![CDATA[
.split62955:136 %zext_ln819_17 = zext i4 %iSpin_1

]]></Node>
<StgValue><ssdm name="zext_ln819_17"/></StgValue>
</operation>

<operation id="570" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split62955:137 %upSpin_V_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %zext_ln819_17

]]></Node>
<StgValue><ssdm name="upSpin_V_1_5"/></StgValue>
</operation>

<operation id="571" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="572" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln224 = br void %.split6295581

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="573" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split62955..split6295581_crit_edge35:0 %store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="574" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.split62955..split6295581_crit_edge35:1 %br_ln224 = br void %.split6295581

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="575" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split62955..split6295581_crit_edge:0 %store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="576" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.split62955..split6295581_crit_edge:1 %br_ln224 = br void %.split6295581

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="577" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="578" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln224 = br void %.split6295581

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="579" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6295581:0 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 1, i32 2, i32 3, i32 0, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="580" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="32">
<![CDATA[
.split6295581:1 %trunc_ln819_2 = trunc i32 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln819_2"/></StgValue>
</operation>

<operation id="581" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split6295581:2 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln819_2, i4 %trunc_ln819_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="6">
<![CDATA[
.split6295581:3 %zext_ln819_2 = zext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln819_2"/></StgValue>
</operation>

<operation id="583" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="7">
<![CDATA[
.split6295581:4 %p_Val2_16 = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i7, i16 %trottersLocal_V_0_0_load, i16 %trottersLocal_V_0_1_load, i16 %trottersLocal_V_0_2_load, i16 %trottersLocal_V_0_3_load, i16 %trottersLocal_V_0_4_load, i16 %trottersLocal_V_0_5_load, i16 %trottersLocal_V_0_6_load, i16 %trottersLocal_V_0_7_load, i16 %trottersLocal_V_0_8_load, i16 %trottersLocal_V_0_9_load, i16 %trottersLocal_V_0_10_load, i16 %trottersLocal_V_0_11_load, i16 %trottersLocal_V_0_12_load, i16 %trottersLocal_V_0_13_load, i16 %trottersLocal_V_0_14_load, i16 %trottersLocal_V_0_15_load, i16 %trottersLocal_V_1_0_load, i16 %trottersLocal_V_1_1_load, i16 %trottersLocal_V_1_2_load, i16 %trottersLocal_V_1_3_load, i16 %trottersLocal_V_1_4_load, i16 %trottersLocal_V_1_5_load, i16 %trottersLocal_V_1_6_load, i16 %trottersLocal_V_1_7_load, i16 %trottersLocal_V_1_8_load, i16 %trottersLocal_V_1_9_load, i16 %trottersLocal_V_1_10_load, i16 %trottersLocal_V_1_11_load, i16 %trottersLocal_V_1_12_load, i16 %trottersLocal_V_1_13_load, i16 %trottersLocal_V_1_14_load, i16 %trottersLocal_V_1_15_load, i16 %trottersLocal_V_2_0_load, i16 %trottersLocal_V_2_1_load, i16 %trottersLocal_V_2_2_load, i16 %trottersLocal_V_2_3_load, i16 %trottersLocal_V_2_4_load, i16 %trottersLocal_V_2_5_load, i16 %trottersLocal_V_2_6_load, i16 %trottersLocal_V_2_7_load, i16 %trottersLocal_V_2_8_load, i16 %trottersLocal_V_2_9_load, i16 %trottersLocal_V_2_10_load, i16 %trottersLocal_V_2_11_load, i16 %trottersLocal_V_2_12_load, i16 %trottersLocal_V_2_13_load, i16 %trottersLocal_V_2_14_load, i16 %trottersLocal_V_2_15_load, i16 %trottersLocal_V_3_0_load, i16 %trottersLocal_V_3_1_load, i16 %trottersLocal_V_3_2_load, i16 %trottersLocal_V_3_3_load, i16 %trottersLocal_V_3_4_load, i16 %trottersLocal_V_3_5_load, i16 %trottersLocal_V_3_6_load, i16 %trottersLocal_V_3_7_load, i16 %trottersLocal_V_3_8_load, i16 %trottersLocal_V_3_9_load, i16 %trottersLocal_V_3_10_load, i16 %trottersLocal_V_3_11_load, i16 %trottersLocal_V_3_12_load, i16 %trottersLocal_V_3_13_load, i16 %trottersLocal_V_3_14_load, i16 %trottersLocal_V_3_15_load, i7 %zext_ln819_2

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="584" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split6295581:5 %downSpin_V_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_16, i16 %zext_ln819_17

]]></Node>
<StgValue><ssdm name="downSpin_V_1_5"/></StgValue>
</operation>

<operation id="585" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6295581:6 %switch_ln225 = switch i2 %trunc_ln222, void %branch15, i2 0, void %.split6295581..split6295581107_crit_edge, i2 1, void %.split6295581..split6295581107_crit_edge34, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="586" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="587" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln225 = br void %.split6295581107

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="588" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split6295581..split6295581107_crit_edge34:0 %store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="589" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.split6295581..split6295581107_crit_edge34:1 %br_ln225 = br void %.split6295581107

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="590" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split6295581..split6295581107_crit_edge:0 %store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="591" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.split6295581..split6295581107_crit_edge:1 %br_ln225 = br void %.split6295581107

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="592" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="593" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln225 = br void %.split6295581107

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="594" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split6295581107133:10 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln229_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="595" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="9">
<![CDATA[
.split6295581107133:11 %zext_ln229_1 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="596" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split6295581107133:12 %lshr_ln229 = lshr i512 %gmem_addr_1_read, i512 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="lshr_ln229"/></StgValue>
</operation>

<operation id="597" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="512">
<![CDATA[
.split6295581107133:13 %trunc_ln229 = trunc i512 %lshr_ln229

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="598" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
.split6295581107133:14 %logRandLocal_1_5 = bitcast i32 %trunc_ln229

]]></Node>
<StgValue><ssdm name="logRandLocal_1_5"/></StgValue>
</operation>

<operation id="599" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch22:0 %store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_2

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="600" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln229 = br void %.split6295581107133159

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="601" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6295581107133..split6295581107133159_crit_edge32:0 %store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_1

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="602" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.split6295581107133..split6295581107133159_crit_edge32:1 %br_ln229 = br void %.split6295581107133159

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="603" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6295581107133..split6295581107133159_crit_edge:0 %store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="604" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.split6295581107133..split6295581107133159_crit_edge:1 %br_ln229 = br void %.split6295581107133159

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="605" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch23:0 %store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_3

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="606" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln222" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln229 = br void %.split6295581107133159

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
