{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.1999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000100156,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000101819,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.44509e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000101819,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 27.5099,
	"finish__clock__skew__setup": 0.140896,
	"finish__clock__skew__hold": 0.140896,
	"finish__timing__drv__max_slew_limit": -1.19361,
	"finish__timing__drv__max_slew": 11,
	"finish__timing__drv__max_cap_limit": -9.002,
	"finish__timing__drv__max_cap": 42,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 680,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.007252,
	"finish__power__switching__total": 0.0058175,
	"finish__power__leakage__total": 4.04044e-05,
	"finish__power__total": 0.0131099,
	"finish__design__io": 34,
	"finish__design__die__area": 3.48307e+06,
	"finish__design__core__area": 1.44822e+06,
	"finish__design__instance__count": 145801,
	"finish__design__instance__area": 1.44822e+06,
	"finish__design__instance__count__stdcell": 143921,
	"finish__design__instance__area__stdcell": 1.44822e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1,
	"finish__flow__warnings__count": 7,
	"finish__flow__errors__count": 0
}