
<RENDERBATCH>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\microblaze_0.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\microblaze_0.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\microblaze_0.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\mb_plb.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\mb_plb.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\mb_plb.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\ilmb.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\ilmb.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\ilmb.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\dlmb.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\dlmb.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\dlmb.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\dlmb_cntlr.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\dlmb_cntlr.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\dlmb_cntlr.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\ilmb_cntlr.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\ilmb_cntlr.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\ilmb_cntlr.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\lmb_bram.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\lmb_bram.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\lmb_bram.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\RS232_Uart_1.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\RS232_Uart_1.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\RS232_Uart_1.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\LEDs_4Bit.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\LEDs_4Bit.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\LEDs_4Bit.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\DIP_Switches_4Bit.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\DIP_Switches_4Bit.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\DIP_Switches_4Bit.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\clock_generator_0.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\clock_generator_0.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\clock_generator_0.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\mdm_0.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\mdm_0.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\mdm_0.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\proc_sys_reset_0.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\simprof_0.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\simprof_0.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\simprof_0.svg"/>

  <RENDERIMG RASNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\system_blkd.jpg" SVGNAME="D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\imgs\system_blkd.svg" TMPSVGFN="D:\Pavan_FPGA_Projects\Prj_simprof\__xps\.dswkshop\system_blkd.svg"/>

</RENDERBATCH>