// Seed: 3257021760
module module_0 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    output tri id_3,
    output wire id_4,
    input supply1 id_5 id_7
);
  assign id_3 = 1'b0;
  assign module_1.id_5 = 0;
  integer id_8;
  tri0 id_9;
  wire id_10;
  always begin : LABEL_0$display
    ;
  end
  wire  id_11;
  uwire id_12;
  wire  id_13;
  wire  id_14;
  assign id_8 = 1;
  supply1 id_15 = id_8;
  id_16(
      .id_0(id_12 - id_2), .id_1(1), .id_2(id_1), .id_3(-(~1)), .id_4(id_7)
  );
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0
    , id_12,
    input tri1 id_1
    , id_13,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10
);
  xor primCall (id_8, id_7, id_2, id_12, id_5, id_1, id_10, id_6);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_3,
      id_8,
      id_9
  );
endmodule
