Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 19 14:07:22 2025
| Host         : LAPTOP-MGRUHPKO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   250 |
|    Minimum number of control sets                        |   218 |
|    Addition due to synthesis replication                 |    32 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   556 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   250 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |    93 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1791 |          601 |
| No           | No                    | Yes                    |             430 |          142 |
| No           | Yes                   | No                     |            1047 |          460 |
| Yes          | No                    | No                     |             778 |          250 |
| Yes          | No                    | Yes                    |             691 |          243 |
| Yes          | Yes                   | No                     |            1475 |          538 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                      Enable Signal                                                                                                                      |                                                                                        Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                1 |              1 |         1.00 |
|  clk_in_IBUF                                                     | flash_rom/sck_en_i_1_n_8                                                                                                                                                                                                                                | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_in_IBUF                                                     | flash_rom/sdo_i_1_n_8                                                                                                                                                                                                                                   | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |                1 |              1 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|                                                                  |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/div0/cnt[5]_i_2_n_8                                                                                                                                                                                                                           | openmips0/div0/cnt[5]_i_1_n_8                                                                                                                                                                 |                1 |              2 |         2.00 |
|  rst_n_IBUF_BUFG                                                 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_0[0]             |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              3 |         1.50 |
|  clk_in_IBUF                                                     | openmips0/div0/cnt[5]_i_2_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/lcr_reg[7]_2[0]                                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/transmitter/fifo_tx/top[3]_i_1__0_n_8                                                                                                                                                                                                    | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_8                                                                                                                                                                                                 | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_3                                                                                                                                                                                                        | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/fifo_rx/top[3]_i_1_n_8                                                                                                                                                                                                          | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/fifo_rx/bottom[3]_i_1_n_8                                                                                                                                                                                                       | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   | DDR2/Ram/mem_wdf_mask[3]_i_1_n_8                                                                                                                                                              |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   | DDR2/Ram/mem_wdf_mask[11]_i_1_n_8                                                                                                                                                             |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | flash_rom/sdo_count[3]_i_1_n_8                                                                                                                                                                                                                          | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/ex_mem0/mem_excepttype_reg[10]_0                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/rcounter16[3]_i_1_n_8                                                                                                                                                                                                           | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                4 |              4 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_2[0]                                                                                                  |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_8                                                                                                                                                                                                | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/transmitter/counter[4]_i_1_n_8                                                                                                                                                                                                           | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  openmips0/id_ex0/ex_aluop_reg[7]_1[0]                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |         1.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/rshift[4]_i_1_n_8                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     | flash_rom/next_state                                                                                                                                                                                                                                    | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_in_IBUF                                                     | uart_top0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_8                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/fifo_rx/count[4]_i_1_n_8                                                                                                                                                                                                        | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_in_IBUF                                                     | wb_conmax_top0/s3/msel/arb1/state18_out                                                                                                                                                                                                                 | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/wb_adr_is_reg[4]_0[0]                                                                                                                                                                                                            | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/FSM_onehot_cState[5]_i_1_n_8                                                                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                3 |              6 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_1[0]                                                                                                  |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |                4 |              6 |         1.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                6 |              7 |         1.17 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_3[0]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_4[2]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_4[3]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_5[0]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_5[1]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_3[3]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | uart_top0/regs/i_uart_sync_flops/E[0]                                                                                                                                                                                                                   | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | flash_rom/dataout[7]_i_1_n_8                                                                                                                                                                                                                            | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/E[0]                                                                                                                                                                                                                             | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/lcr_reg[7][0]                                                                                                                                                                                                                    | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_5[2]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              8 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/block_cnt[7]_i_1_n_8                                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/wishbone_addr_o_reg[3]_0[0]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/wishbone_addr_o_reg[3]_0[1]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/wishbone_addr_o_reg[3]_0[3]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/wishbone_addr_o_reg[3]_0[2]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_5[3]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_4[1]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_3[2]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_4[0]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[4]_3[1]                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              9 |         4.50 |
|  clk_in_IBUF                                                     | uart_top0/regs/transmitter/bit_counter[2]_i_1_n_8                                                                                                                                                                                                       | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |              9 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                    | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                5 |             10 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                3 |             10 |         3.33 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/rf_data_in[10]_i_1_n_8                                                                                                                                                                                                          | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |             11 |         3.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                4 |             11 |         2.75 |
|  clk_in_IBUF                                                     | flash_rom/read_count[10]__0_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  clk_in_IBUF                                                     | uart_top0/regs/tf_push_reg_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                6 |             12 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                3 |             12 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                               |               12 |             12 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |         4.00 |
|  clk_in_IBUF                                                     | uart_top0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                     |                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |         7.50 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_2[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_11[0]                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |             16 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                8 |             16 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg[0]                                                                                                                                                                                                                 | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                8 |             16 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_6[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |             16 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_8[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_in_IBUF                                                     | flash_rom/page_count[15]_i_1_n_8                                                                                                                                                                                                                        | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | DDR2/wait_count[15]_i_2_n_8                                                                                                                                                                                                                             | DDR2/wait_count[15]_i_1_n_8                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_1[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |             16 |         4.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/E[0]                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                9 |             16 |         1.78 |
|  clk_in_IBUF                                                     | flash_rom/datain_shift[7]_i_1_n_8                                                                                                                                                                                                                       | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                4 |             16 |         4.00 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | openmips0/dwishbone_bus_if/rf_we_i_2_0[0]                                                                                                                                                     |               16 |             16 |         1.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_5[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_12[0]                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                3 |             16 |         5.33 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_9[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_13[0]                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_0[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_4[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                8 |             16 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_3[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_10[0]                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                8 |             16 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rf_we_reg_7[0]                                                                                                                                                                                                               | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                7 |             16 |         2.29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |               10 |             18 |         1.80 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |               10 |             20 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |               12 |             22 |         1.83 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             23 |         3.29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                6 |             23 |         3.83 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                7 |             24 |         3.43 |
|  clk_in_IBUF                                                     | DDR2/mem_a[26]_i_1_n_8                                                                                                                                                                                                                                  |                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  clk_in_IBUF                                                     | flash_rom/addr[23]_i_1_n_8                                                                                                                                                                                                                              | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               10 |             24 |         2.40 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                9 |             25 |         2.78 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               15 |             25 |         1.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |               12 |             28 |         2.33 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                8 |             29 |         3.62 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |               21 |             30 |         1.43 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_1[0]                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               13 |             31 |         2.38 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |               12 |             32 |         2.67 |
|  clk_in_IBUF                                                     | DDR2/wb_dat_o[31]_i_1__1_n_8                                                                                                                                                                                                                            |                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |               18 |             32 |         1.78 |
|  clk_in_IBUF                                                     | flash_rom/read_data[31]_i_1_n_8                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               10 |             32 |         3.20 |
|  clk_in_IBUF                                                     | openmips0/id_ex0/FSM_sequential_state_reg[1][0]                                                                                                                                                                                                         |                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/ram_dq_o[31]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_in_IBUF                                                     | openmips0/ex_mem0/pc[31]_i_5[0]                                                                                                                                                                                                                         | openmips0/p_0_in                                                                                                                                                                              |                9 |             32 |         3.56 |
|  clk_in_IBUF                                                     | openmips0/ex_mem0/FSM_sequential_wishbone_state_reg[0]_0[0]                                                                                                                                                                                             | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               16 |             32 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/div0/dividend[64]_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_in_IBUF                                                     | openmips0/div0/divisor[31]_i_1_n_8                                                                                                                                                                                                                      |                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  n_7_3002_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               12 |             32 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_2[0]                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               16 |             32 |         2.00 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]_1[0]                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |                9 |             32 |         3.56 |
|  n_6_2900_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               12 |             32 |         2.67 |
|  clk_in_IBUF                                                     | uart_top0/wb_interface/re_o                                                                                                                                                                                                                             | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               12 |             32 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rgpio_ctrl_reg[0][0]                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               17 |             32 |         1.88 |
|  n_5_2774_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               12 |             32 |         2.67 |
|  n_4_2281_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               15 |             32 |         2.13 |
|  n_1_4526_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               11 |             32 |         2.91 |
|  n_2_4562_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               11 |             32 |         2.91 |
|  n_3_2155_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               18 |             32 |         1.78 |
|  clk_in_IBUF                                                     | DDR2/mem_dq_i[31]_i_2_n_8                                                                                                                                                                                                                               | DDR2/mem_dq_i[31]_i_1_n_8                                                                                                                                                                     |                6 |             32 |         5.33 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |               15 |             47 |         3.13 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |               15 |             48 |         3.20 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |               14 |             48 |         3.43 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   |                                                                                                                                                                                               |               22 |             55 |         2.50 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/E[0]                                                                                                                                                                                                                                  | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               35 |             64 |         1.83 |
|  clk_in_IBUF                                                     | openmips0/ex0/E[0]                                                                                                                                                                                                                                      | openmips0/ex_mem0/rst_n_1                                                                                                                                                                     |               23 |             64 |         2.78 |
|  ex0/hilo_temp1                                                  |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  clk_in_IBUF                                                     | openmips0/div0/result_o[63]_i_1_n_8                                                                                                                                                                                                                     | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               24 |             65 |         2.71 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | openmips0/ex_mem0/rst_n_1                                                                                                                                                                     |               18 |             66 |         3.67 |
|  n_0_816_BUFG                                                    |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               30 |             66 |         2.20 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/rd_buf[31]_i_1__0_n_8                                                                                                                                                                                                        | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               19 |             66 |         3.47 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/wishbone_we_o_i_1_n_8                                                                                                                                                                                                        | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |               14 |             70 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |               43 |             76 |         1.77 |
|  clk_in_IBUF                                                     | openmips0/mem_wb0/wb_wreg_reg_0                                                                                                                                                                                                                         |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | openmips0/ex_mem0/FSM_sequential_wishbone_state_reg[1]                                                                                                                                        |               84 |            143 |         1.70 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                               |               39 |            144 |         3.69 |
|  clk_in_IBUF                                                     | openmips0/ex0/E[0]                                                                                                                                                                                                                                      | openmips0/ex0/ready_o_reg                                                                                                                                                                     |               67 |            166 |         2.48 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  clk_in_IBUF                                                     | openmips0/dwishbone_bus_if/ready_o_reg_1[0]                                                                                                                                                                                                             | openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]_1                                                                                                                             |              113 |            251 |         2.22 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | openmips0/cp0_reg0/SR[0]                                                                                                                                                                      |              153 |            439 |         2.87 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |              529 |           1665 |         3.15 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


