// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 

// This module is a clock with a frequency of 4 MHz
module clock(
    input clk,
    input reset,
    output reg [2:0] c,
    output reg [3:0] q
);

// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 

// This module is a clock with a frequency of 4 MHz
module clock(
    input clk,
    input reset,
    output reg [2:0] c,
    output reg [3:0] q
);

// This is a counter thatendmodule
