actions = [
	"git_clone",
	"make_config",
	"generate",
	"copy_verilog"
]

module_name = "litedram_core"
ports = [
]

parameters = [
	{key="cpu", value=""}, #vexriscv
	{key="speedgrade", value="-1"},
	{key="memtype", value="DDR3"},
	{key="cmd_latency", value="0"},
	{key="sdram_module", value="MT41K128M16"},
	{key="sdram_module_nb", value="2"},
	{key="sdram_rank_nb", value="1"},
	{key="sdram_phy", value="A7DDRPHY"},
	{key="rtt_nom", value="60ohm"},
	{key="rtt_wr", value="60ohm"},
	{key="ron", value="34ohm"},
	{key="input_clk_freq", value="100e6"},
	{key="sys_clk_freq", value="100e6"},
	{key="iodelay_clk_freq", value="200e6"},
	{key="cmd_buffer_depth", value="16"},
	{key="user_ports", value='{"axi_0": {"type": "axi","id_width": 32}}'},
]


[[process]]
	name = 'git_clone'
	processor = 'git'
	url = "https://github.com/enjoy-digital/litedram"

[[process]]
	name = 'make_config'
	processor = 'yaml'
	filename = 'config.yaml'
	parameters = [
		"cpu",
		"speedgrade",
		"memtype",
		"cmd_latency",
		"sdram_module",
		"sdram_module_nb",
		"sdram_rank_nb",
		"sdram_phy",
		"rtt_nom",
		"rtt_wr",
		"ron",
		"input_clk_freq",
		"sys_clk_freq",
		"iodelay_clk_freq",
		"cmd_buffer_depth",
		"user_ports",
	]


[[process]]
	name = "generate"
	processor = 'python'
	script = 'litedram/litedram/gen.py'
	args = 'litedram/config.yaml'

[[process]]
	name = "copy_verilog"
	processor = 'copy'
sources = [{ file = "${outPath}/build/gateware/litedram_core.v", language = "verilog" }]
