# This is a Makefile - a build automation tool used for building software projects

# Declare a variable for the compiler
CC = gcc

# Declare a variable for compiler flags
CFLAGS = -Wall -g

# Define a function that will compile and link the source files
build: main.o helper.o
	${CC} ${CFLAGS} -o output main.o helper.o

# Define a function that will compile the main source file
main.o: main.c
	${CC} ${CFLAGS} -c main.c

# Define a function that will compile the helper source file
helper.o: helper.c
	${CC} ${CFLAGS} -c helper.c

# Define a function for cleaning up intermediate files and executable
clean:
	rm -f *.o output

# Declare a variable for the test file
TEST_FILE = test.c

# Define a function for running the test file
test:
	${CC} ${CFLAGS} -o test_output ${TEST_FILE}

# Define a function for running all tests
test-all:
	@for f in test_*.c; do \
		${CC} ${CFLAGS} -o test_output $$f; \
		./test_output; \
		rm -f test_output; \
	done