{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542930349697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542930349698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 05:15:49 2018 " "Processing started: Fri Nov 23 05:15:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542930349698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930349698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930349698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1542930349918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg1_no_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg1_no_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg_alu1-struct " "Found design unit 1: tempreg_alu1-struct" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364730 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg_alu1 " "Found entity 1: tempreg_alu1" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg16-struct " "Found design unit 1: tempreg16-struct" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364731 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg16 " "Found entity 1: tempreg16" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg8-struct " "Found design unit 1: tempreg8-struct" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364731 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg8 " "Found entity 1: tempreg8" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg3-struct " "Found design unit 1: tempreg3-struct" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364732 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg3 " "Found entity 1: tempreg3" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg1+flag_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg1+flag_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg1-struct " "Found design unit 1: tempreg1-struct" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364732 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg1 " "Found entity 1: tempreg1" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender9-struct " "Found design unit 1: signextender9-struct" {  } { { "signextender9.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364733 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender9 " "Found entity 1: signextender9" {  } { { "signextender9.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender6-struct " "Found design unit 1: signextender6-struct" {  } { { "signextender6.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364733 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender6 " "Found entity 1: signextender6" {  } { { "signextender6.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/signextender6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-struct " "Found design unit 1: shifter7-struct" {  } { { "shifter7.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/shifter7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364734 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "shifter7.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/shifter7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behave " "Found design unit 1: RISC-behave" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364735 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-struct " "Found design unit 1: registerfile-struct" {  } { { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364735 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-struct " "Found design unit 1: priorityencoder-struct" {  } { { "priorityencoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/priorityencoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364736 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/priorityencoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-struct " "Found design unit 1: pc-struct" {  } { { "pc.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364736 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next-state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file next-state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statetable1-statetable " "Found design unit 1: statetable1-statetable" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364737 ""} { "Info" "ISGN_ENTITY_NAME" "1 statetable1 " "Found entity 1: statetable1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-struct " "Found design unit 1: mux8-struct" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364738 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364738 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-struct " "Found design unit 1: mux2-struct" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364739 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364739 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-struct " "Found design unit 1: ir-struct" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-struct " "Found design unit 1: demux2-struct" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364740 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364741 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364742 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhd 11 5 " "Found 11 design units, including 5 entities, in source file alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab " "Found design unit 1: lab" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add-Behave " "Found design unit 2: add-Behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux0-Behave " "Found design unit 3: mux0-Behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder8-behave " "Found design unit 4: adder8-behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 subtracter8-behave " "Found design unit 5: subtracter8-behave" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alu1-struct " "Found design unit 6: alu1-struct" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux0 " "Found entity 2: mux0" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder8 " "Found entity 3: adder8" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_ENTITY_NAME" "4 subtracter8 " "Found entity 4: subtracter8" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu1 " "Found entity 5: alu1" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 13 6 " "Found 13 design units, including 6 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1 " "Found design unit 1: lab1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add1-Behave " "Found design unit 2: add1-Behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux1-Behave " "Found design unit 3: mux1-Behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder16-behave " "Found design unit 4: adder16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 subtracter16-behave " "Found design unit 5: subtracter16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand16-behave " "Found design unit 6: nand16-behave" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu-struct " "Found design unit 7: alu-struct" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux1 " "Found entity 2: mux1" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "4 subtracter16 " "Found entity 4: subtracter16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "5 nand16 " "Found entity 5: nand16" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542930364744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542930364828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statetable1 statetable1:fsm " "Elaborating entity \"statetable1\" for hierarchy \"statetable1:fsm\"" {  } { { "RISC.vhd" "fsm" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_store next-state.vhd(38) " "VHDL Process Statement warning at next-state.vhd(38): inferring latch(es) for signal or variable \"control_store\", which holds its previous value in one or more paths through the process" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364835 "|RISC|statetable1:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state next-state.vhd(153) " "VHDL Process Statement warning at next-state.vhd(153): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364837 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s00 next-state.vhd(153) " "Inferred latch for \"next_state.s00\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364845 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 next-state.vhd(153) " "Inferred latch for \"next_state.s0\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364845 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s26 next-state.vhd(153) " "Inferred latch for \"next_state.s26\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364845 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s25 next-state.vhd(153) " "Inferred latch for \"next_state.s25\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364846 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s24 next-state.vhd(153) " "Inferred latch for \"next_state.s24\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364846 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s23 next-state.vhd(153) " "Inferred latch for \"next_state.s23\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364846 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s22 next-state.vhd(153) " "Inferred latch for \"next_state.s22\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364846 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s21 next-state.vhd(153) " "Inferred latch for \"next_state.s21\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364846 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 next-state.vhd(153) " "Inferred latch for \"next_state.s20\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364847 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 next-state.vhd(153) " "Inferred latch for \"next_state.s19\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364847 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 next-state.vhd(153) " "Inferred latch for \"next_state.s18\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364847 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 next-state.vhd(153) " "Inferred latch for \"next_state.s17\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364847 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 next-state.vhd(153) " "Inferred latch for \"next_state.s16\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364848 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 next-state.vhd(153) " "Inferred latch for \"next_state.s15\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364848 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 next-state.vhd(153) " "Inferred latch for \"next_state.s14\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364848 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 next-state.vhd(153) " "Inferred latch for \"next_state.s13\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364848 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s44 next-state.vhd(153) " "Inferred latch for \"next_state.s44\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364848 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 next-state.vhd(153) " "Inferred latch for \"next_state.s12\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364849 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 next-state.vhd(153) " "Inferred latch for \"next_state.s11\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364849 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 next-state.vhd(153) " "Inferred latch for \"next_state.s10\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364849 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 next-state.vhd(153) " "Inferred latch for \"next_state.s9\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364849 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 next-state.vhd(153) " "Inferred latch for \"next_state.s8\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364850 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 next-state.vhd(153) " "Inferred latch for \"next_state.s7\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364850 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 next-state.vhd(153) " "Inferred latch for \"next_state.s6\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364850 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 next-state.vhd(153) " "Inferred latch for \"next_state.s5\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364850 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 next-state.vhd(153) " "Inferred latch for \"next_state.s4\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364851 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 next-state.vhd(153) " "Inferred latch for \"next_state.s3\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364851 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 next-state.vhd(153) " "Inferred latch for \"next_state.s2\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364851 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 next-state.vhd(153) " "Inferred latch for \"next_state.s1\" at next-state.vhd(153)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364851 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[0\] next-state.vhd(38) " "Inferred latch for \"control_store\[0\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364851 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[1\] next-state.vhd(38) " "Inferred latch for \"control_store\[1\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364852 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[2\] next-state.vhd(38) " "Inferred latch for \"control_store\[2\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364852 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[3\] next-state.vhd(38) " "Inferred latch for \"control_store\[3\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364852 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[4\] next-state.vhd(38) " "Inferred latch for \"control_store\[4\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364852 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[5\] next-state.vhd(38) " "Inferred latch for \"control_store\[5\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364852 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[6\] next-state.vhd(38) " "Inferred latch for \"control_store\[6\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364853 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[7\] next-state.vhd(38) " "Inferred latch for \"control_store\[7\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364853 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[8\] next-state.vhd(38) " "Inferred latch for \"control_store\[8\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364853 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[9\] next-state.vhd(38) " "Inferred latch for \"control_store\[9\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364853 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[10\] next-state.vhd(38) " "Inferred latch for \"control_store\[10\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364853 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[11\] next-state.vhd(38) " "Inferred latch for \"control_store\[11\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364854 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[12\] next-state.vhd(38) " "Inferred latch for \"control_store\[12\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364854 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[13\] next-state.vhd(38) " "Inferred latch for \"control_store\[13\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364854 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[14\] next-state.vhd(38) " "Inferred latch for \"control_store\[14\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364854 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[15\] next-state.vhd(38) " "Inferred latch for \"control_store\[15\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364854 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[16\] next-state.vhd(38) " "Inferred latch for \"control_store\[16\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364855 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[17\] next-state.vhd(38) " "Inferred latch for \"control_store\[17\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364855 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[18\] next-state.vhd(38) " "Inferred latch for \"control_store\[18\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364855 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[19\] next-state.vhd(38) " "Inferred latch for \"control_store\[19\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364855 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[20\] next-state.vhd(38) " "Inferred latch for \"control_store\[20\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364856 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[21\] next-state.vhd(38) " "Inferred latch for \"control_store\[21\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364856 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[22\] next-state.vhd(38) " "Inferred latch for \"control_store\[22\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364856 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[23\] next-state.vhd(38) " "Inferred latch for \"control_store\[23\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364856 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[24\] next-state.vhd(38) " "Inferred latch for \"control_store\[24\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364856 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[25\] next-state.vhd(38) " "Inferred latch for \"control_store\[25\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364857 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[26\] next-state.vhd(38) " "Inferred latch for \"control_store\[26\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364857 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[27\] next-state.vhd(38) " "Inferred latch for \"control_store\[27\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364857 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[28\] next-state.vhd(38) " "Inferred latch for \"control_store\[28\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364857 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[29\] next-state.vhd(38) " "Inferred latch for \"control_store\[29\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364857 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[30\] next-state.vhd(38) " "Inferred latch for \"control_store\[30\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364858 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[31\] next-state.vhd(38) " "Inferred latch for \"control_store\[31\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364858 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[32\] next-state.vhd(38) " "Inferred latch for \"control_store\[32\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364858 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[33\] next-state.vhd(38) " "Inferred latch for \"control_store\[33\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364858 "|RISC|statetable1:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store\[34\] next-state.vhd(38) " "Inferred latch for \"control_store\[34\]\" at next-state.vhd(38)" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364858 "|RISC|statetable1:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:total_flow " "Elaborating entity \"datapath\" for hierarchy \"datapath:total_flow\"" {  } { { "RISC.vhd" "total_flow" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364923 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy datapath.vhd(19) " "VHDL Signal Declaration warning at datapath.vhd(19): used implicit default value for signal \"dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_check datapath.vhd(20) " "Verilog HDL or VHDL warning at datapath.vhd(20): object \"mem_check\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r0\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r4\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r5\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r6\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"r7\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364925 "|RISC|datapath:total_flow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_c datapath.vhd(25) " "Verilog HDL or VHDL warning at datapath.vhd(25): object \"dummy_c\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364926 "|RISC|datapath:total_flow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:pc_mux\"" {  } { { "datapath.vhd" "pc_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364926 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux2.vhd(20) " "Inferred latch for \"dout\[3\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux2.vhd(20) " "Inferred latch for \"dout\[4\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux2.vhd(20) " "Inferred latch for \"dout\[5\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux2.vhd(20) " "Inferred latch for \"dout\[6\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux2.vhd(20) " "Inferred latch for \"dout\[7\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux2.vhd(20) " "Inferred latch for \"dout\[8\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux2.vhd(20) " "Inferred latch for \"dout\[9\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux2.vhd(20) " "Inferred latch for \"dout\[10\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux2.vhd(20) " "Inferred latch for \"dout\[11\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux2.vhd(20) " "Inferred latch for \"dout\[12\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux2.vhd(20) " "Inferred latch for \"dout\[13\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux2.vhd(20) " "Inferred latch for \"dout\[14\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux2.vhd(20) " "Inferred latch for \"dout\[15\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364927 "|RISC|datapath:total_flow|mux2:pc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:total_flow\|mux4:memA_mux " "Elaborating entity \"mux4\" for hierarchy \"datapath:total_flow\|mux4:memA_mux\"" {  } { { "datapath.vhd" "memA_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux4.vhd(22) " "Inferred latch for \"dout\[3\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux4.vhd(22) " "Inferred latch for \"dout\[4\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux4.vhd(22) " "Inferred latch for \"dout\[5\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux4.vhd(22) " "Inferred latch for \"dout\[6\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux4.vhd(22) " "Inferred latch for \"dout\[7\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux4.vhd(22) " "Inferred latch for \"dout\[8\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364928 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux4.vhd(22) " "Inferred latch for \"dout\[9\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux4.vhd(22) " "Inferred latch for \"dout\[10\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux4.vhd(22) " "Inferred latch for \"dout\[11\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux4.vhd(22) " "Inferred latch for \"dout\[12\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux4.vhd(22) " "Inferred latch for \"dout\[13\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux4.vhd(22) " "Inferred latch for \"dout\[14\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux4.vhd(22) " "Inferred latch for \"dout\[15\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 "|RISC|datapath:total_flow|mux4:memA_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:a1_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:a1_mux\"" {  } { { "datapath.vhd" "a1_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364929 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364930 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364930 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364930 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364930 "|RISC|datapath:total_flow|mux2:a1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:total_flow\|mux4:a3_mux " "Elaborating entity \"mux4\" for hierarchy \"datapath:total_flow\|mux4:a3_mux\"" {  } { { "datapath.vhd" "a3_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364931 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364931 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364931 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364931 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364931 "|RISC|datapath:total_flow|mux4:a3_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 datapath:total_flow\|mux8:t1_mux " "Elaborating entity \"mux8\" for hierarchy \"datapath:total_flow\|mux8:t1_mux\"" {  } { { "datapath.vhd" "t1_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364932 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux8.vhd(27) " "VHDL Process Statement warning at mux8.vhd(27): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux8.vhd(27) " "Inferred latch for \"dout\[0\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux8.vhd(27) " "Inferred latch for \"dout\[1\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux8.vhd(27) " "Inferred latch for \"dout\[2\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux8.vhd(27) " "Inferred latch for \"dout\[3\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux8.vhd(27) " "Inferred latch for \"dout\[4\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux8.vhd(27) " "Inferred latch for \"dout\[5\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux8.vhd(27) " "Inferred latch for \"dout\[6\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux8.vhd(27) " "Inferred latch for \"dout\[7\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux8.vhd(27) " "Inferred latch for \"dout\[8\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux8.vhd(27) " "Inferred latch for \"dout\[9\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux8.vhd(27) " "Inferred latch for \"dout\[10\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux8.vhd(27) " "Inferred latch for \"dout\[11\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux8.vhd(27) " "Inferred latch for \"dout\[12\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux8.vhd(27) " "Inferred latch for \"dout\[13\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux8.vhd(27) " "Inferred latch for \"dout\[14\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux8.vhd(27) " "Inferred latch for \"dout\[15\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364933 "|RISC|datapath:total_flow|mux8:t1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:total_flow\|mux2:t4_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:total_flow\|mux2:t4_mux\"" {  } { { "datapath.vhd" "t4_mux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364934 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux2.vhd(20) " "Inferred latch for \"dout\[3\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux2.vhd(20) " "Inferred latch for \"dout\[4\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux2.vhd(20) " "Inferred latch for \"dout\[5\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux2.vhd(20) " "Inferred latch for \"dout\[6\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux2.vhd(20) " "Inferred latch for \"dout\[7\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364935 "|RISC|datapath:total_flow|mux2:t4_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 datapath:total_flow\|demux2:ir_demux " "Elaborating entity \"demux2\" for hierarchy \"datapath:total_flow\|demux2:ir_demux\"" {  } { { "datapath.vhd" "ir_demux" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364936 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout1 demux2.vhd(19) " "VHDL Process Statement warning at demux2.vhd(19): inferring latch(es) for signal or variable \"dout1\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout2 demux2.vhd(19) " "VHDL Process Statement warning at demux2.vhd(19): inferring latch(es) for signal or variable \"dout2\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[0\] demux2.vhd(19) " "Inferred latch for \"dout2\[0\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[1\] demux2.vhd(19) " "Inferred latch for \"dout2\[1\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[2\] demux2.vhd(19) " "Inferred latch for \"dout2\[2\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[3\] demux2.vhd(19) " "Inferred latch for \"dout2\[3\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[4\] demux2.vhd(19) " "Inferred latch for \"dout2\[4\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[5\] demux2.vhd(19) " "Inferred latch for \"dout2\[5\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[6\] demux2.vhd(19) " "Inferred latch for \"dout2\[6\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[7\] demux2.vhd(19) " "Inferred latch for \"dout2\[7\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[8\] demux2.vhd(19) " "Inferred latch for \"dout2\[8\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[0\] demux2.vhd(19) " "Inferred latch for \"dout1\[0\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[1\] demux2.vhd(19) " "Inferred latch for \"dout1\[1\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[2\] demux2.vhd(19) " "Inferred latch for \"dout1\[2\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[3\] demux2.vhd(19) " "Inferred latch for \"dout1\[3\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[4\] demux2.vhd(19) " "Inferred latch for \"dout1\[4\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[5\] demux2.vhd(19) " "Inferred latch for \"dout1\[5\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[6\] demux2.vhd(19) " "Inferred latch for \"dout1\[6\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[7\] demux2.vhd(19) " "Inferred latch for \"dout1\[7\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[8\] demux2.vhd(19) " "Inferred latch for \"dout1\[8\]\" at demux2.vhd(19)" {  } { { "demux2.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/demux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364937 "|RISC|datapath:total_flow|demux2:ir_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg16 datapath:total_flow\|tempreg16:t1 " "Elaborating entity \"tempreg16\" for hierarchy \"datapath:total_flow\|tempreg16:t1\"" {  } { { "datapath.vhd" "t1" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg16.vhd(18) " "VHDL Process Statement warning at tempreg16.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg16.vhd(18) " "Inferred latch for \"dout\[0\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg16.vhd(18) " "Inferred latch for \"dout\[1\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg16.vhd(18) " "Inferred latch for \"dout\[2\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] tempreg16.vhd(18) " "Inferred latch for \"dout\[3\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] tempreg16.vhd(18) " "Inferred latch for \"dout\[4\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364938 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] tempreg16.vhd(18) " "Inferred latch for \"dout\[5\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] tempreg16.vhd(18) " "Inferred latch for \"dout\[6\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] tempreg16.vhd(18) " "Inferred latch for \"dout\[7\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] tempreg16.vhd(18) " "Inferred latch for \"dout\[8\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] tempreg16.vhd(18) " "Inferred latch for \"dout\[9\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] tempreg16.vhd(18) " "Inferred latch for \"dout\[10\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] tempreg16.vhd(18) " "Inferred latch for \"dout\[11\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] tempreg16.vhd(18) " "Inferred latch for \"dout\[12\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] tempreg16.vhd(18) " "Inferred latch for \"dout\[13\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] tempreg16.vhd(18) " "Inferred latch for \"dout\[14\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] tempreg16.vhd(18) " "Inferred latch for \"dout\[15\]\" at tempreg16.vhd(18)" {  } { { "tempreg16.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364939 "|RISC|datapath:total_flow|tempreg16:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg8 datapath:total_flow\|tempreg8:t4 " "Elaborating entity \"tempreg8\" for hierarchy \"datapath:total_flow\|tempreg8:t4\"" {  } { { "datapath.vhd" "t4" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg8.vhd(17) " "VHDL Process Statement warning at tempreg8.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg8.vhd(17) " "Inferred latch for \"dout\[0\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg8.vhd(17) " "Inferred latch for \"dout\[1\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg8.vhd(17) " "Inferred latch for \"dout\[2\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] tempreg8.vhd(17) " "Inferred latch for \"dout\[3\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] tempreg8.vhd(17) " "Inferred latch for \"dout\[4\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] tempreg8.vhd(17) " "Inferred latch for \"dout\[5\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] tempreg8.vhd(17) " "Inferred latch for \"dout\[6\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] tempreg8.vhd(17) " "Inferred latch for \"dout\[7\]\" at tempreg8.vhd(17)" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364940 "|RISC|datapath:total_flow|tempreg8:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg3 datapath:total_flow\|tempreg3:t5 " "Elaborating entity \"tempreg3\" for hierarchy \"datapath:total_flow\|tempreg3:t5\"" {  } { { "datapath.vhd" "t5" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg3.vhd(17) " "VHDL Process Statement warning at tempreg3.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364941 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] tempreg3.vhd(17) " "Inferred latch for \"dout\[0\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364941 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] tempreg3.vhd(17) " "Inferred latch for \"dout\[1\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364941 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] tempreg3.vhd(17) " "Inferred latch for \"dout\[2\]\" at tempreg3.vhd(17)" {  } { { "tempreg3.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364941 "|RISC|datapath:total_flow|tempreg3:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:total_flow\|decoder:D " "Elaborating entity \"decoder\" for hierarchy \"datapath:total_flow\|decoder:D\"" {  } { { "datapath.vhd" "D" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder datapath:total_flow\|priorityencoder:PE " "Elaborating entity \"priorityencoder\" for hierarchy \"datapath:total_flow\|priorityencoder:PE\"" {  } { { "datapath.vhd" "PE" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender9 datapath:total_flow\|signextender9:SE9 " "Elaborating entity \"signextender9\" for hierarchy \"datapath:total_flow\|signextender9:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender6 datapath:total_flow\|signextender6:SE6 " "Elaborating entity \"signextender6\" for hierarchy \"datapath:total_flow\|signextender6:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter7 datapath:total_flow\|shifter7:s7 " "Elaborating entity \"shifter7\" for hierarchy \"datapath:total_flow\|shifter7:s7\"" {  } { { "datapath.vhd" "s7" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:total_flow\|ir:instr_reg " "Elaborating entity \"ir\" for hierarchy \"datapath:total_flow\|ir:instr_reg\"" {  } { { "datapath.vhd" "instr_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din ir.vhd(22) " "VHDL Process Statement warning at ir.vhd(22): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542930364950 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout ir.vhd(17) " "VHDL Process Statement warning at ir.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364950 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] ir.vhd(17) " "Inferred latch for \"dout\[0\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] ir.vhd(17) " "Inferred latch for \"dout\[1\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] ir.vhd(17) " "Inferred latch for \"dout\[2\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] ir.vhd(17) " "Inferred latch for \"dout\[3\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] ir.vhd(17) " "Inferred latch for \"dout\[4\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] ir.vhd(17) " "Inferred latch for \"dout\[5\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] ir.vhd(17) " "Inferred latch for \"dout\[6\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] ir.vhd(17) " "Inferred latch for \"dout\[7\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] ir.vhd(17) " "Inferred latch for \"dout\[8\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] ir.vhd(17) " "Inferred latch for \"dout\[9\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] ir.vhd(17) " "Inferred latch for \"dout\[10\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] ir.vhd(17) " "Inferred latch for \"dout\[11\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] ir.vhd(17) " "Inferred latch for \"dout\[12\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] ir.vhd(17) " "Inferred latch for \"dout\[13\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] ir.vhd(17) " "Inferred latch for \"dout\[14\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] ir.vhd(17) " "Inferred latch for \"dout\[15\]\" at ir.vhd(17)" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 "|RISC|datapath:total_flow|ir:instr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile datapath:total_flow\|registerfile:reg_file " "Elaborating entity \"registerfile\" for hierarchy \"datapath:total_flow\|registerfile:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg1 datapath:total_flow\|tempreg1:carry_reg " "Elaborating entity \"tempreg1\" for hierarchy \"datapath:total_flow\|tempreg1:carry_reg\"" {  } { { "datapath.vhd" "carry_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364954 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg1+flag_en.vhd(17) " "VHDL Process Statement warning at tempreg1+flag_en.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364954 "|RISC|datapath:total_flow|tempreg1:carry_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout tempreg1+flag_en.vhd(17) " "Inferred latch for \"dout\" at tempreg1+flag_en.vhd(17)" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364954 "|RISC|datapath:total_flow|tempreg1:carry_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg_alu1 datapath:total_flow\|tempreg_alu1:zero1_reg " "Elaborating entity \"tempreg_alu1\" for hierarchy \"datapath:total_flow\|tempreg_alu1:zero1_reg\"" {  } { { "datapath.vhd" "zero1_reg" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:total_flow\|alu:alu_16 " "Elaborating entity \"alu\" for hierarchy \"datapath:total_flow\|alu:alu_16\"" {  } { { "datapath.vhd" "alu_16" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364956 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluz alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluz\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluc alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluc\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.vhd(233) " "Inferred latch for \"z\[0\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.vhd(233) " "Inferred latch for \"z\[1\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.vhd(233) " "Inferred latch for \"z\[2\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.vhd(233) " "Inferred latch for \"z\[3\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.vhd(233) " "Inferred latch for \"z\[4\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.vhd(233) " "Inferred latch for \"z\[5\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.vhd(233) " "Inferred latch for \"z\[6\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.vhd(233) " "Inferred latch for \"z\[7\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.vhd(233) " "Inferred latch for \"z\[8\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.vhd(233) " "Inferred latch for \"z\[9\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.vhd(233) " "Inferred latch for \"z\[10\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.vhd(233) " "Inferred latch for \"z\[11\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.vhd(233) " "Inferred latch for \"z\[12\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.vhd(233) " "Inferred latch for \"z\[13\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.vhd(233) " "Inferred latch for \"z\[14\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.vhd(233) " "Inferred latch for \"z\[15\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc alu.vhd(233) " "Inferred latch for \"aluc\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluz alu.vhd(233) " "Inferred latch for \"aluz\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930364957 "|RISC|datapath:total_flow|alu:alu_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 datapath:total_flow\|alu:alu_16\|adder16:addersixteen " "Elaborating entity \"adder16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|adder16:addersixteen\"" {  } { { "alu.vhd" "addersixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 datapath:total_flow\|alu:alu_16\|adder16:addersixteen\|add1:a0 " "Elaborating entity \"add1\" for hierarchy \"datapath:total_flow\|alu:alu_16\|adder16:addersixteen\|add1:a0\"" {  } { { "alu.vhd" "a0" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 datapath:total_flow\|alu:alu_16\|nand16:nandsixteen " "Elaborating entity \"nand16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|nand16:nandsixteen\"" {  } { { "alu.vhd" "nandsixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter16 datapath:total_flow\|alu:alu_16\|subtracter16:subtractersixteen " "Elaborating entity \"subtracter16\" for hierarchy \"datapath:total_flow\|alu:alu_16\|subtracter16:subtractersixteen\"" {  } { { "alu.vhd" "subtractersixteen" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"c1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364969 "|RISC|datapath:total_flow|alu:alu_16|subtracter16:subtractersixteen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"t1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364969 "|RISC|datapath:total_flow|alu:alu_16|subtracter16:subtractersixteen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 datapath:total_flow\|alu1:alu_8 " "Elaborating entity \"alu1\" for hierarchy \"datapath:total_flow\|alu1:alu_8\"" {  } { { "datapath.vhd" "alu_8" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter8 datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight " "Elaborating entity \"subtracter8\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\"" {  } { { "alu1.vhd" "subtractereight" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 alu1.vhd(112) " "Verilog HDL or VHDL warning at alu1.vhd(112): object \"c1\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364989 "|RISC|datapath:total_flow|alu1:alu_8|subtracter8:subtractereight"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 alu1.vhd(112) " "Verilog HDL or VHDL warning at alu1.vhd(112): object \"t1\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542930364989 "|RISC|datapath:total_flow|alu1:alu_8|subtracter8:subtractereight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1 " "Elaborating entity \"adder8\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\"" {  } { { "alu1.vhd" "a1" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\|add:a0 " "Elaborating entity \"add\" for hierarchy \"datapath:total_flow\|alu1:alu_8\|subtracter8:subtractereight\|adder8:a1\|add:a0\"" {  } { { "alu1.vhd" "a0" { Text "/home/dimple/Downloads/Micro-21 Nov/alu1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930364990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:total_flow\|pc:Prog_counter " "Elaborating entity \"pc\" for hierarchy \"datapath:total_flow\|pc:Prog_counter\"" {  } { { "datapath.vhd" "Prog_counter" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930365001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:total_flow\|memory:MEM " "Elaborating entity \"memory\" for hierarchy \"datapath:total_flow\|memory:MEM\"" {  } { { "datapath.vhd" "MEM" { Text "/home/dimple/Downloads/Micro-21 Nov/datapath.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930365003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:aluA_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:aluA_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:t3_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:t3_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:d3_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux4:d3_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:a3_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:a3_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux4:memA_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux4:memA_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux4.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:t1_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux8:t1_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[0\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[0\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[2\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[2\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[3\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[3\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[4\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[4\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[5\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[5\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[6\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[6\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[7\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[7\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[8\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[8\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[9\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[9\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[10\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[10\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[11\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[11\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[12\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[12\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[13\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[13\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[14\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[14\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[15\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[15\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:total_flow\|mux8:aluB_mux\|dout\[1\] " "LATCH primitive \"datapath:total_flow\|mux8:aluB_mux\|dout\[1\]\" is permanently enabled" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542930365637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[0\] " "Latch statetable1:fsm\|control_store\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367577 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[1\] " "Latch statetable1:fsm\|control_store\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367578 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|control_store\[32\] " "Latch statetable1:fsm\|control_store\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s6 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s6" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367578 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR statetable1:fsm\|state.s1 " "Ports ENA and CLR on the latch are fed by the same signal statetable1:fsm\|state.s1" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367578 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[1\] " "Latch datapath:total_flow\|alu:alu_16\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367578 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[0\] " "Latch datapath:total_flow\|alu:alu_16\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[3\] " "Latch datapath:total_flow\|alu:alu_16\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[2\] " "Latch datapath:total_flow\|alu:alu_16\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[4\] " "Latch datapath:total_flow\|alu:alu_16\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s4_4169 " "Latch statetable1:fsm\|next_state.s4_4169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s8 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s8" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s6_4045 " "Latch statetable1:fsm\|next_state.s6_4045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s7_3983 " "Latch statetable1:fsm\|next_state.s7_3983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s25_2805 " "Latch statetable1:fsm\|next_state.s25_2805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s1_4355 " "Latch statetable1:fsm\|next_state.s1_4355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s3_4231 " "Latch statetable1:fsm\|next_state.s3_4231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367579 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s17_3301 " "Latch statetable1:fsm\|next_state.s17_3301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s21 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s21" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s21_3053 " "Latch statetable1:fsm\|next_state.s21_3053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s8_3921 " "Latch statetable1:fsm\|next_state.s8_3921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s3 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s3" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s9_3859 " "Latch statetable1:fsm\|next_state.s9_3859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s10_3797 " "Latch statetable1:fsm\|next_state.s10_3797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s0 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s0" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s12_3673 " "Latch statetable1:fsm\|next_state.s12_3673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s5_4107 " "Latch statetable1:fsm\|next_state.s5_4107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s4 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s4" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s13_3549 " "Latch statetable1:fsm\|next_state.s13_3549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s14_3487 " "Latch statetable1:fsm\|next_state.s14_3487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s13 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s13" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s15_3425 " "Latch statetable1:fsm\|next_state.s15_3425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s16_3363 " "Latch statetable1:fsm\|next_state.s16_3363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s15 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s15" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s18_3239 " "Latch statetable1:fsm\|next_state.s18_3239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367580 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s19_3177 " "Latch statetable1:fsm\|next_state.s19_3177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s18 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s18" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s20_3115 " "Latch statetable1:fsm\|next_state.s20_3115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s3 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s3" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s24_2867 " "Latch statetable1:fsm\|next_state.s24_2867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s23 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s22_2991 " "Latch statetable1:fsm\|next_state.s22_2991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:total_flow\|ir:instr_reg\|dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:total_flow\|ir:instr_reg\|dout\[13\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s23_2929 " "Latch statetable1:fsm\|next_state.s23_2929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s44 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s44" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|aluc " "Latch datapath:total_flow\|alu:alu_16\|aluc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 213 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|aluz " "Latch datapath:total_flow\|alu:alu_16\|aluz has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367581 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[5\] " "Latch datapath:total_flow\|alu:alu_16\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[6\] " "Latch datapath:total_flow\|alu:alu_16\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[7\] " "Latch datapath:total_flow\|alu:alu_16\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[8\] " "Latch datapath:total_flow\|alu:alu_16\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[9\] " "Latch datapath:total_flow\|alu:alu_16\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[10\] " "Latch datapath:total_flow\|alu:alu_16\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[11\] " "Latch datapath:total_flow\|alu:alu_16\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[12\] " "Latch datapath:total_flow\|alu:alu_16\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[13\] " "Latch datapath:total_flow\|alu:alu_16\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[14\] " "Latch datapath:total_flow\|alu:alu_16\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:total_flow\|alu:alu_16\|z\[15\] " "Latch datapath:total_flow\|alu:alu_16\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|control_store\[1\] " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|control_store\[1\]" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367582 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statetable1:fsm\|next_state.s26_2743 " "Latch statetable1:fsm\|next_state.s26_2743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statetable1:fsm\|state.s23 " "Ports D and ENA on the latch are fed by the same signal statetable1:fsm\|state.s23" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542930367583 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 153 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542930367583 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } } { "registerfile.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/registerfile.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542930367588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542930367588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542930368699 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[0\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[0\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[1\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[1\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[2\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[2\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[2\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[2\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[3\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[3\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[4\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[4\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[5\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[5\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[8\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[8\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[6\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[6\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[7\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[7\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[8\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[8\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[9\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[9\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[9\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[9\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[10\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[10\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[11\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[11\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[10\]\[11\] High " "Register datapath:total_flow\|memory:MEM\|mem\[10\]\[11\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[21\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[21\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[12\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[12\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[22\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[22\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[20\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[20\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[11\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[11\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[12\]\[13\] High " "Register datapath:total_flow\|memory:MEM\|mem\[12\]\[13\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[23\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[23\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[1\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[1\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:total_flow\|memory:MEM\|mem\[0\]\[14\] High " "Register datapath:total_flow\|memory:MEM\|mem\[0\]\[14\] will power up to High" {  } { { "memory.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/memory.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542930368875 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1542930368875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542930370471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542930370722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542930370722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50s " "No output dependent on input pin \"clk_50s\"" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542930370906 "|RISC|clk_50s"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542930370906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2031 " "Implemented 2031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542930370907 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542930370907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1977 " "Implemented 1977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542930370907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542930370907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542930370931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 05:16:10 2018 " "Processing ended: Fri Nov 23 05:16:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542930370931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542930370931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542930370931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542930370931 ""}
