Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr  1 16:28:56 2024
| Host         : DESKTOP-QVBDF8G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Time_Video_Filter_wrapper_timing_summary_routed.rpt -pb Real_Time_Video_Filter_wrapper_timing_summary_routed.pb -rpx Real_Time_Video_Filter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Time_Video_Filter_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (328)
--------------------------
 There are 328 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.003        0.000                      0                 7293        0.032        0.000                      0                 7269        3.000        0.000                       0                  3101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 20.000}     40.000          25.000          
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 10.000}     20.000          50.000          
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        3.071        0.000                      0                 6527        0.032        0.000                      0                 6527        3.750        0.000                       0                  2831  
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        34.632        0.000                      0                  341        0.121        0.000                      0                  341       19.020        0.000                       0                   180  
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0        12.411        0.000                      0                  211        0.137        0.000                      0                  211        9.500        0.000                       0                    85  
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                         7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        3.003        0.000                      0                   60        0.224        0.000                      0                   48  
clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0         8.563        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        6.648        0.000                      0                  135        0.367        0.000                      0                  135  
**async_default**                              clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        36.991        0.000                      0                   52        0.444        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
  To Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.239ns (20.261%)  route 4.876ns (79.739%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.528     7.914    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X33Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X33Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X33Y75         FDRE (Setup_fdre_C_CE)      -0.409    10.984    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.239ns (20.166%)  route 4.905ns (79.834%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.557     7.942    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.239ns (20.166%)  route 4.905ns (79.834%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.557     7.942    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.239ns (20.166%)  route 4.905ns (79.834%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.557     7.942    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X32Y79         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.642ns (10.320%)  route 5.579ns (89.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.635     1.638    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X36Y74         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518     2.156 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=43, routed)          2.515     4.671    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.795 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=160, routed)         3.063     7.859    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_stream_rst
    SLICE_X34Y70         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.472    11.475    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y70         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/C
                         clock pessimism              0.114    11.589    
                         clock uncertainty           -0.074    11.515    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.524    10.991    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg
  -------------------------------------------------------------------
                         required time                         10.991    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.241ns (20.443%)  route 4.830ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           0.916     5.643    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/empty
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.767 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/fg_builtin_fifo_inst_i_2/O
                         net (fo=1, routed)           0.824     6.591    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    SLICE_X24Y42         LUT5 (Prop_lut5_I0_O)        0.118     6.709 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_1/O
                         net (fo=4, routed)           1.160     7.869    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.614    11.617    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.176    11.792    
                         clock uncertainty           -0.074    11.718    
    RAMB36_X0Y8          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.629    11.089    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.722%)  route 4.740ns (79.278%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.392     7.778    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X34Y78         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.722%)  route 4.740ns (79.278%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.392     7.778    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X34Y78         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.722%)  route 4.740ns (79.278%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.392     7.778    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X34Y78         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.722%)  route 4.740ns (79.278%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.929     4.602    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.726 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.985     6.711    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.435     7.270    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.116     7.386 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.392     7.778    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.471    11.474    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X34Y78         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X34Y78         FDRE (Setup_fdre_C_CE)      -0.373    11.026    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     0.807    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y54         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.775    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.146     0.849    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.815    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.560     0.562    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.146     0.849    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y54         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.815    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X2Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y64     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y64     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y63     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.828ns (17.578%)  route 3.882ns (82.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/Q
                         net (fo=7, routed)           1.042     3.156    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=2, routed)           0.751     4.031    Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.155 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.326     5.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/rd_en
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     5.605 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.763     6.368    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.535    41.538    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y9          RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.095    41.443    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.000    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.995ns (21.720%)  route 3.586ns (78.280%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           1.123     6.239    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X37Y56         FDRE (Setup_fdre_C_R)       -0.636    40.902    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.995ns (21.720%)  route 3.586ns (78.280%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           1.123     6.239    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X37Y56         FDRE (Setup_fdre_C_R)       -0.636    40.902    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.727ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.952ns (20.173%)  route 3.767ns (79.827%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.527 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/Q
                         net (fo=7, routed)           1.042     3.156    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=2, routed)           0.751     4.031    Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.155 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          0.743     4.898    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X35Y56         LUT5 (Prop_lut5_I1_O)        0.124     5.022 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.517     5.539    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X34Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.663 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.714     6.377    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.524    41.527    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114    41.641    
                         clock uncertainty           -0.095    41.547    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.104    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.104    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 34.727    

Slack (MET) :             34.741ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.828ns (17.626%)  route 3.870ns (82.374%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/Q
                         net (fo=7, routed)           1.042     3.156    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=2, routed)           0.751     4.031    Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.155 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.326     5.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/rd_en
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     5.605 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.751     6.356    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.517    41.520    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y13         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114    41.634    
                         clock uncertainty           -0.095    41.540    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 34.741    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.995ns (22.397%)  route 3.448ns (77.603%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.985     6.101    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.636    40.902    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.995ns (22.397%)  route 3.448ns (77.603%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.985     6.101    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.636    40.902    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.995ns (22.397%)  route 3.448ns (77.603%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.985     6.101    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[9]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.636    40.902    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             35.040ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.995ns (24.211%)  route 3.115ns (75.789%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.419     2.077 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.833     2.910    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[7]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.299     3.209 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6/O
                         net (fo=1, routed)           0.962     4.171    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_6_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.295 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.668     4.963    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.153     5.116 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.652     5.768    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X38Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X38Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/C
                         clock pessimism              0.148    41.633    
                         clock uncertainty           -0.095    41.538    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.731    40.807    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.807    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                 35.040    

Slack (MET) :             35.052ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.854ns (19.474%)  route 3.531ns (80.526%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y54         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.456     2.114 f  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[5]/Q
                         net (fo=7, routed)           1.042     3.156    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg_n_0_[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=2, routed)           0.751     4.031    Real_Time_Video_Filter_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.155 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          0.909     5.065    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.150     5.215 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          0.829     6.043    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X33Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y60         FDCE (Setup_fdce_C_CE)      -0.407    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 35.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.076     0.638    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.577     0.579    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.776    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.845     0.847    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.579    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.076     0.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.577     0.579    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y59         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.776    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X29Y59         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.845     0.847    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y59         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.268     0.579    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.075     0.654    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.075     0.637    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.577     0.579    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.776    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.845     0.847    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.268     0.579    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.075     0.654    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y55         FDPE (Hold_fdpe_C_D)         0.075     0.637    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X35Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X35Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X35Y55         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.075     0.637    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.071     0.633    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.577     0.579    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.776    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.845     0.847    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.579    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.071     0.650    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.754    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X40Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.811     0.813    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.265     0.548    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.075     0.623    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y60     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y49     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.826ns (39.068%)  route 4.407ns (60.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.485     9.024    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.570    21.573    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.115    21.688    
                         clock uncertainty           -0.084    21.604    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    21.435    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         21.435    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.826ns (39.068%)  route 4.407ns (60.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.485     9.024    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.570    21.573    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.115    21.688    
                         clock uncertainty           -0.084    21.604    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    21.435    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         21.435    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.826ns (39.068%)  route 4.407ns (60.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.485     9.024    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.570    21.573    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.115    21.688    
                         clock uncertainty           -0.084    21.604    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    21.435    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         21.435    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.826ns (39.068%)  route 4.407ns (60.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.485     9.024    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.570    21.573    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.115    21.688    
                         clock uncertainty           -0.084    21.604    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    21.435    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         21.435    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.826ns (39.068%)  route 4.407ns (60.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.485     9.024    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.570    21.573    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.115    21.688    
                         clock uncertainty           -0.084    21.604    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    21.435    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         21.435    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.826ns (38.961%)  route 4.427ns (61.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.505     9.044    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.567    21.570    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.151    21.721    
                         clock uncertainty           -0.084    21.637    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    21.468    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.826ns (38.961%)  route 4.427ns (61.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.505     9.044    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.567    21.570    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.151    21.721    
                         clock uncertainty           -0.084    21.637    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    21.468    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.826ns (38.961%)  route 4.427ns (61.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.505     9.044    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.567    21.570    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.151    21.721    
                         clock uncertainty           -0.084    21.637    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    21.468    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.826ns (38.961%)  route 4.427ns (61.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.505     9.044    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.567    21.570    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.151    21.721    
                         clock uncertainty           -0.084    21.637    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    21.468    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.826ns (38.961%)  route 4.427ns (61.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.787     1.790    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.244 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.186     5.431    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124     5.555 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=2, routed)           0.650     6.204    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.328 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.087     7.415    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.505     9.044    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.567    21.570    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y31          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
                         clock pessimism              0.151    21.721    
                         clock uncertainty           -0.084    21.637    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    21.468    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 12.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.586     0.588    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y30          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.752 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.216     0.967    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.898     0.900    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.830    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X15Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/Q
                         net (fo=6, routed)           0.087     0.820    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[2]
    SLICE_X14Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.865 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.865    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[5]
    SLICE_X14Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.858     0.860    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X14Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.121     0.726    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.825%)  route 0.228ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.586     0.588    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y30          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.752 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=5, routed)           0.228     0.980    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.898     0.900    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y12         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.830    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.588     0.590    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.082     0.836    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.048     0.884 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.884    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.855     0.857    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.107     0.710    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X15Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.132     0.864    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.048     0.912 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.912    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[3]
    SLICE_X14Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.858     0.860    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X14Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.133     0.738    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.588     0.590    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.116     0.847    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.855     0.857    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y32          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.059     0.662    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.444%)  route 0.144ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.588     0.590    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X11Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.144     0.875    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.855     0.857    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.085     0.688    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X14Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.095     0.851    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[3]
    SLICE_X15Y35         LUT5 (Prop_lut5_I0_O)        0.049     0.900 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.900    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[4]
    SLICE_X15Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.858     0.860    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X15Y35         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.107     0.712    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.588     0.590    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X10Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.110     0.864    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X11Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.855     0.857    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X11Y32         FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.072     0.675    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.771%)  route 0.150ns (44.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.586     0.588    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X9Y30          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.150     0.878    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.048     0.926 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1/O
                         net (fo=1, routed)           0.000     0.926    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.853     0.855    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y30          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism             -0.254     0.601    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.131     0.732    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y34     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y34     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y34     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X14Y36     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.580ns (9.578%)  route 5.475ns (90.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.122     7.694    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.512    11.515    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[22]/C
                         clock pessimism             -0.174    11.341    
                         clock uncertainty           -0.215    11.126    
    SLICE_X27Y71         FDRE (Setup_fdre_C_R)       -0.429    10.697    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.580ns (9.578%)  route 5.475ns (90.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.122     7.694    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.512    11.515    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[23]/C
                         clock pessimism             -0.174    11.341    
                         clock uncertainty           -0.215    11.126    
    SLICE_X27Y71         FDRE (Setup_fdre_C_R)       -0.429    10.697    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.580ns (9.578%)  route 5.475ns (90.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.122     7.694    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.512    11.515    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y71         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[24]/C
                         clock pessimism             -0.174    11.341    
                         clock uncertainty           -0.215    11.126    
    SLICE_X27Y71         FDRE (Setup_fdre_C_R)       -0.429    10.697    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.580ns (9.578%)  route 5.475ns (90.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.122     7.694    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y71         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.512    11.515    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y71         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[25]/C
                         clock pessimism             -0.174    11.341    
                         clock uncertainty           -0.215    11.126    
    SLICE_X27Y71         FDSE (Setup_fdse_C_S)       -0.429    10.697    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.761%)  route 5.362ns (90.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.008     7.581    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    10.695    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.761%)  route 5.362ns (90.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.008     7.581    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    10.695    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.761%)  route 5.362ns (90.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.008     7.581    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    10.695    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.761%)  route 5.362ns (90.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          2.008     7.581    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    10.695    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.795%)  route 5.341ns (90.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.988     7.560    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.516    11.519    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[6]/C
                         clock pessimism             -0.174    11.345    
                         clock uncertainty           -0.215    11.130    
    SLICE_X27Y67         FDRE (Setup_fdre_C_R)       -0.429    10.701    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.795%)  route 5.341ns (90.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.354     5.449    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.988     7.560    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X27Y67         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.516    11.519    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y67         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[7]/C
                         clock pessimism             -0.174    11.345    
                         clock uncertainty           -0.215    11.130    
    SLICE_X27Y67         FDSE (Setup_fdse_C_S)       -0.429    10.701    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.005%)  route 0.688ns (82.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.688     1.377    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/axi_resetn
    SLICE_X36Y93         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.826     0.828    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X36Y93         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.060     1.153    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.222%)  route 0.782ns (80.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.782     1.470    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X34Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.515 r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     1.515    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.827     0.829    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X34Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     1.215    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.141ns (13.110%)  route 0.935ns (86.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.935     1.623    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.846     0.848    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.050     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.078     1.191    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.778%)  route 0.993ns (84.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.993     1.682    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.727 r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.727    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_1
    SLICE_X28Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.846     0.848    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism              0.050     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.092     1.205    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.187ns (11.748%)  route 1.405ns (88.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.405     2.093    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X16Y49         LUT4 (Prop_lut4_I3_O)        0.046     2.139 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.139    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.131     1.262    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.693%)  route 1.405ns (88.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.405     2.093    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.138 r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1/O
                         net (fo=1, routed)           0.000     2.138    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.120     1.251    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.846%)  route 1.384ns (88.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.384     2.073    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X15Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.118 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_i_1/O
                         net (fo=1, routed)           0.000     2.118    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X15Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.223    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.189ns (11.608%)  route 1.439ns (88.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.439     2.128    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.048     2.176 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.131     1.262    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.186ns (11.445%)  route 1.439ns (88.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.439     2.128    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.173 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X16Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     1.252    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.187ns (10.893%)  route 1.530ns (89.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y76         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.530     2.218    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X15Y49         LUT5 (Prop_lut5_I3_O)        0.046     2.264 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_i_1/O
                         net (fo=1, routed)           0.000     2.264    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.864     0.866    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X15Y49         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/C
                         clock pessimism              0.050     0.916    
                         clock uncertainty            0.215     1.131    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.105     1.236    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.563ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.563ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.163ns  (logic 0.478ns (41.084%)  route 0.685ns (58.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.685     1.163    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)       -0.274     9.726    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  8.563    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.215ns  (logic 0.478ns (39.339%)  route 0.737ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.737     1.215    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X30Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)       -0.217     9.783    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.154ns  (logic 0.478ns (41.407%)  route 0.676ns (58.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.676     1.154    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X32Y57         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.217     9.783    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.478ns (46.241%)  route 0.556ns (53.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.556     1.034    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.265     9.735    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.296%)  route 0.678ns (56.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.678     1.196    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.518ns (47.778%)  route 0.566ns (52.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.566     1.084    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y56         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y57         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.047     9.953    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.896%)  route 0.541ns (51.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.541     1.059    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y58         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.095     9.905    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.546%)  route 0.449ns (48.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y57         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.220     9.780    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  8.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X31Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.167    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X31Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.167    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X30Y52         FDCE (Recov_fdce_C_CLR)     -0.361    11.211    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.211    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y52         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y52         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X30Y52         FDPE (Recov_fdpe_C_PRE)     -0.361    11.211    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.211    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y52         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y52         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X31Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    11.213    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X31Y52         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X31Y52         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X31Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    11.213    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.773ns (27.032%)  route 2.087ns (72.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.838     4.519    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X31Y52         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X31Y52         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X31Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    11.213    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.773ns (27.617%)  route 2.026ns (72.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.777     4.458    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.167    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.773ns (27.617%)  route 2.026ns (72.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.777     4.458    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.167    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.773ns (27.617%)  route 2.026ns (72.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 11.532 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.656     1.659    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.137 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.249     3.386    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.295     3.681 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.777     4.458    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        1.529    11.532    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.114    11.646    
                         clock uncertainty           -0.074    11.572    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.167    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.121     0.453    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.121     0.453    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.121     0.453    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.121     0.453    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDPE (Remov_fdpe_C_PRE)     -0.125     0.449    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDPE (Remov_fdpe_C_PRE)     -0.125     0.449    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDPE (Remov_fdpe_C_PRE)     -0.125     0.449    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.557     0.559    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.128     0.687 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.133     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y60         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.252     0.574    
    SLICE_X36Y60         FDPE (Remov_fdpe_C_PRE)     -0.125     0.449    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.052%)  route 0.177ns (51.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.722 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.177     0.899    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X38Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.507    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.052%)  route 0.177ns (51.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y60         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.722 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.177     0.899    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y60         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2832, routed)        0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y60         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X38Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.507    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[11]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             36.991ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 36.991    

Slack (MET) :             37.035ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.361    41.141    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         41.141    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 37.035    

Slack (MET) :             37.077ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.156%)  route 1.931ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.655     1.658    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.176 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.931     4.107    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[10]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.319    41.183    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 37.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.228     0.918    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y55         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.121     0.474    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.228     0.918    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y55         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.121     0.474    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.936%)  route 0.228ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.228     0.918    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y55         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y55         FDPE (Remov_fdpe_C_PRE)     -0.125     0.470    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.533%)  route 0.325ns (66.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.325     1.051    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y57         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y57         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X35Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.533%)  route 0.325ns (66.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.325     1.051    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y57         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y57         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X35Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.619%)  route 0.324ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.324     1.050    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y56         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y56         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X35Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.619%)  route 0.324ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.324     1.050    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y56         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y56         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X35Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.619%)  route 0.324ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.324     1.050    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X35Y56         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X35Y56         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X35Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.619%)  route 0.324ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.324     1.050    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X35Y56         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X35Y56         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X35Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.533%)  route 0.325ns (66.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y55         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.325     1.051    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y57         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y57         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.251     0.577    
    SLICE_X35Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     0.482    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.569    





