<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_CPU_FPGA_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_CPU_FPGA" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="17980000000001fs"></ZoomEndTime>
      <Cursor1Time time="1000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="199"></NameColumnWidth>
      <ValueColumnWidth column_width="224"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="5" />
   <wvobject fp_name="/tb_CPU_FPGA/UUT/cathode" type="array">
      <obj_property name="ElementShortName">cathode[6:0]</obj_property>
      <obj_property name="ObjectShortName">cathode[6:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_CPU_FPGA/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_CPU_FPGA/UUT/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_CPU_FPGA/UUT/anode" type="array">
      <obj_property name="ElementShortName">anode[7:0]</obj_property>
      <obj_property name="ObjectShortName">anode[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_CPU_FPGA/UUT/tag" type="array">
      <obj_property name="ElementShortName">tag[31:0]</obj_property>
      <obj_property name="ObjectShortName">tag[31:0]</obj_property>
   </wvobject>
</wave_config>
