
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    PHOENIX136DESKY
Date:        Thu Dec 12 02:09:19 2019
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Median_Filter_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

"automatic_compile_point" is unrecognized option for current device
Implementation not found: synthesis
log file: "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Median_Filter.srr"
Running: synthesis in foreground

Running Median_Filter_syn|synthesis

Running Flow: compile (Compile) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:19 2019

Running Flow: compile_flow (Compile Process) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:19 2019

Running: compiler (Compile Input) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:19 2019
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Median_Filter_comp.srs to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Median_Filter.srs

compiler completed
# Thu Dec 12 02:09:21 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:21 2019

multi_srs_gen completed
# Thu Dec 12 02:09:21 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Median_Filter_mult.srs to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Median_Filter.srs
Complete: Compile Process on Median_Filter_syn|synthesis

Running: premap (Premap) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:21 2019

premap completed with warnings
# Thu Dec 12 02:09:22 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Median_Filter_syn|synthesis

Running Flow: map (Map) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:22 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Median_Filter_syn|synthesis
# Thu Dec 12 02:09:22 2019
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Median_Filter_m.srm to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Median_Filter.srm

fpga_mapper completed with warnings
# Thu Dec 12 02:09:24 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Median_Filter_syn|synthesis
Complete: Logic Synthesis on Median_Filter_syn|synthesis
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Median_Filter.srr to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\backup\Median_Filter.srr
TCL script complete: "Median_Filter_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
