# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mem_ctrl.sv failed with 14 errors.
# Compile of risc_v_mike_alu.sv failed with 4 errors.
# Compile of risc_v_mike_ctrl.sv failed with 4 errors.
# Compile of risc_v_mike_data_memory.sv failed with 4 errors.
# Compile of risc_v_mike_gpio_module.sv failed with 10 errors.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv failed with 2 errors.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv failed with 1 errors.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 7 failed with 39 errors.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv failed with 1 errors.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 00:56:07 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Error: (vsim-3063) Port 'clk' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv Line: 16
# Error loading design
# End time: 00:56:08 on Mar 04,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 00:57:32 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 00:57:59 on Mar 04,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 3
# vsim work.risc_v_mike_tb_uni 
# Start time: 00:57:59 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
vsim work.risc_v_mike_tb_uni
# End time: 00:58:13 on Mar 04,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
# vsim work.risc_v_mike_tb_uni 
# Start time: 00:58:14 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
restart
add wave -position 18  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position 19  sim:/risc_v_mike_tb_uni/dut/clk_in
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 00:59:55 on Mar 04,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 00:59:55 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
restart
add wave -position 18  sim:/risc_v_mike_tb_uni/clk_in
add wave -position 19  sim:/risc_v_mike_tb_uni/dut/alu_zero
run
add wave -position 20  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position 21  sim:/risc_v_mike_tb_uni/dut/pre_clk_cnt
add wave -position 22  sim:/risc_v_mike_tb_uni/dut/pre_clk_cnt_ff
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position 23  sim:/risc_v_mike_tb_uni/rst
add wave -position 24  sim:/risc_v_mike_tb_uni/dut/rst
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 01:07:34 on Mar 04,2024, Elapsed time: 0:07:39
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 01:07:34 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
add wave -position 18  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position 19  sim:/risc_v_mike_tb_uni/dut/CLK_DIV
add wave -position 20  sim:/risc_v_mike_tb_uni/dut/clk_in
add wave -position 21  sim:/risc_v_mike_tb_uni/dut/pre_clk_cnt
run
run
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 01:09:18 on Mar 04,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 01:09:19 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
add wave -position 18  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position 19  sim:/risc_v_mike_tb_uni/dut/clk_in
add wave -position 20  sim:/risc_v_mike_tb_uni/dut/pre_clk_cnt
run
run
add wave -position 46  sim:/risc_v_mike_tb_uni/clk_in
add wave -position 47  sim:/risc_v_mike_tb_uni/depth
add wave -position 48  sim:/risc_v_mike_tb_uni/gpio_port_in
add wave -position 49  sim:/risc_v_mike_tb_uni/gpio_port_out
add wave -position 50  sim:/risc_v_mike_tb_uni/rst
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_modelsim/wave.do}
# End time: 02:06:00 on Mar 04,2024, Elapsed time: 0:56:41
# Errors: 0, Warnings: 1
