#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13861c3e0 .scope module, "tb_full_adder_4bit" "tb_full_adder_4bit" 2 4;
 .timescale -9 -9;
v0x13862cd30_0 .var "A_i", 3 0;
v0x13862cde0_0 .var "B_i", 3 0;
v0x13862ce70_0 .var "C_i", 0 0;
v0x13862cf40_0 .net "C_o", 0 0, L_0x13862f4f0;  1 drivers
v0x13862cff0_0 .net "S_o", 3 0, L_0x13862f320;  1 drivers
S_0x138608b50 .scope module, "u_full_adder_4bit" "full_adder_4bit" 2 15, 3 3 0, S_0x13861c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A_i";
    .port_info 1 /INPUT 4 "B_i";
    .port_info 2 /INPUT 1 "C_i";
    .port_info 3 /OUTPUT 4 "S_o";
    .port_info 4 /OUTPUT 1 "C_o";
L_0x13862d0c0 .functor BUFZ 1, v0x13862ce70_0, C4<0>, C4<0>, C4<0>;
v0x13862c760_0 .net "A_i", 3 0, v0x13862cd30_0;  1 drivers
v0x13862c7f0_0 .net "B_i", 3 0, v0x13862cde0_0;  1 drivers
v0x13862c880_0 .net "C_i", 0 0, v0x13862ce70_0;  1 drivers
v0x13862c910_0 .net "C_o", 0 0, L_0x13862f4f0;  alias, 1 drivers
v0x13862c9b0_0 .net "C_w", 5 0, L_0x13862f5d0;  1 drivers
v0x13862caa0_0 .net "S_o", 3 0, L_0x13862f320;  alias, 1 drivers
v0x13862cb50_0 .net *"_ivl_3", 0 0, L_0x13862d0c0;  1 drivers
o0x140040be0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x13862cc00_0 name=_ivl_49
L_0x13862d720 .part v0x13862cd30_0, 0, 1;
L_0x13862d840 .part v0x13862cde0_0, 0, 1;
L_0x13862d960 .part L_0x13862f5d0, 0, 1;
L_0x13862df70 .part v0x13862cd30_0, 1, 1;
L_0x13862e090 .part v0x13862cde0_0, 1, 1;
L_0x13862dc30 .part L_0x13862f5d0, 1, 1;
L_0x13862e760 .part v0x13862cd30_0, 2, 1;
L_0x13862e900 .part v0x13862cde0_0, 2, 1;
L_0x13862e420 .part L_0x13862f5d0, 2, 1;
L_0x13862efc0 .part v0x13862cd30_0, 3, 1;
L_0x13862f0e0 .part v0x13862cde0_0, 3, 1;
L_0x13862f200 .part L_0x13862f5d0, 3, 1;
L_0x13862f320 .concat8 [ 1 1 1 1], L_0x13862d240, L_0x13862dab0, L_0x13862e2a0, L_0x13862eb10;
L_0x13862f4f0 .part L_0x13862f5d0, 4, 1;
LS_0x13862f5d0_0_0 .concat [ 1 1 1 1], L_0x13862d0c0, L_0x13862d610, L_0x13862de60, L_0x13862e650;
LS_0x13862f5d0_0_4 .concat [ 1 1 0 0], L_0x13862ee90, o0x140040be0;
L_0x13862f5d0 .concat [ 4 2 0 0], LS_0x13862f5d0_0_0, LS_0x13862f5d0_0_4;
S_0x138608cc0 .scope module, "u_full_adder_0" "full_adder" 3 15, 4 1 0, S_0x138608b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A_i";
    .port_info 1 /INPUT 1 "B_i";
    .port_info 2 /INPUT 1 "C_i";
    .port_info 3 /OUTPUT 1 "S_o";
    .port_info 4 /OUTPUT 1 "C_o";
L_0x13862d170 .functor XOR 1, L_0x13862d720, L_0x13862d840, C4<0>, C4<0>;
L_0x13862d240 .functor XOR 1, L_0x13862d170, L_0x13862d960, C4<0>, C4<0>;
L_0x13862d330 .functor XOR 1, L_0x13862d720, L_0x13862d840, C4<0>, C4<0>;
L_0x13862d460 .functor AND 1, L_0x13862d330, L_0x13862d960, C4<1>, C4<1>;
L_0x13862d570 .functor AND 1, L_0x13862d720, L_0x13862d840, C4<1>, C4<1>;
L_0x13862d610 .functor OR 1, L_0x13862d460, L_0x13862d570, C4<0>, C4<0>;
v0x13861d870_0 .net "A_i", 0 0, L_0x13862d720;  1 drivers
v0x13862a5a0_0 .net "B_i", 0 0, L_0x13862d840;  1 drivers
v0x13862a640_0 .net "C_i", 0 0, L_0x13862d960;  1 drivers
v0x13862a6d0_0 .net "C_o", 0 0, L_0x13862d610;  1 drivers
v0x13862a770_0 .net "S_o", 0 0, L_0x13862d240;  1 drivers
v0x13862a850_0 .net *"_ivl_0", 0 0, L_0x13862d170;  1 drivers
v0x13862a900_0 .net *"_ivl_4", 0 0, L_0x13862d330;  1 drivers
v0x13862a9b0_0 .net *"_ivl_6", 0 0, L_0x13862d460;  1 drivers
v0x13862aa60_0 .net *"_ivl_8", 0 0, L_0x13862d570;  1 drivers
S_0x13862abf0 .scope module, "u_full_adder_1" "full_adder" 3 23, 4 1 0, S_0x138608b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A_i";
    .port_info 1 /INPUT 1 "B_i";
    .port_info 2 /INPUT 1 "C_i";
    .port_info 3 /OUTPUT 1 "S_o";
    .port_info 4 /OUTPUT 1 "C_o";
L_0x13862da00 .functor XOR 1, L_0x13862df70, L_0x13862e090, C4<0>, C4<0>;
L_0x13862dab0 .functor XOR 1, L_0x13862da00, L_0x13862dc30, C4<0>, C4<0>;
L_0x13862dba0 .functor XOR 1, L_0x13862df70, L_0x13862e090, C4<0>, C4<0>;
L_0x13862dcd0 .functor AND 1, L_0x13862dba0, L_0x13862dc30, C4<1>, C4<1>;
L_0x13862ddc0 .functor AND 1, L_0x13862df70, L_0x13862e090, C4<1>, C4<1>;
L_0x13862de60 .functor OR 1, L_0x13862dcd0, L_0x13862ddc0, C4<0>, C4<0>;
v0x13862ae30_0 .net "A_i", 0 0, L_0x13862df70;  1 drivers
v0x13862aec0_0 .net "B_i", 0 0, L_0x13862e090;  1 drivers
v0x13862af50_0 .net "C_i", 0 0, L_0x13862dc30;  1 drivers
v0x13862b000_0 .net "C_o", 0 0, L_0x13862de60;  1 drivers
v0x13862b090_0 .net "S_o", 0 0, L_0x13862dab0;  1 drivers
v0x13862b170_0 .net *"_ivl_0", 0 0, L_0x13862da00;  1 drivers
v0x13862b220_0 .net *"_ivl_4", 0 0, L_0x13862dba0;  1 drivers
v0x13862b2d0_0 .net *"_ivl_6", 0 0, L_0x13862dcd0;  1 drivers
v0x13862b380_0 .net *"_ivl_8", 0 0, L_0x13862ddc0;  1 drivers
S_0x13862b510 .scope module, "u_full_adder_2" "full_adder" 3 31, 4 1 0, S_0x138608b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A_i";
    .port_info 1 /INPUT 1 "B_i";
    .port_info 2 /INPUT 1 "C_i";
    .port_info 3 /OUTPUT 1 "S_o";
    .port_info 4 /OUTPUT 1 "C_o";
L_0x13862e1f0 .functor XOR 1, L_0x13862e760, L_0x13862e900, C4<0>, C4<0>;
L_0x13862e2a0 .functor XOR 1, L_0x13862e1f0, L_0x13862e420, C4<0>, C4<0>;
L_0x13862e390 .functor XOR 1, L_0x13862e760, L_0x13862e900, C4<0>, C4<0>;
L_0x13862e4c0 .functor AND 1, L_0x13862e390, L_0x13862e420, C4<1>, C4<1>;
L_0x13862e5b0 .functor AND 1, L_0x13862e760, L_0x13862e900, C4<1>, C4<1>;
L_0x13862e650 .functor OR 1, L_0x13862e4c0, L_0x13862e5b0, C4<0>, C4<0>;
v0x13862b750_0 .net "A_i", 0 0, L_0x13862e760;  1 drivers
v0x13862b7e0_0 .net "B_i", 0 0, L_0x13862e900;  1 drivers
v0x13862b870_0 .net "C_i", 0 0, L_0x13862e420;  1 drivers
v0x13862b920_0 .net "C_o", 0 0, L_0x13862e650;  1 drivers
v0x13862b9c0_0 .net "S_o", 0 0, L_0x13862e2a0;  1 drivers
v0x13862baa0_0 .net *"_ivl_0", 0 0, L_0x13862e1f0;  1 drivers
v0x13862bb50_0 .net *"_ivl_4", 0 0, L_0x13862e390;  1 drivers
v0x13862bc00_0 .net *"_ivl_6", 0 0, L_0x13862e4c0;  1 drivers
v0x13862bcb0_0 .net *"_ivl_8", 0 0, L_0x13862e5b0;  1 drivers
S_0x13862be40 .scope module, "u_full_adder_3" "full_adder" 3 39, 4 1 0, S_0x138608b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A_i";
    .port_info 1 /INPUT 1 "B_i";
    .port_info 2 /INPUT 1 "C_i";
    .port_info 3 /OUTPUT 1 "S_o";
    .port_info 4 /OUTPUT 1 "C_o";
L_0x13862d3e0 .functor XOR 1, L_0x13862efc0, L_0x13862f0e0, C4<0>, C4<0>;
L_0x13862eb10 .functor XOR 1, L_0x13862d3e0, L_0x13862f200, C4<0>, C4<0>;
L_0x13862ec00 .functor XOR 1, L_0x13862efc0, L_0x13862f0e0, C4<0>, C4<0>;
L_0x13862ed30 .functor AND 1, L_0x13862ec00, L_0x13862f200, C4<1>, C4<1>;
L_0x13862ee20 .functor AND 1, L_0x13862efc0, L_0x13862f0e0, C4<1>, C4<1>;
L_0x13862ee90 .functor OR 1, L_0x13862ed30, L_0x13862ee20, C4<0>, C4<0>;
v0x13862c080_0 .net "A_i", 0 0, L_0x13862efc0;  1 drivers
v0x13862c110_0 .net "B_i", 0 0, L_0x13862f0e0;  1 drivers
v0x13862c1a0_0 .net "C_i", 0 0, L_0x13862f200;  1 drivers
v0x13862c250_0 .net "C_o", 0 0, L_0x13862ee90;  1 drivers
v0x13862c2e0_0 .net "S_o", 0 0, L_0x13862eb10;  1 drivers
v0x13862c3c0_0 .net *"_ivl_0", 0 0, L_0x13862d3e0;  1 drivers
v0x13862c470_0 .net *"_ivl_4", 0 0, L_0x13862ec00;  1 drivers
v0x13862c520_0 .net *"_ivl_6", 0 0, L_0x13862ed30;  1 drivers
v0x13862c5d0_0 .net *"_ivl_8", 0 0, L_0x13862ee20;  1 drivers
    .scope S_0x13861c3e0;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x13862cd30_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13862cde0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13862ce70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13862cd30_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13862cde0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13862ce70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13862cd30_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13862cde0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13862ce70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13861c3e0;
T_1 ;
    %vpi_call 2 41 "$dumpfile", "tb_full_adder_4bit.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13861c3e0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_full_adder_4bit.v";
    "./full_adder_4bit.v";
    "./full_adder.v";
