<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3620" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3620{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3620{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3620{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3620{left:204px;bottom:1043px;letter-spacing:-0.15px;}
#t5_3620{left:257px;bottom:1043px;letter-spacing:-0.12px;}
#t6_3620{left:257px;bottom:1027px;letter-spacing:-0.13px;}
#t7_3620{left:419px;bottom:1043px;letter-spacing:-0.11px;}
#t8_3620{left:419px;bottom:1022px;letter-spacing:-0.11px;}
#t9_3620{left:419px;bottom:1005px;letter-spacing:-0.11px;}
#ta_3620{left:419px;bottom:984px;letter-spacing:-0.12px;}
#tb_3620{left:419px;bottom:962px;letter-spacing:-0.11px;}
#tc_3620{left:419px;bottom:941px;letter-spacing:-0.11px;}
#td_3620{left:204px;bottom:918px;letter-spacing:-0.15px;}
#te_3620{left:257px;bottom:918px;letter-spacing:-0.12px;}
#tf_3620{left:257px;bottom:901px;letter-spacing:-0.13px;}
#tg_3620{left:419px;bottom:918px;letter-spacing:-0.14px;}
#th_3620{left:419px;bottom:897px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_3620{left:419px;bottom:875px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_3620{left:419px;bottom:854px;letter-spacing:-0.14px;}
#tk_3620{left:419px;bottom:833px;letter-spacing:-0.15px;}
#tl_3620{left:419px;bottom:811px;letter-spacing:-0.14px;}
#tm_3620{left:419px;bottom:790px;letter-spacing:-0.14px;}
#tn_3620{left:419px;bottom:768px;letter-spacing:-0.14px;}
#to_3620{left:419px;bottom:747px;letter-spacing:-0.15px;}
#tp_3620{left:419px;bottom:726px;letter-spacing:-0.14px;}
#tq_3620{left:419px;bottom:704px;letter-spacing:-0.14px;}
#tr_3620{left:419px;bottom:683px;letter-spacing:-0.14px;}
#ts_3620{left:419px;bottom:661px;letter-spacing:-0.14px;}
#tt_3620{left:419px;bottom:640px;letter-spacing:-0.14px;}
#tu_3620{left:419px;bottom:619px;letter-spacing:-0.14px;}
#tv_3620{left:419px;bottom:597px;letter-spacing:-0.14px;}
#tw_3620{left:419px;bottom:576px;letter-spacing:-0.13px;}
#tx_3620{left:419px;bottom:554px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_3620{left:419px;bottom:533px;letter-spacing:-0.14px;}
#tz_3620{left:419px;bottom:512px;letter-spacing:-0.14px;}
#t10_3620{left:419px;bottom:490px;letter-spacing:-0.14px;}
#t11_3620{left:419px;bottom:469px;letter-spacing:-0.14px;}
#t12_3620{left:419px;bottom:448px;letter-spacing:-0.14px;}
#t13_3620{left:419px;bottom:426px;letter-spacing:-0.15px;}
#t14_3620{left:419px;bottom:405px;letter-spacing:-0.14px;}
#t15_3620{left:419px;bottom:383px;letter-spacing:-0.15px;}
#t16_3620{left:419px;bottom:362px;letter-spacing:-0.15px;}
#t17_3620{left:419px;bottom:341px;letter-spacing:-0.15px;}
#t18_3620{left:419px;bottom:319px;letter-spacing:-0.14px;}
#t19_3620{left:419px;bottom:298px;letter-spacing:-0.15px;}
#t1a_3620{left:419px;bottom:276px;letter-spacing:-0.15px;}
#t1b_3620{left:419px;bottom:255px;letter-spacing:-0.15px;}
#t1c_3620{left:419px;bottom:234px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_3620{left:419px;bottom:212px;letter-spacing:-0.14px;}
#t1e_3620{left:419px;bottom:191px;letter-spacing:-0.14px;}
#t1f_3620{left:419px;bottom:169px;letter-spacing:-0.14px;}
#t1g_3620{left:419px;bottom:148px;letter-spacing:-0.14px;}
#t1h_3620{left:419px;bottom:127px;letter-spacing:-0.15px;}
#t1i_3620{left:210px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1j_3620{left:305px;bottom:1086px;letter-spacing:0.13px;}
#t1k_3620{left:657px;bottom:1086px;letter-spacing:0.13px;}
#t1l_3620{left:73px;bottom:1066px;letter-spacing:-0.16px;}
#t1m_3620{left:204px;bottom:1066px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t1n_3620{left:257px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1o_3620{left:419px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_3620{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3620{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3620{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3620{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3620{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3620" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3620Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3620" style="-webkit-user-select: none;"><object width="935" height="1210" data="3620/3620.svg" type="image/svg+xml" id="pdf3620" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3620" class="t s1_3620">17-38 </span><span id="t2_3620" class="t s1_3620">Vol. 3B </span>
<span id="t3_3620" class="t s2_3620">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3620" class="t s3_3620">23:20 </span><span id="t5_3620" class="t s3_3620">Reserved, except for the </span>
<span id="t6_3620" class="t s3_3620">following </span>
<span id="t7_3620" class="t s3_3620">Model specific error code bits 23:20. </span>
<span id="t8_3620" class="t s3_3620">This logs the type of HW FSM error that has occurred. There are 3 errors </span>
<span id="t9_3620" class="t s3_3620">defined: </span>
<span id="ta_3620" class="t s3_3620">04H: Clock/power IP response timeout. </span>
<span id="tb_3620" class="t s3_3620">05H: SMBus controller raised SMI. </span>
<span id="tc_3620" class="t s3_3620">09H: PM controller received invalid transaction. </span>
<span id="td_3620" class="t s3_3620">31:24 </span><span id="te_3620" class="t s3_3620">Reserved, except for the </span>
<span id="tf_3620" class="t s3_3620">following </span>
<span id="tg_3620" class="t s3_3620">0DH: MCA_LLC_BIST_ACTIVE_TIMEOUT </span>
<span id="th_3620" class="t s3_3620">0EH: MCA_DMI_TRAINING_TIMEOUT </span>
<span id="ti_3620" class="t s3_3620">0FH: MCA_DMI_STRAP_SET_ARRIVAL_TIMEOUT </span>
<span id="tj_3620" class="t s3_3620">10H: MCA_DMI_CPU_RESET_ACK_TIMEOUT </span>
<span id="tk_3620" class="t s3_3620">11H: MCA_MORE_THAN_ONE_LT_AGENT </span>
<span id="tl_3620" class="t s3_3620">14H: MCA_INCOMPATIBLE_PCH_TYPE </span>
<span id="tm_3620" class="t s3_3620">1EH: MCA_BIOS_RST_CPL_INVALID_SEQ </span>
<span id="tn_3620" class="t s3_3620">1FH: MCA_BIOS_INVALID_PKG_STATE_CONFIG </span>
<span id="to_3620" class="t s3_3620">2DH: MCA_PCU_PMAX_CALIB_ERROR </span>
<span id="tp_3620" class="t s3_3620">2EH: MCA_TSC100_SYNC_TIMEOUT </span>
<span id="tq_3620" class="t s3_3620">3AH: MCA_GPSB_TIMEOUT </span>
<span id="tr_3620" class="t s3_3620">3BH: MCA_PMSB_TIMEOUT </span>
<span id="ts_3620" class="t s3_3620">3EH: MCA_IOSFSB_PMREQ_CMP_TIMEOUT </span>
<span id="tt_3620" class="t s3_3620">40H: MCA_SVID_VCCIN_VR_ICC_MAX_FAILURE </span>
<span id="tu_3620" class="t s3_3620">42H: MCA_SVID_VCCIN_VR_VOUT_FAILURE </span>
<span id="tv_3620" class="t s3_3620">43H: MCA_SVID_CPU_VR_CAPABILITY_ERROR </span>
<span id="tw_3620" class="t s3_3620">44H: MCA_SVID_CRITICAL_VR_FAILED </span>
<span id="tx_3620" class="t s3_3620">45H: MCA_SVID_SA_ITD_ERROR </span>
<span id="ty_3620" class="t s3_3620">46H: MCA_SVID_READ_REG_FAILED </span>
<span id="tz_3620" class="t s3_3620">47H: MCA_SVID_WRITE_REG_FAILED </span>
<span id="t10_3620" class="t s3_3620">4AH: MCA_SVID_PKGC_REQUEST_FAILED </span>
<span id="t11_3620" class="t s3_3620">4BH: MCA_SVID_IMON_REQUEST_FAILED </span>
<span id="t12_3620" class="t s3_3620">4CH: MCA_SVID_ALERT_REQUEST_FAILED </span>
<span id="t13_3620" class="t s3_3620">4DH: MCA_SVID_MCP_VR_RAMP_ERROR </span>
<span id="t14_3620" class="t s3_3620">56H: MCA_FIVR_PD_HARDERR </span>
<span id="t15_3620" class="t s3_3620">58H: MCA_WATCHDOG_TIMEOUT_PKGC_SECONDARY </span>
<span id="t16_3620" class="t s3_3620">59H: MCA_WATCHDOG_TIMEOUT_PKGC_MAIN </span>
<span id="t17_3620" class="t s3_3620">5AH: MCA_WATCHDOG_TIMEOUT_PKGS_MAIN </span>
<span id="t18_3620" class="t s3_3620">5BH: MCA_WATCHDOG_TIMEOUT_MSG_CH_FSM </span>
<span id="t19_3620" class="t s3_3620">5CH: MCA_WATCHDOG_TIMEOUT_BULK_CR_FSM </span>
<span id="t1a_3620" class="t s3_3620">5DH: MCA_WATCHDOG_TIMEOUT_IOSFSB_FSM </span>
<span id="t1b_3620" class="t s3_3620">60H: MCA_PKGS_SAFE_WP_TIMEOUT </span>
<span id="t1c_3620" class="t s3_3620">61H: MCA_PKGS_CPD_UNCPD_TIMEOUT </span>
<span id="t1d_3620" class="t s3_3620">62H: MCA_PKGS_INVALID_REQ_PCH </span>
<span id="t1e_3620" class="t s3_3620">63H: MCA_PKGS_INVALID_REQ_INTERNAL </span>
<span id="t1f_3620" class="t s3_3620">64H: MCA_PKGS_INVALID_RSP_INTERNAL </span>
<span id="t1g_3620" class="t s3_3620">65H-7AH: MCA_PKGS_RESET_PREP_TIMEOUT </span>
<span id="t1h_3620" class="t s3_3620">7BH: MCA_PKGS_SMBUS_VPP_PAUSE_TIMEOUT </span>
<span id="t1i_3620" class="t s4_3620">Table 17-40. </span><span id="t1j_3620" class="t s4_3620">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t1k_3620" class="t s4_3620">(Contd.) </span>
<span id="t1l_3620" class="t s5_3620">Type </span><span id="t1m_3620" class="t s5_3620">Bit No. </span><span id="t1n_3620" class="t s5_3620">Bit Function </span><span id="t1o_3620" class="t s5_3620">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
