<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>L4Re - L4 Runtime Environment: l4/vbus/vbus_pci Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="l4re.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">L4Re - L4 Runtime Environment
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('vbus__pci_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">vbus_pci</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// vi:ft=cpp</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * (c) 2014 Sarah Hoffmann &lt;sarah.hoffmann@kernkonzept.com&gt;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This file is part of TUD:OS and distributed under the terms of the</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * GNU General Public License 2.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Please see the COPYING-GPL-2 file for details.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;l4/vbus/vbus&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;l4/vbus/vbus_pci.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceL4vbus.html">L4vbus</a> {</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__host__bridge.html">   20</a></span>&#160;<span class="keyword">class </span><a class="code" href="classL4vbus_1_1Pci__host__bridge.html">Pci_host_bridge</a> : <span class="keyword">public</span> <a class="code" href="classL4vbus_1_1Device.html">Device</a></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;{</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__host__bridge.html#a4441432f00e007ee3a738866238938f0">   34</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__host__bridge.html#a4441432f00e007ee3a738866238938f0">cfg_read</a>(<a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> bus, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> devfn, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> reg,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;               <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> *value, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> width)<span class="keyword"> const</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#gab256a616cebc75bebfc13785cda1a4ab">l4vbus_pci_cfg_read</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, bus,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                               devfn, reg, value, width);</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  }</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__host__bridge.html#ad316f6aeb09ecd36bc7aafa988dd272e">   53</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__host__bridge.html#ad316f6aeb09ecd36bc7aafa988dd272e">cfg_write</a>(<a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> bus, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> devfn, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> reg,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> value, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> width)<span class="keyword"> const</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#ga5d4daafe0f275a28a5ba1941cfdfa837">l4vbus_pci_cfg_write</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, bus,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                devfn, reg, value, width);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__host__bridge.html#a4f405f52b078609d885e5331922447f1">   74</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__host__bridge.html#a4f405f52b078609d885e5331922447f1">irq_enable</a>(<a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> bus, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> devfn, <span class="keywordtype">int</span> pin,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                 <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *trigger, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *polarity)<span class="keyword"> const</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#gad35bdd82e72df73ba00badf6cfe7cf6c">l4vbus_pci_irq_enable</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, bus,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                 devfn, pin, trigger, polarity);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__dev.html">   87</a></span>&#160;<span class="keyword">class </span><a class="code" href="classL4vbus_1_1Pci__dev.html">Pci_dev</a> : <span class="keyword">public</span> <a class="code" href="classL4vbus_1_1Device.html">Device</a></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__dev.html#a20658b5eb70c4773b369a0a3c8c88582">   99</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__dev.html#a20658b5eb70c4773b369a0a3c8c88582">cfg_read</a>(<a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> reg, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> *value,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;               <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> width)<span class="keyword"> const</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#gaf6db088ef60ca6f09dbfb50a4b34ae32">l4vbus_pcidev_cfg_read</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, reg, value, width);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__dev.html#a1cc8e109638d49502d08484d05c7b244">  115</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__dev.html#a1cc8e109638d49502d08484d05c7b244">cfg_write</a>(<a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> reg, <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> value,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                <a class="code" href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a> width)<span class="keyword"> const</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#gaed48c2e41fa4fc7cefeaca2b15b34aa5">l4vbus_pcidev_cfg_write</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, reg, value, width);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classL4vbus_1_1Pci__dev.html#ace3784b8e44e44dc14c1cee121500b89">  131</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classL4vbus_1_1Pci__dev.html#ace3784b8e44e44dc14c1cee121500b89">irq_enable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *trigger, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *polarity)<span class="keyword"> const</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">  </span>{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__l4vbus__pci__module.html#ga71117c2627ed84dc404d6fc4582b9ec5">l4vbus_pcidev_irq_enable</a>(<a class="code" href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">bus_cap</a>().cap(), <a class="code" href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">_dev</a>, trigger, polarity);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;};</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="ttc" id="group__l4vbus__pci__module_html_gaf6db088ef60ca6f09dbfb50a4b34ae32"><div class="ttname"><a href="group__l4vbus__pci__module.html#gaf6db088ef60ca6f09dbfb50a4b34ae32">l4vbus_pcidev_cfg_read</a></div><div class="ttdeci">int l4vbus_pcidev_cfg_read(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, l4_uint32_t reg, l4_uint32_t *value, l4_uint32_t width)</div><div class="ttdoc">Read from the device&amp;#39;s vPCI configuration space. </div></div>
<div class="ttc" id="group__l4vbus__pci__module_html_ga5d4daafe0f275a28a5ba1941cfdfa837"><div class="ttname"><a href="group__l4vbus__pci__module.html#ga5d4daafe0f275a28a5ba1941cfdfa837">l4vbus_pci_cfg_write</a></div><div class="ttdeci">int l4vbus_pci_cfg_write(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, l4_uint32_t bus, l4_uint32_t devfn, l4_uint32_t reg, l4_uint32_t value, l4_uint32_t width)</div><div class="ttdoc">Write to the vPCI configuration space using the PCI root bridge. </div></div>
<div class="ttc" id="classL4vbus_1_1Pci__dev_html"><div class="ttname"><a href="classL4vbus_1_1Pci__dev.html">L4vbus::Pci_dev</a></div><div class="ttdoc">A PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00087">vbus_pci:87</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__dev_html_a1cc8e109638d49502d08484d05c7b244"><div class="ttname"><a href="classL4vbus_1_1Pci__dev.html#a1cc8e109638d49502d08484d05c7b244">L4vbus::Pci_dev::cfg_write</a></div><div class="ttdeci">int cfg_write(l4_uint32_t reg, l4_uint32_t value, l4_uint32_t width) const</div><div class="ttdoc">Write to the device&amp;#39;s vPCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00115">vbus_pci:115</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__dev_html_ace3784b8e44e44dc14c1cee121500b89"><div class="ttname"><a href="classL4vbus_1_1Pci__dev.html#ace3784b8e44e44dc14c1cee121500b89">L4vbus::Pci_dev::irq_enable</a></div><div class="ttdeci">int irq_enable(unsigned char *trigger, unsigned char *polarity) const</div><div class="ttdoc">Enable the device&amp;#39;s PCI interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00131">vbus_pci:131</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__dev_html_a20658b5eb70c4773b369a0a3c8c88582"><div class="ttname"><a href="classL4vbus_1_1Pci__dev.html#a20658b5eb70c4773b369a0a3c8c88582">L4vbus::Pci_dev::cfg_read</a></div><div class="ttdeci">int cfg_read(l4_uint32_t reg, l4_uint32_t *value, l4_uint32_t width) const</div><div class="ttdoc">Read from the device&amp;#39;s vPCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00099">vbus_pci:99</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__host__bridge_html_a4f405f52b078609d885e5331922447f1"><div class="ttname"><a href="classL4vbus_1_1Pci__host__bridge.html#a4f405f52b078609d885e5331922447f1">L4vbus::Pci_host_bridge::irq_enable</a></div><div class="ttdeci">int irq_enable(l4_uint32_t bus, l4_uint32_t devfn, int pin, unsigned char *trigger, unsigned char *polarity) const</div><div class="ttdoc">Enable PCI interrupt for a specific device using the PCI root bridge. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00074">vbus_pci:74</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__host__bridge_html_ad316f6aeb09ecd36bc7aafa988dd272e"><div class="ttname"><a href="classL4vbus_1_1Pci__host__bridge.html#ad316f6aeb09ecd36bc7aafa988dd272e">L4vbus::Pci_host_bridge::cfg_write</a></div><div class="ttdeci">int cfg_write(l4_uint32_t bus, l4_uint32_t devfn, l4_uint32_t reg, l4_uint32_t value, l4_uint32_t width) const</div><div class="ttdoc">Write to the vPCI configuration space using the PCI root bridge. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00053">vbus_pci:53</a></div></div>
<div class="ttc" id="group__l4vbus__pci__module_html_gad35bdd82e72df73ba00badf6cfe7cf6c"><div class="ttname"><a href="group__l4vbus__pci__module.html#gad35bdd82e72df73ba00badf6cfe7cf6c">l4vbus_pci_irq_enable</a></div><div class="ttdeci">int l4vbus_pci_irq_enable(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, l4_uint32_t bus, l4_uint32_t devfn, int pin, unsigned char *trigger, unsigned char *polarity)</div><div class="ttdoc">Enable PCI interrupt for a specific device using the PCI root bridge. </div></div>
<div class="ttc" id="group__l4vbus__pci__module_html_gab256a616cebc75bebfc13785cda1a4ab"><div class="ttname"><a href="group__l4vbus__pci__module.html#gab256a616cebc75bebfc13785cda1a4ab">l4vbus_pci_cfg_read</a></div><div class="ttdeci">int l4vbus_pci_cfg_read(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, l4_uint32_t bus, l4_uint32_t devfn, l4_uint32_t reg, l4_uint32_t *value, l4_uint32_t width)</div><div class="ttdoc">Read from the vPCI configuration space using the PCI root bridge. </div></div>
<div class="ttc" id="classL4vbus_1_1Device_html"><div class="ttname"><a href="classL4vbus_1_1Device.html">L4vbus::Device</a></div><div class="ttdoc">Device on a L4vbus::Vbus. </div><div class="ttdef"><b>Definition:</b> <a href="vbus_source.html#l00071">vbus:71</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__host__bridge_html_a4441432f00e007ee3a738866238938f0"><div class="ttname"><a href="classL4vbus_1_1Pci__host__bridge.html#a4441432f00e007ee3a738866238938f0">L4vbus::Pci_host_bridge::cfg_read</a></div><div class="ttdeci">int cfg_read(l4_uint32_t bus, l4_uint32_t devfn, l4_uint32_t reg, l4_uint32_t *value, l4_uint32_t width) const</div><div class="ttdoc">Read from the vPCI configuration space using the PCI root bridge. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00034">vbus_pci:34</a></div></div>
<div class="ttc" id="classL4vbus_1_1Device_html_ac055a07e37da8daa7b3a93cc833a6434"><div class="ttname"><a href="classL4vbus_1_1Device.html#ac055a07e37da8daa7b3a93cc833a6434">L4vbus::Device::_dev</a></div><div class="ttdeci">l4vbus_device_handle_t _dev</div><div class="ttdoc">The device handle for this device. </div><div class="ttdef"><b>Definition:</b> <a href="vbus_source.html#l00222">vbus:222</a></div></div>
<div class="ttc" id="classL4vbus_1_1Pci__host__bridge_html"><div class="ttname"><a href="classL4vbus_1_1Pci__host__bridge.html">L4vbus::Pci_host_bridge</a></div><div class="ttdoc">A Pci host bridge. </div><div class="ttdef"><b>Definition:</b> <a href="vbus__pci_source.html#l00020">vbus_pci:20</a></div></div>
<div class="ttc" id="namespaceL4vbus_html"><div class="ttname"><a href="namespaceL4vbus.html">L4vbus</a></div><div class="ttdef"><b>Definition:</b> <a href="vbus_source.html#l00038">vbus:38</a></div></div>
<div class="ttc" id="classL4vbus_1_1Device_html_a86e2a0b4eb5abb5ce6443690c6e2361f"><div class="ttname"><a href="classL4vbus_1_1Device.html#a86e2a0b4eb5abb5ce6443690c6e2361f">L4vbus::Device::bus_cap</a></div><div class="ttdeci">L4::Cap&lt; Vbus &gt; bus_cap() const</div><div class="ttdoc">Access the Vbus capability of the underlying virtual bus. </div><div class="ttdef"><b>Definition:</b> <a href="vbus_source.html#l00083">vbus:83</a></div></div>
<div class="ttc" id="group__l4vbus__pci__module_html_ga71117c2627ed84dc404d6fc4582b9ec5"><div class="ttname"><a href="group__l4vbus__pci__module.html#ga71117c2627ed84dc404d6fc4582b9ec5">l4vbus_pcidev_irq_enable</a></div><div class="ttdeci">int l4vbus_pcidev_irq_enable(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, unsigned char *trigger, unsigned char *polarity)</div><div class="ttdoc">Enable the device&amp;#39;s PCI interrupt. </div></div>
<div class="ttc" id="group__l4vbus__pci__module_html_gaed48c2e41fa4fc7cefeaca2b15b34aa5"><div class="ttname"><a href="group__l4vbus__pci__module.html#gaed48c2e41fa4fc7cefeaca2b15b34aa5">l4vbus_pcidev_cfg_write</a></div><div class="ttdeci">int l4vbus_pcidev_cfg_write(l4_cap_idx_t vbus, l4vbus_device_handle_t handle, l4_uint32_t reg, l4_uint32_t value, l4_uint32_t width)</div><div class="ttdoc">Write to the device&amp;#39;s vPCI configuration space. </div></div>
<div class="ttc" id="group__l4__basic__types_html_gac1d09f3e382e711b776931f10e6e1e5a"><div class="ttname"><a href="group__l4__basic__types.html#gac1d09f3e382e711b776931f10e6e1e5a">l4_uint32_t</a></div><div class="ttdeci">unsigned int l4_uint32_t</div><div class="ttdoc">Unsigned 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="l4_2sys_2l4int_8h_source.html#l00040">l4int.h:40</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.13-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1f581fa1f88782a0973f05f5fe437b46.html">l4</a></li><li class="navelem"><a class="el" href="dir_364af192430b60ca4d316aa6a7cd95d2.html">vbus</a></li><li class="navelem"><b>vbus_pci</b></li>
    <li class="footer">Generated on Mon Jul 23 2018 07:54:18 for L4Re - L4 Runtime Environment by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
