INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pankaj/project_4/project_4.srcs/sources_1/new/AJ_MANOJ1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwise_or
ERROR: [VRFC 10-1412] syntax error near 0 [/home/pankaj/project_4/project_4.srcs/sources_1/new/AJ_MANOJ1.v:21]
