Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00aa6fa454b149418c760a8ff2f85b38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot game_tb_behav xil_defaultlib.game_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'ballVelX' [E:/Documents/School/ECEN 397/FGPA_video_game/Game/Game.srcs/sources_1/new/Game.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'ballVelY' [E:/Documents/School/ECEN 397/FGPA_video_game/Game/Game.srcs/sources_1/new/Game.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'velX' [E:/Documents/School/ECEN 397/FGPA_video_game/Game/Game.srcs/sources_1/new/Game.v:84]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'velY' [E:/Documents/School/ECEN 397/FGPA_video_game/Game/Game.srcs/sources_1/new/Game.v:85]
WARNING: [VRFC 10-5021] port 'controllerData' is not connected on this instance [E:/Documents/School/ECEN 397/FGPA_video_game/Game/Game.srcs/sim_1/new/game_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gamestateDetector
Compiling module xil_defaultlib.soundHandler
Compiling module xil_defaultlib.collisionDetector
Compiling module xil_defaultlib.ball
Compiling module xil_defaultlib.renderer
Compiling module xil_defaultlib.paddle_default
Compiling module xil_defaultlib.clock_enable_60Hz
Compiling module xil_defaultlib.nes_controller_default
Compiling module xil_defaultlib.vga
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=52,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.VGA_PLL_clk_wiz
Compiling module xil_defaultlib.VGA_PLL
Compiling module xil_defaultlib.Game
Compiling module xil_defaultlib.game_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot game_tb_behav
