Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 28 ns : File "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/5_4Bit_RCA/5_4Bit_RCA.srcs/sim_1/new/RCA_4bit_tb.v" Line 39
