
1_plotting_signal_with_logicanalyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b4  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800034c  0800034c  000204b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800034c  0800034c  000204b4  2**0
                  CONTENTS
  4 .ARM          00000000  0800034c  0800034c  000204b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800034c  0800034c  000204b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800034c  0800034c  0001034c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000350  08000350  00010350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004b4  20000000  08000354  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  200004b4  08000808  000204b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08000808  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000204b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000003c1  00000000  00000000  000204e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001a4  00000000  00000000  000208a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00020a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000040  00000000  00000000  00020ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dc8f  00000000  00000000  00020b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000009ab  00000000  00000000  0002e78f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004f973  00000000  00000000  0002f13a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0007eaad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a4  00000000  00000000  0007eb00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200004b4 	.word	0x200004b4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000334 	.word	0x08000334

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200004b8 	.word	0x200004b8
 80001d4:	08000334 	.word	0x08000334

080001d8 <main>:
static void pseudo_dly(int dly);



int main()
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	/* enabling floating point unit */
   /*SCB-> CPACR |=((3UL << 10*2) | (3UL << 11*2)) ;*/
	// More readable way to enable the fpu

   SCB ->CPACR |=(1U<<20);
 80001dc:	4b11      	ldr	r3, [pc, #68]	; (8000224 <main+0x4c>)
 80001de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001e2:	4a10      	ldr	r2, [pc, #64]	; (8000224 <main+0x4c>)
 80001e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
   SCB-> CPACR |=(1U<<21);
 80001ec:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <main+0x4c>)
 80001ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001f2:	4a0c      	ldr	r2, [pc, #48]	; (8000224 <main+0x4c>)
 80001f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
   SCB-> CPACR |=(1U<<22);
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <main+0x4c>)
 80001fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000202:	4a08      	ldr	r2, [pc, #32]	; (8000224 <main+0x4c>)
 8000204:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000208:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
   SCB-> CPACR |=(1U<<23);
 800020c:	4b05      	ldr	r3, [pc, #20]	; (8000224 <main+0x4c>)
 800020e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000212:	4a04      	ldr	r2, [pc, #16]	; (8000224 <main+0x4c>)
 8000214:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	while(1){
		plot_input_signal();
 800021c:	f000 f804 	bl	8000228 <plot_input_signal>
 8000220:	e7fc      	b.n	800021c <main+0x44>
 8000222:	bf00      	nop
 8000224:	e000ed00 	.word	0xe000ed00

08000228 <plot_input_signal>:


   }
}
static void plot_input_signal(void){
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0

		int i;

		for(i = 0;i<HZ_5_SIG_LEN;i++ ){
 800022e:	2300      	movs	r3, #0
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	e00c      	b.n	800024e <plot_input_signal+0x26>
			g_in_sig_sample = _5hz_signal[i] ;
 8000234:	4a0a      	ldr	r2, [pc, #40]	; (8000260 <plot_input_signal+0x38>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	009b      	lsls	r3, r3, #2
 800023a:	4413      	add	r3, r2
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a09      	ldr	r2, [pc, #36]	; (8000264 <plot_input_signal+0x3c>)
 8000240:	6013      	str	r3, [r2, #0]
			pseudo_dly(90000);
 8000242:	4809      	ldr	r0, [pc, #36]	; (8000268 <plot_input_signal+0x40>)
 8000244:	f000 f812 	bl	800026c <pseudo_dly>
		for(i = 0;i<HZ_5_SIG_LEN;i++ ){
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	3301      	adds	r3, #1
 800024c:	607b      	str	r3, [r7, #4]
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000254:	ddee      	ble.n	8000234 <plot_input_signal+0xc>
		}
	}
 8000256:	bf00      	nop
 8000258:	bf00      	nop
 800025a:	3708      	adds	r7, #8
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	200004d0 	.word	0x200004d0
 8000268:	00015f90 	.word	0x00015f90

0800026c <pseudo_dly>:

static void pseudo_dly(int dly){
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]

		for(int i = 0;i<dly;i++){
 8000274:	2300      	movs	r3, #0
 8000276:	60fb      	str	r3, [r7, #12]
 8000278:	e002      	b.n	8000280 <pseudo_dly+0x14>
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	3301      	adds	r3, #1
 800027e:	60fb      	str	r3, [r7, #12]
 8000280:	68fa      	ldr	r2, [r7, #12]
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	429a      	cmp	r2, r3
 8000286:	dbf8      	blt.n	800027a <pseudo_dly+0xe>

		}
	}
 8000288:	bf00      	nop
 800028a:	bf00      	nop
 800028c:	3714      	adds	r7, #20
 800028e:	46bd      	mov	sp, r7
 8000290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000294:	4770      	bx	lr
	...

08000298 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000298:	480d      	ldr	r0, [pc, #52]	; (80002d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800029a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800029c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a0:	480c      	ldr	r0, [pc, #48]	; (80002d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002a2:	490d      	ldr	r1, [pc, #52]	; (80002d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a4:	4a0d      	ldr	r2, [pc, #52]	; (80002dc <LoopForever+0xe>)
  movs r3, #0
 80002a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a8:	e002      	b.n	80002b0 <LoopCopyDataInit>

080002aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ae:	3304      	adds	r3, #4

080002b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b4:	d3f9      	bcc.n	80002aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b6:	4a0a      	ldr	r2, [pc, #40]	; (80002e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b8:	4c0a      	ldr	r4, [pc, #40]	; (80002e4 <LoopForever+0x16>)
  movs r3, #0
 80002ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002bc:	e001      	b.n	80002c2 <LoopFillZerobss>

080002be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c0:	3204      	adds	r2, #4

080002c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c4:	d3fb      	bcc.n	80002be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002c6:	f000 f811 	bl	80002ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ca:	f7ff ff85 	bl	80001d8 <main>

080002ce <LoopForever>:

LoopForever:
    b LoopForever
 80002ce:	e7fe      	b.n	80002ce <LoopForever>
  ldr   r0, =_estack
 80002d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d8:	200004b4 	.word	0x200004b4
  ldr r2, =_sidata
 80002dc:	08000354 	.word	0x08000354
  ldr r2, =_sbss
 80002e0:	200004b4 	.word	0x200004b4
  ldr r4, =_ebss
 80002e4:	200004d4 	.word	0x200004d4

080002e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e8:	e7fe      	b.n	80002e8 <ADC_IRQHandler>
	...

080002ec <__libc_init_array>:
 80002ec:	b570      	push	{r4, r5, r6, lr}
 80002ee:	4d0d      	ldr	r5, [pc, #52]	; (8000324 <__libc_init_array+0x38>)
 80002f0:	4c0d      	ldr	r4, [pc, #52]	; (8000328 <__libc_init_array+0x3c>)
 80002f2:	1b64      	subs	r4, r4, r5
 80002f4:	10a4      	asrs	r4, r4, #2
 80002f6:	2600      	movs	r6, #0
 80002f8:	42a6      	cmp	r6, r4
 80002fa:	d109      	bne.n	8000310 <__libc_init_array+0x24>
 80002fc:	4d0b      	ldr	r5, [pc, #44]	; (800032c <__libc_init_array+0x40>)
 80002fe:	4c0c      	ldr	r4, [pc, #48]	; (8000330 <__libc_init_array+0x44>)
 8000300:	f000 f818 	bl	8000334 <_init>
 8000304:	1b64      	subs	r4, r4, r5
 8000306:	10a4      	asrs	r4, r4, #2
 8000308:	2600      	movs	r6, #0
 800030a:	42a6      	cmp	r6, r4
 800030c:	d105      	bne.n	800031a <__libc_init_array+0x2e>
 800030e:	bd70      	pop	{r4, r5, r6, pc}
 8000310:	f855 3b04 	ldr.w	r3, [r5], #4
 8000314:	4798      	blx	r3
 8000316:	3601      	adds	r6, #1
 8000318:	e7ee      	b.n	80002f8 <__libc_init_array+0xc>
 800031a:	f855 3b04 	ldr.w	r3, [r5], #4
 800031e:	4798      	blx	r3
 8000320:	3601      	adds	r6, #1
 8000322:	e7f2      	b.n	800030a <__libc_init_array+0x1e>
 8000324:	0800034c 	.word	0x0800034c
 8000328:	0800034c 	.word	0x0800034c
 800032c:	0800034c 	.word	0x0800034c
 8000330:	08000350 	.word	0x08000350

08000334 <_init>:
 8000334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000336:	bf00      	nop
 8000338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800033a:	bc08      	pop	{r3}
 800033c:	469e      	mov	lr, r3
 800033e:	4770      	bx	lr

08000340 <_fini>:
 8000340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000342:	bf00      	nop
 8000344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000346:	bc08      	pop	{r3}
 8000348:	469e      	mov	lr, r3
 800034a:	4770      	bx	lr
