{"Source Block": ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@109:119@HdlIdDef", "\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n"], "Clone Blocks": [["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@107:117", "\n  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@108:118", "  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@105:115", "  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@105:115", "  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@106:116", "  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@110:120", "  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@112:122", "  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n\n  always @(posedge axi_clk) begin\n    if (axi_drst == 1'b1) begin\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@111:121", "  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n\n  always @(posedge axi_clk) begin\n"]], "Diff Content": {"Delete": [[114, "  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n"]], "Add": [[114, "  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;\n"]]}}