# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/FullSend.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/FuckingSegment.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/bitBitch.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/imports/Downloads/lab2_tests.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
