{
  "Features": {
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "Chained add": {
      "ExpectedInstructionCount": 5,
      "x86Insts": [
        "add rax, rbx",
        "adc rcx, rcx"
      ],
      "ExpectedArm64ASM": [
        "adds x4, x4, x7",
        "mov x20, x5",
        "eor w27, w5, w20",
        "adcs x26, x5, x20",
        "mov x5, x26"
      ]
    },
    "Chained sub": {
      "ExpectedInstructionCount": 7,
      "x86Insts": [
        "sub rax, rbx",
        "sbb rcx, rdx"
      ],
      "ExpectedArm64ASM": [
        "subs x4, x4, x7",
        "cfinv",
        "eor w27, w5, w6",
        "cfinv",
        "sbcs x26, x5, x6",
        "cfinv",
        "mov x5, x26"
      ]
    },
    "Inverted add": {
      "ExpectedInstructionCount": 5,
      "x86Insts": [
        "add rax, rbx",
        "adc rcx, rdx",
        "cmc"
      ],
      "ExpectedArm64ASM": [
        "adds x4, x4, x7",
        "eor w27, w5, w6",
        "adcs x26, x5, x6",
        "mov x5, x26",
        "cfinv"
      ]
    },
    "Inverted sub": {
      "ExpectedInstructionCount": 9,
      "x86Insts": [
        "sub rax, rbx",
        "sbb rcx, rcx",
        "cmc"
      ],
      "ExpectedArm64ASM": [
        "subs x4, x4, x7",
        "cfinv",
        "mov x20, x5",
        "eor w27, w5, w20",
        "cfinv",
        "sbcs x26, x5, x20",
        "cfinv",
        "mov x5, x26",
        "cfinv"
      ]
    },
    "ADC dead": {
      "ExpectedInstructionCount": 5,
      "x86Insts": [
        "add rax, rbx",
        "adc rcx, rcx",
        "test rcx, rcx"
      ],
      "ExpectedArm64ASM": [
        "adds x4, x4, x7",
        "mov x20, x5",
        "adc x5, x5, x20",
        "mov x20, x5",
        "ands x26, x5, x20"
      ]
    },
    "INC consumed": {
      "ExpectedInstructionCount": 6,
      "x86Insts": [
        "add rax, rbx",
        "inc rax"
      ],
      "ExpectedArm64ASM": [
        "adds x4, x4, x7",
        "mov x27, x4",
        "cset w20, hs",
        "adds x26, x27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    },
    "INC dead": {
      "ExpectedInstructionCount": 3,
      "x86Insts": [
        "add rax, rbx",
        "inc rax",
        "test rax, rdx"
      ],
      "ExpectedArm64ASM": [
        "add x4, x4, x7",
        "add x4, x4, #0x1 (1)",
        "ands x26, x4, x6"
      ]
    },
    "DEC consumed": {
      "ExpectedInstructionCount": 7,
      "x86Insts": [
        "sub rax, rbx",
        "dec rax"
      ],
      "ExpectedArm64ASM": [
        "subs x4, x4, x7",
        "cfinv",
        "mov x27, x4",
        "cset w20, hs",
        "subs x26, x27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    },
    "DEC dead": {
      "ExpectedInstructionCount": 3,
      "x86Insts": [
        "sub rax, rbx",
        "dec rax",
        "test rax, rcx"
      ],
      "ExpectedArm64ASM": [
        "sub x4, x4, x7",
        "sub x4, x4, #0x1 (1)",
        "ands x26, x4, x5"
      ]
    },
    "Variable shift dead": {
      "ExpectedInstructionCount": 2,
      "x86Insts": [
        "sar rax, cl",
        "test rax, rdx"
      ],
      "ExpectedArm64ASM": [
        "asr x4, x4, x5",
        "ands x26, x4, x6"
      ]
    },
    "Variable rotate-through-carry dead": {
      "ExpectedInstructionCount": 16,
      "x86Insts": [
        "rcr rax, cl",
        "test rax, rdx"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, x5",
        "cset w22, hs",
        "and x23, x5, #0x3f",
        "cbz x23, #+0x2c",
        "neg x24, x23",
        "lsl x25, x20, x24",
        "orr x21, x21, x25, lsl #1",
        "sub x23, x23, #0x1 (1)",
        "lsr x20, x20, x23",
        "rmif x20, #63, #nzCv",
        "lsl x20, x22, x24",
        "orr x4, x21, x20",
        "eor x20, x4, x4, lsr #1",
        "rmif x20, #62, #nzcV",
        "ands x26, x4, x6"
      ]
    },
    "Partial NZCV select (cmp)": {
      "ExpectedInstructionCount": 6,
      "x86Insts": [
        "cmp rax, rbx",
        "setz cl",
        "test cl, cl"
      ],
      "ExpectedArm64ASM": [
        "subs x20, x4, x7",
        "cset x20, eq",
        "bfxil x5, x20, #0, #8",
        "mov x20, x5",
        "and w26, w5, w20",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "Partial NZCV select (add)": {
      "ExpectedInstructionCount": 6,
      "x86Insts": [
        "add rax, rbx",
        "setz cl",
        "test cl, cl"
      ],
      "ExpectedArm64ASM": [
        "adds x4, x4, x7",
        "cset x20, eq",
        "bfxil x5, x20, #0, #8",
        "mov x20, x5",
        "and w26, w5, w20",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "AND use only ZF": {
      "ExpectedInstructionCount": 6,
      "x86Insts": [
        "and eax, ebx",
        "setz cl",
        "test cl, cl"
      ],
      "ExpectedArm64ASM": [
        "ands w4, w4, w7",
        "cset x20, eq",
        "bfxil x5, x20, #0, #8",
        "mov x20, x5",
        "and w26, w5, w20",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "AND use only PF": {
      "ExpectedInstructionCount": 11,
      "x86Insts": [
        "and eax, ebx",
        "setp cl",
        "test cl, cl"
      ],
      "ExpectedArm64ASM": [
        "and w26, w4, w7",
        "mov x4, x26",
        "fmov s2, w26",
        "cnt v2.16b, v2.16b",
        "umov w20, v2.b[0]",
        "mvn w20, w20",
        "and x20, x20, #0x1",
        "bfxil x5, x20, #0, #8",
        "mov x20, x5",
        "and w26, w5, w20",
        "cmn wzr, w26, lsl #24"
      ]
    }
  }
}
