`timescale 1ns/1ps // Sets the timescale for the verilog code

module adder(input [3:0] a, b, // Defines a module named 'adder' with inputs 'a' and 'b'
             output [3:0] sum); // and output 'sum' of size 4 bits

reg [3:0] temp; // Declares a 4-bit register named 'temp'

always @* begin  // Creates an always block that executes continuously
    temp = a + b; // Assigns the sum of 'a' and 'b' to 'temp'
end

assign sum = temp; // Assigns the value of 'temp' to 'sum' continuously

endmodule // Ends the module 'adder'