

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'
================================================================
* Date:           Fri Mar 10 17:36:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.724 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  51.300 us|  51.300 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1_VITIS_LOOP_87_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     138|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      36|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      36|     210|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_112_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln85_fu_124_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln87_fu_180_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln88_fu_168_p2       |         +|   0|  0|  17|          10|          10|
    |z_vec_coeffs_d0          |         +|   0|  0|  39|          32|          32|
    |icmp_ln85_fu_106_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln87_fu_130_p2      |      icmp|   0|  0|  11|           9|          10|
    |select_ln85_1_fu_144_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln85_fu_136_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 138|          88|          73|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   11|         22|
    |i_2_fu_50                               |   9|          2|    3|          6|
    |i_fu_46                                 |   9|          2|    9|         18|
    |indvar_flatten62_fu_54                  |   9|          2|   11|         22|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |i_2_fu_50                  |   3|   0|    3|          0|
    |i_fu_46                    |   9|   0|    9|          0|
    |indvar_flatten62_fu_54     |  11|   0|   11|          0|
    |z_vec_coeffs_addr_reg_241  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  36|   0|   36|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1|  return value|
|y_vec_coeffs_address0  |  out|   10|   ap_memory|                                                                    y_vec_coeffs|         array|
|y_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                                    y_vec_coeffs|         array|
|y_vec_coeffs_q0        |   in|   19|   ap_memory|                                                                    y_vec_coeffs|         array|
|z_vec_coeffs_address0  |  out|   10|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_we0       |  out|    1|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_d0        |  out|   32|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_address1  |  out|   10|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                                    z_vec_coeffs|         array|
|z_vec_coeffs_q1        |   in|   32|   ap_memory|                                                                    z_vec_coeffs|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

