Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 28 01:48:00 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -slr -file slr.txt
| Design       : wrapper_mux
| Device       : xcvu9pflgc2104-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity and Clocking Utilization
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity and Clocking Utilization
--------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR2     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |            1628 |    9.42 |                 |              |       |       |
| SLR1     |                 |         |               2 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| Total    |            1628 |         |               2 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


2. SLR Connectivity Matrix
--------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 | 1628 |    0 |
| SLR1 | 1628 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR Index |  CLBs | (%)CLBs | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | URAM | DSPs |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR2      | 37221 |   75.56 |      54747 |           0 |         13.89 |    466865 |     0 |    0 |    0 |
| SLR1      |  4772 |    9.69 |       6191 |           0 |          1.57 |     59602 |     0 |    0 |    0 |
| SLR0      |     0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| Total     | 41993 |         |      60938 |           0 |               |    526467 |     0 |    0 |    0 |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+


4. SLR IO Utilization
---------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           4 |    1.54 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           4 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+


