// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _xDBL_HH_
#define _xDBL_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mp_mul.h"
#include "rdc_mont.h"
#include "xDBL_sub_448ns_44lbW.h"
#include "xDBL_add_448ns_44mb6.h"
#include "xDBL_sub_836ns_83ncg.h"

namespace ap_rtl {

struct xDBL : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<1> > P_X_V_address0;
    sc_out< sc_logic > P_X_V_ce0;
    sc_in< sc_lv<448> > P_X_V_q0;
    sc_out< sc_lv<1> > P_X_V_address1;
    sc_out< sc_logic > P_X_V_ce1;
    sc_in< sc_lv<448> > P_X_V_q1;
    sc_out< sc_lv<1> > P_Z_V_address0;
    sc_out< sc_logic > P_Z_V_ce0;
    sc_in< sc_lv<448> > P_Z_V_q0;
    sc_out< sc_lv<1> > P_Z_V_address1;
    sc_out< sc_logic > P_Z_V_ce1;
    sc_in< sc_lv<448> > P_Z_V_q1;
    sc_out< sc_lv<1> > Q_X_V_address0;
    sc_out< sc_logic > Q_X_V_ce0;
    sc_out< sc_logic > Q_X_V_we0;
    sc_out< sc_lv<448> > Q_X_V_d0;
    sc_out< sc_lv<1> > Q_X_V_address1;
    sc_out< sc_logic > Q_X_V_ce1;
    sc_out< sc_logic > Q_X_V_we1;
    sc_out< sc_lv<448> > Q_X_V_d1;
    sc_out< sc_lv<1> > Q_Z_V_address0;
    sc_out< sc_logic > Q_Z_V_ce0;
    sc_out< sc_logic > Q_Z_V_we0;
    sc_out< sc_lv<448> > Q_Z_V_d0;
    sc_out< sc_lv<1> > Q_Z_V_address1;
    sc_out< sc_logic > Q_Z_V_ce1;
    sc_out< sc_logic > Q_Z_V_we1;
    sc_out< sc_lv<448> > Q_Z_V_d1;
    sc_out< sc_lv<1> > A24plus_V_address0;
    sc_out< sc_logic > A24plus_V_ce0;
    sc_in< sc_lv<448> > A24plus_V_q0;
    sc_out< sc_lv<1> > C24_V_address0;
    sc_out< sc_logic > C24_V_ce0;
    sc_in< sc_lv<448> > C24_V_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<448> > ap_var_for_const1;
    sc_signal< sc_lv<448> > ap_var_for_const2;


    // Module declarations
    xDBL(sc_module_name name);
    SC_HAS_PROCESS(xDBL);

    ~xDBL();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mp_mul* grp_mp_mul_fu_202;
    mp_mul* grp_mp_mul_fu_203;
    rdc_mont* grp_rdc_mont_fu_292;
    rdc_mont* grp_rdc_mont_fu_298;
    rdc_mont* grp_rdc_mont_fu_303;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U47;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U48;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U49;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U50;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U51;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U52;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U53;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U54;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U55;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U56;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U57;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U58;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U59;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U60;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U61;
    xDBL_sub_448ns_44lbW<1,2,448,448,448>* xDBL_sub_448ns_44lbW_U62;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U63;
    xDBL_sub_836ns_83ncg<1,2,836,836,836>* xDBL_sub_836ns_83ncg_U64;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U65;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U66;
    xDBL_sub_836ns_83ncg<1,2,836,836,836>* xDBL_sub_836ns_83ncg_U67;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U68;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U69;
    xDBL_sub_836ns_83ncg<1,2,836,836,836>* xDBL_sub_836ns_83ncg_U70;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U71;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U72;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U73;
    xDBL_add_448ns_44mb6<1,2,448,448,448>* xDBL_add_448ns_44mb6_U74;
    xDBL_sub_836ns_83ncg<1,2,836,836,836>* xDBL_sub_836ns_83ncg_U75;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<835> > grp_mp_mul_fu_202_ap_return;
    sc_signal< sc_lv<835> > reg_314;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_mp_mul_fu_202_ap_ready;
    sc_signal< sc_logic > grp_mp_mul_fu_202_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_rdc_mont_fu_292_ap_ready;
    sc_signal< sc_logic > grp_rdc_mont_fu_292_ap_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<448> > grp_rdc_mont_fu_292_ap_return;
    sc_signal< sc_lv<448> > reg_318;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_mp_mul_fu_203_ap_ready;
    sc_signal< sc_logic > grp_mp_mul_fu_203_ap_done;
    sc_signal< sc_logic > grp_rdc_mont_fu_298_ap_ready;
    sc_signal< sc_logic > grp_rdc_mont_fu_298_ap_done;
    sc_signal< sc_logic > grp_rdc_mont_fu_303_ap_ready;
    sc_signal< sc_logic > grp_rdc_mont_fu_303_ap_done;
    sc_signal< bool > ap_block_state7_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state13_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<448> > grp_fu_325_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<448> > grp_fu_331_p2;
    sc_signal< sc_lv<448> > grp_fu_337_p2;
    sc_signal< sc_lv<448> > add_ln209_reg_630;
    sc_signal< sc_lv<448> > grp_fu_343_p2;
    sc_signal< sc_lv<448> > add_ln209_1_reg_637;
    sc_signal< sc_lv<448> > grp_fu_349_p2;
    sc_signal< sc_lv<448> > add_ln214_reg_644;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<448> > grp_fu_355_p2;
    sc_signal< sc_lv<448> > add_ln214_1_reg_651;
    sc_signal< sc_lv<448> > grp_fu_361_p2;
    sc_signal< sc_lv<448> > t3_V_1_fu_385_p2;
    sc_signal< sc_lv<448> > t3_V_1_reg_663;
    sc_signal< sc_lv<448> > grp_fu_367_p2;
    sc_signal< sc_lv<448> > t3_V_fu_403_p2;
    sc_signal< sc_lv<448> > t3_V_reg_673;
    sc_signal< sc_lv<448> > grp_fu_373_p2;
    sc_signal< sc_lv<448> > t1_V_1_reg_678;
    sc_signal< sc_lv<448> > grp_fu_378_p2;
    sc_signal< sc_lv<448> > add_ln214_3_reg_683;
    sc_signal< sc_lv<448> > grp_fu_391_p2;
    sc_signal< sc_lv<448> > t1_V_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< sc_lv<448> > grp_fu_396_p2;
    sc_signal< sc_lv<448> > add_ln214_2_reg_693;
    sc_signal< sc_lv<837> > zext_ln87_1_fu_409_p1;
    sc_signal< sc_lv<837> > zext_ln87_1_reg_698;
    sc_signal< sc_lv<837> > zext_ln87_2_fu_414_p1;
    sc_signal< sc_lv<837> > zext_ln87_2_reg_703;
    sc_signal< sc_lv<837> > zext_ln87_3_fu_419_p1;
    sc_signal< sc_lv<837> > zext_ln87_3_reg_708;
    sc_signal< sc_lv<837> > zext_ln87_fu_424_p1;
    sc_signal< sc_lv<837> > zext_ln87_reg_723;
    sc_signal< sc_lv<448> > grp_rdc_mont_fu_298_ap_return;
    sc_signal< sc_lv<448> > call_ret3_reg_728;
    sc_signal< sc_lv<448> > grp_rdc_mont_fu_303_ap_return;
    sc_signal< sc_lv<448> > call_ret4_reg_735;
    sc_signal< sc_lv<448> > C24_V_load_1_reg_742;
    sc_signal< sc_lv<448> > call_ret1_reg_748;
    sc_signal< sc_lv<448> > C24_V_load_reg_755;
    sc_signal< sc_lv<448> > grp_fu_429_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<448> > grp_fu_435_p2;
    sc_signal< sc_lv<448> > t1_V_2_reg_776;
    sc_signal< sc_lv<448> > grp_fu_440_p2;
    sc_signal< sc_lv<448> > t2_V_reg_781;
    sc_signal< sc_lv<448> > grp_fu_446_p2;
    sc_signal< sc_lv<448> > grp_fu_451_p2;
    sc_signal< sc_lv<448> > add_ln214_5_reg_801;
    sc_signal< sc_lv<448> > A24plus_V_load_1_reg_808;
    sc_signal< sc_lv<836> > grp_fu_466_p2;
    sc_signal< sc_lv<836> > tt3_V_reg_814;
    sc_signal< sc_lv<448> > grp_fu_472_p2;
    sc_signal< sc_lv<448> > add_ln214_4_reg_819;
    sc_signal< sc_lv<448> > A24plus_V_load_reg_825;
    sc_signal< sc_lv<448> > grp_fu_479_p2;
    sc_signal< sc_lv<448> > t1_V_4_reg_831;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<837> > sext_ln183_fu_498_p1;
    sc_signal< sc_lv<837> > sext_ln183_reg_846;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<837> > sext_ln183_2_fu_503_p1;
    sc_signal< sc_lv<837> > sext_ln183_2_reg_852;
    sc_signal< sc_lv<448> > call_ret6_reg_857;
    sc_signal< sc_lv<448> > call_ret9_reg_865;
    sc_signal< sc_lv<1> > Q_Z_V_addr_reg_871;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< sc_lv<1> > Q_Z_V_addr_1_reg_877;
    sc_signal< sc_lv<448> > grp_fu_508_p2;
    sc_signal< sc_lv<448> > t1_V_3_reg_883;
    sc_signal< sc_lv<448> > grp_fu_512_p2;
    sc_signal< sc_lv<448> > t2_V_1_reg_898;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<837> > sext_ln183_1_fu_546_p1;
    sc_signal< sc_lv<837> > sext_ln183_1_reg_903;
    sc_signal< sc_lv<448> > grp_fu_532_p2;
    sc_signal< sc_lv<448> > t2_V_2_reg_909;
    sc_signal< sc_lv<448> > grp_fu_537_p2;
    sc_signal< sc_lv<448> > add_ln209_10_reg_914;
    sc_signal< sc_lv<448> > grp_fu_541_p2;
    sc_signal< sc_lv<448> > add_ln209_11_reg_921;
    sc_signal< sc_lv<448> > grp_fu_552_p2;
    sc_signal< sc_lv<448> > t1_V_5_reg_928;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_state17_on_subcall_done;
    sc_signal< sc_lv<837> > sext_ln183_3_fu_570_p1;
    sc_signal< sc_lv<837> > sext_ln183_3_reg_943;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_mp_mul_fu_202_ap_start;
    sc_signal< sc_logic > grp_mp_mul_fu_202_ap_idle;
    sc_signal< sc_lv<448> > grp_mp_mul_fu_202_a_V;
    sc_signal< sc_lv<448> > grp_mp_mul_fu_202_b_V;
    sc_signal< sc_logic > grp_mp_mul_fu_203_ap_start;
    sc_signal< sc_logic > grp_mp_mul_fu_203_ap_idle;
    sc_signal< sc_lv<448> > grp_mp_mul_fu_203_a_V;
    sc_signal< sc_lv<448> > grp_mp_mul_fu_203_b_V;
    sc_signal< sc_lv<835> > grp_mp_mul_fu_203_ap_return;
    sc_signal< sc_logic > grp_rdc_mont_fu_292_ap_start;
    sc_signal< sc_logic > grp_rdc_mont_fu_292_ap_idle;
    sc_signal< sc_lv<837> > grp_rdc_mont_fu_292_ma_V;
    sc_signal< sc_logic > grp_rdc_mont_fu_298_ap_start;
    sc_signal< sc_logic > grp_rdc_mont_fu_298_ap_idle;
    sc_signal< sc_lv<837> > grp_rdc_mont_fu_298_ma_V;
    sc_signal< sc_logic > grp_rdc_mont_fu_303_ap_start;
    sc_signal< sc_logic > grp_rdc_mont_fu_303_ap_idle;
    sc_signal< sc_lv<837> > grp_rdc_mont_fu_303_ma_V;
    sc_signal< sc_logic > grp_mp_mul_fu_202_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< bool > ap_block_state16_on_subcall_done;
    sc_signal< sc_logic > grp_mp_mul_fu_203_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > grp_rdc_mont_fu_292_ap_start_reg;
    sc_signal< sc_logic > grp_rdc_mont_fu_298_ap_start_reg;
    sc_signal< sc_logic > grp_rdc_mont_fu_303_ap_start_reg;
    sc_signal< bool > ap_block_state19_on_subcall_done;
    sc_signal< sc_lv<836> > grp_fu_466_p0;
    sc_signal< sc_lv<836> > grp_fu_466_p1;
    sc_signal< sc_lv<836> > grp_fu_492_p0;
    sc_signal< sc_lv<836> > grp_fu_492_p1;
    sc_signal< sc_lv<836> > grp_fu_492_p2;
    sc_signal< sc_lv<836> > grp_fu_526_p0;
    sc_signal< sc_lv<836> > grp_fu_526_p1;
    sc_signal< sc_lv<836> > grp_fu_526_p2;
    sc_signal< sc_lv<836> > grp_fu_564_p0;
    sc_signal< sc_lv<836> > grp_fu_564_p1;
    sc_signal< sc_lv<836> > grp_fu_564_p2;
    sc_signal< sc_logic > grp_fu_367_ce;
    sc_signal< sc_logic > grp_fu_373_ce;
    sc_signal< sc_logic > grp_fu_378_ce;
    sc_signal< sc_logic > grp_fu_391_ce;
    sc_signal< sc_logic > grp_fu_396_ce;
    sc_signal< sc_logic > grp_fu_429_ce;
    sc_signal< sc_logic > grp_fu_435_ce;
    sc_signal< sc_logic > grp_fu_440_ce;
    sc_signal< sc_logic > grp_fu_446_ce;
    sc_signal< sc_logic > grp_fu_451_ce;
    sc_signal< sc_logic > grp_fu_466_ce;
    sc_signal< sc_logic > grp_fu_472_ce;
    sc_signal< sc_logic > grp_fu_479_ce;
    sc_signal< sc_logic > grp_fu_492_ce;
    sc_signal< sc_logic > grp_fu_508_ce;
    sc_signal< sc_logic > grp_fu_512_ce;
    sc_signal< sc_logic > grp_fu_526_ce;
    sc_signal< sc_logic > grp_fu_532_ce;
    sc_signal< sc_logic > grp_fu_537_ce;
    sc_signal< sc_logic > grp_fu_541_ce;
    sc_signal< sc_logic > grp_fu_552_ce;
    sc_signal< sc_logic > grp_fu_564_ce;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_state3;
    static const sc_lv<19> ap_ST_fsm_state4;
    static const sc_lv<19> ap_ST_fsm_state5;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_state7;
    static const sc_lv<19> ap_ST_fsm_state8;
    static const sc_lv<19> ap_ST_fsm_state9;
    static const sc_lv<19> ap_ST_fsm_state10;
    static const sc_lv<19> ap_ST_fsm_state11;
    static const sc_lv<19> ap_ST_fsm_state12;
    static const sc_lv<19> ap_ST_fsm_state13;
    static const sc_lv<19> ap_ST_fsm_state14;
    static const sc_lv<19> ap_ST_fsm_state15;
    static const sc_lv<19> ap_ST_fsm_state16;
    static const sc_lv<19> ap_ST_fsm_state17;
    static const sc_lv<19> ap_ST_fsm_state18;
    static const sc_lv<19> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<448> ap_const_lv448_lc_4;
    static const sc_lv<448> ap_const_lv448_lc_5;
    static const sc_lv<448> ap_const_lv448_lc_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_A24plus_V_address0();
    void thread_A24plus_V_ce0();
    void thread_C24_V_address0();
    void thread_C24_V_ce0();
    void thread_P_X_V_address0();
    void thread_P_X_V_address1();
    void thread_P_X_V_ce0();
    void thread_P_X_V_ce1();
    void thread_P_Z_V_address0();
    void thread_P_Z_V_address1();
    void thread_P_Z_V_ce0();
    void thread_P_Z_V_ce1();
    void thread_Q_X_V_address0();
    void thread_Q_X_V_address1();
    void thread_Q_X_V_ce0();
    void thread_Q_X_V_ce1();
    void thread_Q_X_V_d0();
    void thread_Q_X_V_d1();
    void thread_Q_X_V_we0();
    void thread_Q_X_V_we1();
    void thread_Q_Z_V_addr_1_reg_877();
    void thread_Q_Z_V_addr_reg_871();
    void thread_Q_Z_V_address0();
    void thread_Q_Z_V_address1();
    void thread_Q_Z_V_ce0();
    void thread_Q_Z_V_ce1();
    void thread_Q_Z_V_d0();
    void thread_Q_Z_V_d1();
    void thread_Q_Z_V_we0();
    void thread_Q_Z_V_we1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state13_on_subcall_done();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state16_on_subcall_done();
    void thread_ap_block_state17_on_subcall_done();
    void thread_ap_block_state19_on_subcall_done();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_block_state7_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_367_ce();
    void thread_grp_fu_373_ce();
    void thread_grp_fu_378_ce();
    void thread_grp_fu_391_ce();
    void thread_grp_fu_396_ce();
    void thread_grp_fu_429_ce();
    void thread_grp_fu_435_ce();
    void thread_grp_fu_440_ce();
    void thread_grp_fu_446_ce();
    void thread_grp_fu_451_ce();
    void thread_grp_fu_466_ce();
    void thread_grp_fu_466_p0();
    void thread_grp_fu_466_p1();
    void thread_grp_fu_472_ce();
    void thread_grp_fu_479_ce();
    void thread_grp_fu_492_ce();
    void thread_grp_fu_492_p0();
    void thread_grp_fu_492_p1();
    void thread_grp_fu_508_ce();
    void thread_grp_fu_512_ce();
    void thread_grp_fu_526_ce();
    void thread_grp_fu_526_p0();
    void thread_grp_fu_526_p1();
    void thread_grp_fu_532_ce();
    void thread_grp_fu_537_ce();
    void thread_grp_fu_541_ce();
    void thread_grp_fu_552_ce();
    void thread_grp_fu_564_ce();
    void thread_grp_fu_564_p0();
    void thread_grp_fu_564_p1();
    void thread_grp_mp_mul_fu_202_a_V();
    void thread_grp_mp_mul_fu_202_ap_start();
    void thread_grp_mp_mul_fu_202_b_V();
    void thread_grp_mp_mul_fu_203_a_V();
    void thread_grp_mp_mul_fu_203_ap_start();
    void thread_grp_mp_mul_fu_203_b_V();
    void thread_grp_rdc_mont_fu_292_ap_start();
    void thread_grp_rdc_mont_fu_292_ma_V();
    void thread_grp_rdc_mont_fu_298_ap_start();
    void thread_grp_rdc_mont_fu_298_ma_V();
    void thread_grp_rdc_mont_fu_303_ap_start();
    void thread_grp_rdc_mont_fu_303_ma_V();
    void thread_sext_ln183_1_fu_546_p1();
    void thread_sext_ln183_2_fu_503_p1();
    void thread_sext_ln183_3_fu_570_p1();
    void thread_sext_ln183_fu_498_p1();
    void thread_t3_V_1_fu_385_p2();
    void thread_t3_V_fu_403_p2();
    void thread_zext_ln87_1_fu_409_p1();
    void thread_zext_ln87_2_fu_414_p1();
    void thread_zext_ln87_3_fu_419_p1();
    void thread_zext_ln87_fu_424_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
