
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v' to AST representation.
Generating RTLIL representation for module `\mesi_isc_broad'.
Generating RTLIL representation for module `\mesi_isc_broad_cntl'.
Generating RTLIL representation for module `\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:473
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: mesi_isc_basic_fifo 
root of   0 design levels: mesi_isc_broad_cntl 
root of   1 design levels: mesi_isc_broad      
Automatically selected mesi_isc_broad as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     \mesi_isc_basic_fifo
Used module:     \mesi_isc_broad_cntl
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 4
Parameter 3 (\FIFO_SIZE_LOG2) = 2

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 4
Parameter 3 (\FIFO_SIZE_LOG2) = 2
Generating RTLIL representation for module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:473
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_broad_cntl'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5
Generating RTLIL representation for module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.

2.5. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo
Used module:     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl

2.6. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo
Used module:     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl
Removing unused module `\mesi_isc_basic_fifo'.
Removing unused module `\mesi_isc_broad_cntl'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
     1/4: $0\broad_fifo_rd_o[0:0]
     2/4: $0\cbus_active_en_access_array[3:0]
     3/4: $0\cbus_active_broad_array[3:0]
     4/4: $0\broadcast_in_progress[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147'.
     1/1: $0\status_full[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141'.
     1/1: $0\status_empty[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138'.
     1/1: $0\ptr_rd[1:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
     1/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_DATA[40:0]$137
     2/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_DATA[40:0]$136
     3/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_DATA[40:0]$133
     4/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_ADDR[1:0]$132
     5/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_DATA[40:0]$135
     6/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_ADDR[1:0]$134
     7/15: $0\data_o[40:0]
     8/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_DATA[40:0]$131
     9/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_ADDR[1:0]$130
    10/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_DATA[40:0]$129
    11/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_ADDR[1:0]$128
    12/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_DATA[40:0]$127
    13/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_ADDR[1:0]$126
    14/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_DATA[40:0]$125
    15/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_ADDR[1:0]$124
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
     1/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_ADDR[1:0]$116
     2/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_DATA[40:0]$117
     3/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_DATA[40:0]$115
     4/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_ADDR[1:0]$114
     5/10: $1\i[31:0]
     6/10: $0\entry[3][40:0]
     7/10: $0\entry[2][40:0]
     8/10: $0\entry[1][40:0]
     9/10: $0\entry[0][40:0]
    10/10: $0\ptr_wr[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broad_fifo_rd_o' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
  created $adff cell `$procdff$382' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broadcast_in_progress' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
  created $adff cell `$procdff$383' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_broad_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
  created $adff cell `$procdff$384' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_en_access_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
  created $adff cell `$procdff$385' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\status_full' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147'.
  created $adff cell `$procdff$386' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\status_empty' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141'.
  created $adff cell `$procdff$387' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\ptr_rd' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138'.
  created $adff cell `$procdff$388' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\data_o' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
  created $adff cell `$procdff$389' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
  created $adff cell `$procdff$390' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:501$109_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
  created $adff cell `$procdff$391' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:504$110_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
  created $adff cell `$procdff$393' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\ptr_wr' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\i' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$395' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[0]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$396' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[1]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$397' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[2]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$398' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[3]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$399' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$400' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:478$108_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
  created $adff cell `$procdff$401' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
Removing empty process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$202'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:537$147'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:523$141'.
Found and cleaned up 1 empty switch in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:507$138'.
Found and cleaned up 4 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:489$119'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:469$111'.
Cleaned up 16 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~5 debug messages>
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
<suppressed ~5 debug messages>
Optimizing module mesi_isc_broad.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module mesi_isc_broad.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~69 debug messages>
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
<suppressed ~18 debug messages>
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 29 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$351.
    dead port 2/2 on $mux $procmux$351.
    dead port 1/2 on $mux $procmux$348.
    dead port 2/2 on $mux $procmux$348.
    dead port 1/2 on $mux $procmux$345.
    dead port 2/2 on $mux $procmux$345.
    dead port 1/2 on $mux $procmux$342.
    dead port 2/2 on $mux $procmux$342.
    dead port 1/2 on $mux $procmux$339.
    dead port 2/2 on $mux $procmux$339.
    dead port 1/2 on $mux $procmux$336.
    dead port 2/2 on $mux $procmux$336.
    dead port 1/2 on $mux $procmux$327.
    dead port 2/2 on $mux $procmux$327.
    dead port 1/2 on $mux $procmux$324.
    dead port 2/2 on $mux $procmux$324.
    dead port 1/2 on $mux $procmux$321.
    dead port 2/2 on $mux $procmux$321.
    dead port 1/2 on $mux $procmux$318.
    dead port 2/2 on $mux $procmux$318.
    dead port 1/2 on $mux $procmux$315.
    dead port 2/2 on $mux $procmux$315.
    dead port 1/2 on $mux $procmux$312.
    dead port 2/2 on $mux $procmux$312.
    dead port 1/2 on $mux $procmux$309.
    dead port 2/2 on $mux $procmux$309.
    dead port 1/2 on $mux $procmux$306.
    dead port 2/2 on $mux $procmux$306.
    dead port 1/2 on $mux $procmux$303.
    dead port 2/2 on $mux $procmux$300.
    dead port 1/2 on $mux $procmux$292.
    dead port 1/2 on $mux $procmux$289.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 32 multiplexer ports.
<suppressed ~19 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$385 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$240_Y, Q = \cbus_active_en_access_array).
Adding EN signal on $procdff$383 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$269_Y, Q = \broadcast_in_progress).
Adding EN signal on $procdff$384 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$257_Y, Q = \cbus_active_broad_array).
Adding EN signal on $procdff$396 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[0]).
Adding EN signal on $procdff$397 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[1]).
Adding EN signal on $procdff$386 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $procmux$274_Y, Q = \status_full).
Adding EN signal on $procdff$387 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $procmux$279_Y, Q = \status_empty).
Adding EN signal on $procdff$388 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:514$140_Y [1:0], Q = \ptr_rd).
Adding EN signal on $procdff$398 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[2]).
Adding EN signal on $procdff$399 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[3]).
Setting constant 1-bit at position 0 on $procdff$400 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$400 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 0 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 3 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 4 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 5 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 6 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 7 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 8 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 9 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 10 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 11 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 12 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 13 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 14 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 15 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 16 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 17 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 18 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 19 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 20 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 21 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 22 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 23 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 24 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 25 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 26 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 27 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 28 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 29 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 30 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 31 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 32 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 33 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 34 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 35 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 36 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 37 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 38 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 39 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 40 on $procdff$401 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Adding EN signal on $procdff$394 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:479$118_Y [1:0], Q = \ptr_wr).
Handling D = Q on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (removing D path).
Setting constant 0-bit at position 0 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 1 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 3 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 4 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 5 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 6 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 7 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 8 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 9 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 10 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 11 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 12 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 13 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 14 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 15 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 16 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 17 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 18 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 19 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 20 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 21 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 22 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 23 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 24 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 25 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 26 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 27 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 28 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 29 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 30 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 31 on $procdff$395 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module \mesi_isc_broad..
Removed 11 unused cells and 158 unused wires.
<suppressed ~13 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~3 debug messages>
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
<suppressed ~2 debug messages>
Optimizing module mesi_isc_broad.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module \mesi_isc_broad..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module mesi_isc_broad.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module \mesi_isc_broad..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module mesi_isc_broad.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl ===

   Number of wires:                 65
   Number of wire bits:            147
   Number of public wires:          18
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $adff                           1
     $adffe                          9
     $and                           17
     $eq                             8
     $logic_not                      4
     $mux                           65
     $ne                             2
     $not                            6
     $pmux                           8
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      8

=== $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo ===

   Number of wires:                 60
   Number of wire bits:            557
   Number of public wires:          21
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $add                           64
     $adff                          41
     $adffe                        170
     $and                            8
     $eq                            22
     $logic_not                     10
     $mux                           86
     $pmux                          82
     $reduce_and                     8
     $reduce_bool                    4
     $sub                            2

=== mesi_isc_broad ===

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   mesi_isc_broad                    1
     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      0
     $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo      0

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 1b4fc5ab78, CPU: user 0.16s system 0.00s, MEM: 13.26 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 5x opt_expr (0 sec), 17% 2x read_verilog (0 sec), ...
