\doxysubsubsubsection{System Clock Type}
\hypertarget{group__RCC__System__Clock__Type}{}\label{group__RCC__System__Clock__Type}\index{System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__System__Clock__Type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__RCC__System__Clock__Type_gaa5330efbd790632856a2b15851517ef9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__RCC__System__Clock__Type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group__RCC__System__Clock__Type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group__RCC__System__Clock__Type_ga36126cf1ba06545faec8050078f4edd9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK3}}~0x00000040U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__System__Clock__Type_gaa5330efbd790632856a2b15851517ef9}\label{group__RCC__System__Clock__Type_gaa5330efbd790632856a2b15851517ef9} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_HCLK@{RCC\_CLOCKTYPE\_HCLK}}
\index{RCC\_CLOCKTYPE\_HCLK@{RCC\_CLOCKTYPE\_HCLK}!System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_HCLK}{RCC\_CLOCKTYPE\_HCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK~0x00000002U}

HCLK to configure ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00554}{554}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__System__Clock__Type_ga36126cf1ba06545faec8050078f4edd9}\label{group__RCC__System__Clock__Type_ga36126cf1ba06545faec8050078f4edd9} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_HCLK3@{RCC\_CLOCKTYPE\_HCLK3}}
\index{RCC\_CLOCKTYPE\_HCLK3@{RCC\_CLOCKTYPE\_HCLK3}!System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_HCLK3}{RCC\_CLOCKTYPE\_HCLK3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK3~0x00000040U}

HCLK3 to configure ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__System__Clock__Type_gab00c7b70f0770a616be4b5df45a454c4}\label{group__RCC__System__Clock__Type_gab00c7b70f0770a616be4b5df45a454c4} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_PCLK1@{RCC\_CLOCKTYPE\_PCLK1}}
\index{RCC\_CLOCKTYPE\_PCLK1@{RCC\_CLOCKTYPE\_PCLK1}!System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_PCLK1}{RCC\_CLOCKTYPE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1~0x00000004U}

PCLK1 to configure ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__System__Clock__Type_gaef7e78706e597a6551d71f5f9ad60cc0}\label{group__RCC__System__Clock__Type_gaef7e78706e597a6551d71f5f9ad60cc0} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_PCLK2@{RCC\_CLOCKTYPE\_PCLK2}}
\index{RCC\_CLOCKTYPE\_PCLK2@{RCC\_CLOCKTYPE\_PCLK2}!System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_PCLK2}{RCC\_CLOCKTYPE\_PCLK2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2~0x00000008U}

PCLK2 to configure ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00556}{556}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__System__Clock__Type_ga7e721f5bf3fe925f78dae0356165332e}\label{group__RCC__System__Clock__Type_ga7e721f5bf3fe925f78dae0356165332e} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_SYSCLK@{RCC\_CLOCKTYPE\_SYSCLK}}
\index{RCC\_CLOCKTYPE\_SYSCLK@{RCC\_CLOCKTYPE\_SYSCLK}!System Clock Type@{System Clock Type}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_SYSCLK}{RCC\_CLOCKTYPE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK~0x00000001U}

SYSCLK to configure 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00553}{553}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

