Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fb5e6081e82a4cc5afe8ae4c39292fcd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RSA_Test_behav xil_defaultlib.RSA_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSA_Key_Generation
Compiling module xil_defaultlib.fast_exponentiation
Compiling module xil_defaultlib.RSA_Encryption
Compiling module xil_defaultlib.RSA_Decryption
Compiling module xil_defaultlib.RSA
Compiling module xil_defaultlib.RSA_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RSA_Test_behav
