Synthesizing design: encryptor_sram.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./key_wrapper.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_wrapper.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_wrapper.sv
Searching for ./source/key_wrapper.sv
Searching for ./key_permutation1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_permutation1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_permutation1.sv
Searching for ./source/key_permutation1.sv
Searching for ./key_permutation2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_permutation2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_permutation2.sv
Searching for ./source/key_permutation2.sv
Searching for ./key_shift.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_shift.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_shift.sv
Searching for ./source/key_shift.sv
Searching for ./expansion.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/expansion.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/expansion.sv
Searching for ./source/expansion.sv
Searching for ./key_xor.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_xor.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_xor.sv
Searching for ./source/key_xor.sv
Searching for ./Sbox1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox1.sv
Searching for ./source/Sbox1.sv
Searching for ./Sbox2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox2.sv
Searching for ./source/Sbox2.sv
Searching for ./Sbox3.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox3.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox3.sv
Searching for ./source/Sbox3.sv
Searching for ./Sbox4.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox4.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox4.sv
Searching for ./source/Sbox4.sv
Searching for ./Sbox5.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox5.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox5.sv
Searching for ./source/Sbox5.sv
Searching for ./Sbox6.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox6.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox6.sv
Searching for ./source/Sbox6.sv
Searching for ./Sbox7.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox7.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox7.sv
Searching for ./source/Sbox7.sv
Searching for ./Sbox8.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/Sbox8.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/Sbox8.sv
Searching for ./source/Sbox8.sv
Searching for ./substitution.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/substitution.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/substitution.sv
Searching for ./source/substitution.sv
Searching for ./permutation.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/permutation.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/permutation.sv
Searching for ./source/permutation.sv
Searching for ./des_io_select.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/des_io_select.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/des_io_select.sv
Searching for ./source/des_io_select.sv
Searching for ./des_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/des_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/des_controller.sv
Searching for ./source/des_controller.sv
Searching for ./des.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/des.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/des.sv
Searching for ./source/des.sv
Searching for ./main_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/main_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/main_controller.sv
Searching for ./source/main_controller.sv
Searching for ./key_o1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_o1.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_o1.sv
Searching for ./source/key_o1.sv
Searching for ./key_o2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/key_o2.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/key_o2.sv
Searching for ./source/key_o2.sv
Searching for ./triple_des.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/triple_des.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/triple_des.sv
Searching for ./source/triple_des.sv
Searching for ./i2c.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/i2c.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/i2c.sv
Searching for ./source/i2c.sv
Searching for ./addr_gen.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/addr_gen.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/addr_gen.sv
Searching for ./source/addr_gen.sv
Searching for ./input_byte.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/input_byte.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/input_byte.sv
Searching for ./source/input_byte.sv
Searching for ./output_byte.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/output_byte.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/output_byte.sv
Searching for ./source/output_byte.sv
Searching for ./i2c_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/i2c_controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/i2c_controller.sv
Searching for ./source/i2c_controller.sv
Searching for ./decode.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/decode.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/decode.sv
Searching for ./source/decode.sv
Searching for ./flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_counter.sv
Searching for ./source/flex_counter.sv
Searching for ./flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_pts_sr.sv
Searching for ./source/flex_pts_sr.sv
Searching for ./flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_stp_sr.sv
Searching for ./source/flex_stp_sr.sv
Searching for ./rx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/rx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/rx_sr.sv
Searching for ./source/rx_sr.sv
Searching for ./scl_edge.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/scl_edge.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/scl_edge.sv
Searching for ./source/scl_edge.sv
Searching for ./sda_sel.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/sda_sel.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/sda_sel.sv
Searching for ./source/sda_sel.sv
Searching for ./sync.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/sync.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/sync.sv
Searching for ./source/sync.sv
Searching for ./timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/timer.sv
Searching for ./source/timer.sv
Searching for ./tx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/tx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/tx_sr.sv
Searching for ./source/tx_sr.sv
Searching for ./encryptor_sram.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/encryptor_sram.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/encryptor_sram.sv
Searching for ./source/encryptor_sram.sv
Compiling source file ./source/key_wrapper.sv
Compiling source file ./source/key_permutation1.sv
Compiling source file ./source/key_permutation2.sv
Compiling source file ./source/key_shift.sv
Compiling source file ./source/expansion.sv
Compiling source file ./source/key_xor.sv
Compiling source file ./source/Sbox1.sv
Compiling source file ./source/Sbox2.sv
Compiling source file ./source/Sbox3.sv
Compiling source file ./source/Sbox4.sv
Compiling source file ./source/Sbox5.sv
Compiling source file ./source/Sbox6.sv
Compiling source file ./source/Sbox7.sv
Compiling source file ./source/Sbox8.sv
Compiling source file ./source/substitution.sv
Compiling source file ./source/permutation.sv
Compiling source file ./source/des_io_select.sv
Compiling source file ./source/des_controller.sv
Compiling source file ./source/des.sv
Compiling source file ./source/main_controller.sv
Compiling source file ./source/key_o1.sv
Compiling source file ./source/key_o2.sv
Compiling source file ./source/triple_des.sv
Compiling source file ./source/i2c.sv
Compiling source file ./source/addr_gen.sv
Compiling source file ./source/input_byte.sv
Compiling source file ./source/output_byte.sv
Compiling source file ./source/i2c_controller.sv
Warning:  ./source/i2c_controller.sv:38: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/i2c_controller.sv:39: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/decode.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/rx_sr.sv
Compiling source file ./source/scl_edge.sv
Compiling source file ./source/sda_sel.sv
Compiling source file ./source/sync.sv
Compiling source file ./source/timer.sv
Warning:  ./source/timer.sv:33: the undeclared symbol 'rollover_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/timer.sv:33: The delay specification for net declaration is ignored. (VER-976)
Compiling source file ./source/tx_sr.sv
Compiling source file ./source/encryptor_sram.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'encryptor_sram'.
Information: Building the design 'main_controller'. (HDL-193)

Statistics for case statements in always block at line 56 in file
	'./source/main_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_controller line 39 in file
		'./source/main_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  present_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'triple_des'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'key_o1'. (HDL-193)

Inferred memory devices in process
	in routine key_o1 line 17 in file
		'./source/key_o1.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       key_reg       | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/key_o1.sv:17: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'key_o2'. (HDL-193)

Inferred memory devices in process
	in routine key_o2 line 17 in file
		'./source/key_o2.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       key_reg       | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/key_o2.sv:17: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'input_byte'. (HDL-193)
Warning:  ./source/input_byte.sv:27: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine input_byte line 29 in file
		'./source/input_byte.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_c_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      curr_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'output_byte'. (HDL-193)

Inferred memory devices in process
	in routine output_byte line 25 in file
		'./source/output_byte.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |  64   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'addr_gen'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'./source/addr_gen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine addr_gen line 39 in file
		'./source/addr_gen.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     w_en_c_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cnt_c_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ar_c_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      aw_c_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_en_c_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine addr_gen line 57 in file
		'./source/addr_gen.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      aw_n_reg       | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|      ar_n_reg       | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/addr_gen.sv:57: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'i2c'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'des'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sync'. (HDL-193)

Inferred memory devices in process
	in routine sync line 25 in file
		'./source/sync.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tmp_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      tmp_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'scl_edge'. (HDL-193)

Inferred memory devices in process
	in routine scl_edge line 20 in file
		'./source/scl_edge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   new_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   old_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sda_sel'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decode'. (HDL-193)
Warning:  ./source/decode.sv:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/decode.sv:69: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine decode line 43 in file
		'./source/decode.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sda_c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     scl_pre_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      scl_c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     scl_new_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     sda_pre_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     sda_new_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rx_sr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_sr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i2c_controller'. (HDL-193)

Statistics for case statements in always block at line 50 in file
	'./source/i2c_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i2c_controller line 42 in file
		'./source/i2c_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_controller line 50 in file
		'./source/i2c_controller.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       key_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       rw_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/i2c_controller.sv:50: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'des_io_select'. (HDL-193)
Warning:  ./source/des_io_select.sv:32: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 30 in file
	'./source/des_io_select.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine des_io_select line 22 in file
		'./source/des_io_select.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    left_curr_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   right_curr_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'des_controller'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'./source/des_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine des_controller line 30 in file
		'./source/des_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'expansion'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'key_wrapper'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'key_xor'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'substitution'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'permutation'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'rx_sr' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB1 line 29 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'tx_sr' with
	the parameters "NUM_BITS=64,SHIFT_MSB=1". (HDL-193)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS64_SHIFT_MSB1 line 28 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 59 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rollover_flag_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     current_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'key_permutation1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'key_shift'. (HDL-193)

Statistics for case statements in always block at line 23 in file
	'./source/key_shift.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'key_permutation2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox7'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sbox8'. (HDL-193)
Presto compilation completed successfully.
1
dc_shell> dc_shell> Information: Uniquified 3 instances of design 'des'. (OPT-1056)
Information: Uniquified 2 instances of design 'sync'. (OPT-1056)
Information: Uniquified 3 instances of design 'des_io_select'. (OPT-1056)
Information: Uniquified 3 instances of design 'des_controller'. (OPT-1056)
Information: Uniquified 3 instances of design 'expansion'. (OPT-1056)
Information: Uniquified 3 instances of design 'key_wrapper'. (OPT-1056)
Information: Uniquified 3 instances of design 'key_xor'. (OPT-1056)
Information: Uniquified 3 instances of design 'substitution'. (OPT-1056)
Information: Uniquified 3 instances of design 'permutation'. (OPT-1056)
Information: Uniquified 3 instances of design 'key_permutation1'. (OPT-1056)
Information: Uniquified 3 instances of design 'key_shift'. (OPT-1056)
Information: Uniquified 3 instances of design 'key_permutation2'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox1'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox2'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox3'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox4'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox5'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox6'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox7'. (OPT-1056)
Information: Uniquified 3 instances of design 'Sbox8'. (OPT-1056)
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |     *     |
============================================================================


Information: There are 927 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'i2c_controller'
  Processing 'flex_counter_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4'. (DDB-72)
  Processing 'timer'
  Processing 'flex_pts_sr_NUM_BITS64_SHIFT_MSB1'
  Processing 'tx_sr'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'rx_sr'
  Processing 'decode'
  Processing 'sda_sel'
  Processing 'scl_edge'
  Processing 'sync_0'
  Processing 'i2c'
  Processing 'addr_gen'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'output_byte'
  Processing 'input_byte'
  Processing 'key_o2'
  Processing 'key_o1'
  Processing 'permutation_0'
  Processing 'Sbox8_0'
  Processing 'Sbox7_0'
  Processing 'Sbox6_0'
  Processing 'Sbox5_0'
  Processing 'Sbox4_0'
  Processing 'Sbox3_0'
  Processing 'Sbox2_0'
  Processing 'Sbox1_0'
  Processing 'substitution_0'
  Processing 'key_xor_0'
  Processing 'key_permutation2_0'
  Processing 'key_shift_0'
  Processing 'key_permutation1_0'
  Processing 'key_wrapper_0'
  Processing 'expansion_0'
  Processing 'des_controller_0'
  Processing 'des_io_select_0'
  Processing 'des_0'
  Processing 'triple_des'
  Processing 'main_controller'
  Processing 'encryptor_sram'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	I2C/CORE10/U70/A I2C/CORE10/U70/Y I2C/CORE10/U169/B I2C/CORE10/U169/Y I2C/CORE10/U156/A I2C/CORE10/U156/Y I2C/CORE10/key_reg/CLK I2C/CORE10/key_reg/Q 
Information: Timing loop detected. (OPT-150)
	I2C/CORE10/U156/B I2C/CORE10/U156/Y I2C/CORE10/key_reg/CLK I2C/CORE10/key_reg/Q I2C/CORE10/U168/C I2C/CORE10/U168/Y 
Warning: Disabling timing arc between pins 'CLK' and 'Q' on cell 'I2C/CORE10/key_reg'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'addr_gen_DW01_inc_0'
  Processing 'addr_gen_DW01_inc_1'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:10 3019806.0      3.96     909.3       0.4                          
    0:01:11 2931246.0      4.33     957.7       0.4                          
    0:01:11 2933982.0      4.57     967.4       0.4                          
    0:01:11 2933766.0      4.22     955.0       0.4                          
    0:01:11 2934702.0      4.20     949.6       0.4                          
    0:01:12 2934774.0      4.20     948.3       0.4                          
    0:01:12 2936718.0      4.20     947.3       0.4                          
    0:01:12 2937222.0      4.12     945.7       0.4                          
    0:01:12 2937798.0      4.11     945.3       0.4                          
    0:01:12 2938662.0      4.09     942.6       0.4                          
    0:01:12 2938878.0      4.07     942.0       0.4                          
    0:01:12 2940750.0      4.06     939.7       0.4                          
    0:01:13 2941254.0      4.06     936.2       0.4                          
    0:01:13 2942118.0      4.01     935.9       0.4                          
    0:01:13 2942694.0      4.01     934.3       0.4                          
    0:01:13 2943702.0      4.01     932.5       0.4                          
    0:01:13 2944422.0      4.01     932.2       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2944566.0      4.01     932.1       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:13 2944566.0      4.01     932.1       0.4                          
    0:01:13 2947302.0      3.91     930.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:13 2949858.0      3.89     928.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:14 2952450.0      3.87     926.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:14 2954358.0      3.86     925.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:14 2955555.0      3.85     924.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:14 2957211.0      3.83     923.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:14 2959299.0      3.81     922.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:14 2960955.0      3.80     921.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:14 2962431.0      3.80     921.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:14 2963655.0      3.79     920.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:14 2965455.0      3.78     919.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[18]/D
    0:01:14 2967687.0      3.77     919.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[23]/D
    0:01:15 2968839.0      3.77     919.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[26]/D
    0:01:15 2969343.0      3.76     918.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:15 2970999.0      3.75     917.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:15 2972511.0      3.73     916.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:15 2973195.0      3.73     915.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:15 2973771.0      3.72     915.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:15 2976147.0      3.71     914.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:15 2976579.0      3.71     914.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[25]/D
    0:01:15 2977911.0      3.71     913.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[15]/D
    0:01:15 2979099.0      3.70     913.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[4]/D
    0:01:15 2980395.0      3.69     913.5       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:15 2981475.0      3.69     913.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:15 2982267.0      3.68     911.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:16 2984355.0      3.67     911.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:16 2985867.0      3.66     910.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:16 2987523.0      3.66     909.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[24]/D
    0:01:16 2988531.0      3.65     909.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[21]/D
    0:01:16 2988999.0      3.65     909.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[15]/D
    0:01:16 2989467.0      3.64     908.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[22]/D
    0:01:16 2991852.0      3.63     908.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:16 2992860.0      3.63     907.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[20]/D
    0:01:16 2993508.0      3.62     907.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:16 2994588.0      3.62     907.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[11]/D
    0:01:16 2995452.0      3.62     906.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:16 2996316.0      3.62     906.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:16 2996532.0      3.61     906.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:16 2997864.0      3.61     906.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:17 2998764.0      3.61     906.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:17 2998692.0      3.60     906.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:17 2999628.0      3.60     905.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[30]/D
    0:01:17 3000564.0      3.60     905.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[6]/D
    0:01:17 3001284.0      3.60     905.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[15]/D
    0:01:17 3002868.0      3.59     903.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:17 3005289.0      3.59     903.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:17 3006189.0      3.58     903.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:17 3006621.0      3.57     902.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:17 3006837.0      3.57     902.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:17 3007413.0      3.57     902.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:17 3008862.0      3.57     901.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:17 3009447.0      3.56     900.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:17 3009447.0      3.55     900.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[7]/D
    0:01:17 3008943.0      3.55     899.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:18 3009087.0      3.54     899.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[14]/D
    0:01:18 3009879.0      3.54     898.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:18 3010167.0      3.53     898.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:18 3010815.0      3.53     898.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[24]/D
    0:01:18 3012660.0      3.52     897.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:18 3012588.0      3.52     897.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:18 3013308.0      3.51     897.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:18 3014748.0      3.51     897.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:18 3015828.0      3.51     897.3       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:18 3017088.0      3.51     897.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:18 3017520.0      3.50     896.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:18 3017664.0      3.50     896.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:18 3018744.0      3.50     896.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[17]/D
    0:01:18 3018744.0      3.50     896.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:18 3020184.0      3.50     896.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:19 3020436.0      3.50     896.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:19 3020436.0      3.50     895.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:19 3023028.0      3.49     895.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[20]/D
    0:01:19 3023748.0      3.49     895.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[6]/D
    0:01:19 3023748.0      3.49     895.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[0]/D
    0:01:19 3024540.0      3.49     895.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:19 3026700.0      3.49     894.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:19 3026556.0      3.49     894.8       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:19 3026916.0      3.48     894.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:19 3026988.0      3.48     893.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:19 3027780.0      3.48     893.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[23]/D
    0:01:19 3028896.0      3.48     893.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:19 3029616.0      3.48     893.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[6]/D
    0:01:19 3029976.0      3.47     893.5       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:19 3030768.0      3.47     893.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:19 3030921.0      3.47     893.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:19 3031281.0      3.47     893.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:20 3032442.0      3.47     893.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:20 3033234.0      3.46     892.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:20 3033162.0      3.46     892.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:20 3033702.0      3.46     892.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:20 3033918.0      3.46     892.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:20 3034854.0      3.45     898.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:20 3034494.0      3.45     898.5       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[3]/D
    0:01:20 3034854.0      3.45     898.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:20 3035214.0      3.45     898.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:20 3036906.0      3.44     898.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:20 3036690.0      3.44     898.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:20 3037338.0      3.44     897.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:20 3038130.0      3.44     897.7       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:20 3038418.0      3.44     897.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:20 3038706.0      3.43     897.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:21 3040290.0      3.43     897.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:21 3041658.0      3.43     897.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:21 3041874.0      3.43     897.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:21 3042018.0      3.43     895.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3042234.0      3.43     895.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:21 3042954.0      3.43     895.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3043242.0      3.42     895.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3043539.0      3.42     894.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:21 3043107.0      3.42     894.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:21 3043323.0      3.42     894.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3043719.0      3.42     893.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[16]/D
    0:01:21 3044727.0      3.41     893.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:21 3044583.0      3.41     893.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3044727.0      3.41     893.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:21 3045951.0      3.41     893.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[16]/D
    0:01:21 3046455.0      3.41     892.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:22 3047175.0      3.41     892.7       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:22 3047391.0      3.41     892.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[4]/D
    0:01:22 3046311.0      3.40     892.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[26]/D
    0:01:22 3046887.0      3.40     892.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:22 3047607.0      3.40     892.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:22 3048039.0      3.40     892.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:22 3048327.0      3.39     891.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[7]/D
    0:01:22 3049695.0      3.39     891.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:22 3049191.0      3.39     891.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[2]/D
    0:01:22 3049263.0      3.39     891.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[29]/D
    0:01:22 3049551.0      3.39     891.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:22 3049695.0      3.39     891.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[11]/D
    0:01:22 3050415.0      3.38     891.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:22 3050775.0      3.38     891.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:22 3051495.0      3.38     890.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:22 3050847.0      3.38     890.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:22 3051855.0      3.38     890.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:22 3052575.0      3.38     889.7       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:23 3053367.0      3.37     889.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:23 3053727.0      3.37     889.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:23 3054303.0      3.36     889.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:23 3055095.0      3.36     889.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[7]/D
    0:01:23 3055239.0      3.36     889.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:23 3055671.0      3.36     886.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:23 3056823.0      3.36     887.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:23 3057399.0      3.35     891.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[21]/D
    0:01:23 3058479.0      3.34     890.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:23 3058695.0      3.34     890.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[21]/D
    0:01:23 3060063.0      3.34     890.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:23 3060198.0      3.34     890.5       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:23 3061350.0      3.33     889.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[8]/D
    0:01:23 3061710.0      3.33     889.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:23 3062754.0      3.33     889.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:23 3063186.0      3.33     889.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:23 3063978.0      3.33     889.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:24 3063906.0      3.32     889.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[0]/D
    0:01:24 3064050.0      3.32     889.3       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[28]/D
    0:01:24 3063762.0      3.32     889.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:24 3063762.0      3.32     894.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:24 3064770.0      3.31     894.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[3]/D
    0:01:24 3064878.0      3.31     893.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:24 3065634.0      3.31     893.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:24 3066642.0      3.31     893.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[21]/D
    0:01:24 3067578.0      3.31     893.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:24 3067794.0      3.30     892.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[2]/D
    0:01:24 3067866.0      3.30     892.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:24 3068082.0      3.30     892.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:24 3068514.0      3.29     891.8       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:24 3069594.0      3.29     891.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[0]/D
    0:01:24 3069018.0      3.29     891.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[0]/D
    0:01:24 3069234.0      3.29     891.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:24 3068946.0      3.29     891.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:24 3069090.0      3.29     891.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:25 3069162.0      3.29     891.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:25 3069594.0      3.29     890.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:25 3070746.0      3.28     890.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[5]/D
    0:01:25 3071826.0      3.28     890.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:25 3071898.0      3.28     890.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[25]/D
    0:01:25 3072618.0      3.28     890.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:25 3072906.0      3.28     889.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:25 3073482.0      3.28     889.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:25 3073986.0      3.28     889.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:25 3076506.0      3.27     889.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:25 3076650.0      3.27     889.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:25 3077010.0      3.27     889.2       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[18]/D
    0:01:25 3077739.0      3.27     889.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:25 3077739.0      3.26     888.9       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:25 3077595.0      3.26     888.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:25 3078387.0      3.26     888.8       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:25 3078747.0      3.26     888.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[14]/D
    0:01:25 3079179.0      3.26     888.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[14]/D
    0:01:26 3079395.0      3.26     888.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[14]/D
    0:01:26 3079611.0      3.25     888.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[19]/D
    0:01:26 3079683.0      3.25     888.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[19]/D
    0:01:26 3079683.0      3.25     888.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[17]/D
    0:01:26 3080331.0      3.25     888.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[22]/D
    0:01:26 3080763.0      3.25     888.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:26 3081267.0      3.25     887.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:26 3081051.0      3.25     887.3       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:26 3081051.0      3.25     886.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:26 3080547.0      3.24     885.8       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:26 3081411.0      3.24     885.7       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[11]/D
    0:01:26 3082140.0      3.24     885.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:26 3082608.0      3.24     885.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:26 3083688.0      3.24     885.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[27]/D
    0:01:26 3083616.0      3.23     885.3       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:26 3083544.0      3.23     884.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:26 3084480.0      3.23     884.8       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[23]/D
    0:01:26 3085632.0      3.23     884.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:26 3085848.0      3.23     882.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:27 3085992.0      3.23     882.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[8]/D
    0:01:27 3086424.0      3.22     882.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:27 3087072.0      3.22     881.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[22]/D
    0:01:27 3087288.0      3.22     881.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[27]/D
    0:01:27 3087216.0      3.22     881.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:27 3088152.0      3.22     881.5       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:27 3088521.0      3.22     881.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:27 3088737.0      3.21     881.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:27 3089529.0      3.21     880.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:27 3090681.0      3.21     880.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:27 3091329.0      3.21     876.5       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:27 3092409.0      3.20     876.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:27 3092625.0      3.20     876.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[21]/D
    0:01:27 3093597.0      3.20     875.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:27 3093597.0      3.20     875.7       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:28 3094101.0      3.20     875.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:28 3094461.0      3.19     875.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:28 3094821.0      3.19     875.4       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:28 3095793.0      3.19     875.3       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[13]/D
    0:01:28 3096018.0      3.19     875.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:28 3096018.0      3.19     875.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:28 3095946.0      3.19     875.0       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:28 3096018.0      3.19     874.9       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:28 3096378.0      3.18     874.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:28 3097170.0      3.18     874.6       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[23]/D
    0:01:28 3096882.0      3.18     874.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:28 3098043.0      3.18     874.5       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[25]/D
    0:01:28 3098331.0      3.18     874.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:28 3099123.0      3.18     874.4       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:28 3099771.0      3.18     874.1       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:28 3100239.0      3.18     874.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:28 3099447.0      3.18     874.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[22]/D
    0:01:28 3100023.0      3.17     874.0       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:28 3100311.0      3.17     873.9       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[5]/D
    0:01:29 3100527.0      3.17     873.4       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[16]/D
    0:01:29 3100239.0      3.17     873.2       0.4 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[16]/D
    0:01:29 3100311.0      3.17     873.2       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:29 3100599.0      3.17     873.1       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:29 3101751.0      3.17     873.1       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[13]/D
    0:01:29 3102759.0      3.17     873.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:29 3103047.0      3.17     873.0       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:29 3102687.0      3.17     872.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:29 3103551.0      3.17     872.8       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:29 3103947.0      3.17     872.6       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:29 3103947.0      3.16     871.7       0.4 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:29 3104019.0      3.16     871.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:29 3104163.0      3.16     871.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:29 3103875.0      3.16     871.6       0.4 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[25]/D
    0:01:30 3103875.0      3.16     871.6       0.4                          
    0:01:30 3103875.0      3.16     871.6       0.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:30 3103875.0      3.16     871.6       0.4                          
    0:01:30 3104451.0      3.16     871.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:30 3104523.0      3.16     871.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:30 3105027.0      3.16     871.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:30 3105459.0      3.16     871.3       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:30 3105387.0      3.16     871.3       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[22]/D
    0:01:30 3106071.0      3.16     871.2       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[17]/D
    0:01:30 3106647.0      3.16     871.2       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:30 3106719.0      3.15     871.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[25]/D
    0:01:30 3107871.0      3.15     871.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:30 3109455.0      3.15     871.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:31 3109959.0      3.15     871.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:31 3109671.0      3.15     871.0       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:31 3109239.0      3.15     870.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[23]/D
    0:01:31 3109815.0      3.15     870.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[13]/D
    0:01:31 3110535.0      3.15     870.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[25]/D
    0:01:31 3110823.0      3.15     870.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:31 3110607.0      3.15     870.7       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[25]/D
    0:01:31 3110967.0      3.15     870.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:31 3111471.0      3.15     870.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:31 3112407.0      3.15     870.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[2]/D
    0:01:31 3112902.0      3.15     870.5       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:31 3113190.0      3.15     870.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:31 3113262.0      3.15     870.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[23]/D
    0:01:31 3112758.0      3.14     869.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[21]/D
    0:01:31 3113118.0      3.14     869.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:31 3113550.0      3.14     869.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:31 3113838.0      3.14     869.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:31 3114702.0      3.14     869.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[6]/D
    0:01:32 3114630.0      3.13     867.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:32 3115062.0      3.13     866.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:32 3114846.0      3.13     866.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:32 3114990.0      3.13     866.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:32 3115278.0      3.13     866.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[4]/D
    0:01:32 3114990.0      3.13     866.6       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:32 3114918.0      3.13     869.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[28]/D
    0:01:32 3115422.0      3.13     868.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:32 3116358.0      3.12     868.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:32 3116259.0      3.12     868.7       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:32 3116547.0      3.12     868.6       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:32 3117267.0      3.12     868.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[2]/D
    0:01:32 3117843.0      3.12     868.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[23]/D
    0:01:32 3117843.0      3.12     868.4       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[28]/D
    0:01:32 3117987.0      3.12     867.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:32 3118347.0      3.12     867.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[17]/D
    0:01:33 3117555.0      3.12     867.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[17]/D
    0:01:33 3118563.0      3.12     867.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:33 3119571.0      3.12     873.2       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[23]/D
    0:01:33 3120867.0      3.12     873.2       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:33 3121299.0      3.11     873.2       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:33 3121371.0      3.11     873.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:33 3121443.0      3.11     873.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[17]/D
    0:01:33 3122019.0      3.11     872.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:33 3123324.0      3.11     872.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[27]/D
    0:01:33 3122820.0      3.11     872.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:33 3123252.0      3.11     872.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[22]/D
    0:01:33 3123612.0      3.11     872.7       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[27]/D
    0:01:33 3124188.0      3.11     872.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:33 3124620.0      3.11     872.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:34 3125493.0      3.11     872.2       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[8]/D
    0:01:34 3125565.0      3.11     872.0       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[29]/D
    0:01:34 3125853.0      3.11     872.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:34 3125709.0      3.11     871.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:34 3125349.0      3.10     868.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:34 3125637.0      3.10     868.4       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[3]/D
    0:01:34 3125565.0      3.10     868.3       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[26]/D
    0:01:34 3125961.0      3.10     868.2       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:34 3126465.0      3.10     868.2       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:34 3126897.0      3.09     868.2       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:34 3127473.0      3.09     868.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[6]/D
    0:01:34 3126825.0      3.09     867.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:34 3127329.0      3.09     867.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:34 3127437.0      3.09     867.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:34 3127509.0      3.09     867.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:34 3127293.0      3.09     867.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:34 3128877.0      3.08     867.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[8]/D
    0:01:35 3128733.0      3.08     867.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:35 3129237.0      3.08     867.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:35 3129309.0      3.08     867.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:35 3129597.0      3.08     867.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:35 3129885.0      3.08     867.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:35 3129957.0      3.08     867.3       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[2]/D
    0:01:35 3130245.0      3.08     867.1       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[26]/D
    0:01:35 3130821.0      3.08     867.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:35 3130821.0      3.08     867.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:35 3130245.0      3.08     867.1       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:35 3130677.0      3.08     867.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:35 3130101.0      3.08     866.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:35 3130605.0      3.07     866.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:35 3131325.0      3.07     864.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:35 3131685.0      3.07     864.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[23]/D
    0:01:35 3133125.0      3.07     864.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:36 3133701.0      3.07     864.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:36 3134061.0      3.07     864.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:36 3134061.0      3.07     864.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:36 3134061.0      3.07     864.7       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:36 3134133.0      3.07     864.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:36 3134133.0      3.07     864.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:36 3134493.0      3.06     864.4       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[28]/D
    0:01:36 3135069.0      3.06     864.5       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:36 3135285.0      3.06     864.5       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:36 3135789.0      3.06     878.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:36 3135789.0      3.06     878.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[2]/D
    0:01:36 3135501.0      3.06     878.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[18]/D
    0:01:36 3135861.0      3.06     878.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:36 3136221.0      3.06     878.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:36 3136221.0      3.06     878.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:36 3136293.0      3.06     878.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:36 3136293.0      3.06     878.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[20]/D
    0:01:36 3137013.0      3.06     878.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[22]/D
    0:01:37 3136581.0      3.06     878.6       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[9]/D
    0:01:37 3137013.0      3.06     878.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[16]/D
    0:01:37 3137445.0      3.06     878.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[27]/D
    0:01:37 3136869.0      3.06     878.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[21]/D
    0:01:37 3137013.0      3.06     878.4       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[2]/D
    0:01:37 3137229.0      3.06     878.4       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:37 3137229.0      3.05     878.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:37 3137589.0      3.05     878.3       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[6]/D
    0:01:37 3137733.0      3.05     878.3       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[22]/D
    0:01:37 3137589.0      3.05     878.3       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[13]/D
    0:01:37 3138093.0      3.05     878.2       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:37 3138741.0      3.05     878.1       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[14]/D
    0:01:37 3138885.0      3.05     878.0       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:37 3138885.0      3.05     878.0       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[24]/D
    0:01:37 3139974.0      3.05     877.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:37 3140478.0      3.05     877.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:37 3141342.0      3.05     877.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:37 3141738.0      3.05     877.8       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:37 3142386.0      3.05     877.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[31]/D
    0:01:38 3142098.0      3.05     877.6       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:38 3143322.0      3.05     877.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[19]/D
    0:01:38 3144618.0      3.05     877.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:38 3145707.0      3.05     877.4       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:38 3146427.0      3.05     877.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:38 3147003.0      3.05     877.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:38 3147003.0      3.05     877.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[7]/D
    0:01:38 3146859.0      3.04     877.1       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:38 3147363.0      3.04     877.1       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:38 3147651.0      3.04     877.1       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:38 3148299.0      3.04     877.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:38 3147939.0      3.04     876.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[13]/D
    0:01:38 3148083.0      3.04     876.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[17]/D
    0:01:38 3148731.0      3.04     876.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[26]/D
    0:01:38 3148875.0      3.04     876.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:38 3149451.0      3.04     876.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[30]/D
    0:01:39 3149595.0      3.04     876.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[16]/D
    0:01:39 3150063.0      3.04     876.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:39 3150423.0      3.04     876.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[30]/D
    0:01:39 3150207.0      3.04     876.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:39 3150351.0      3.04     876.6       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[12]/D
    0:01:39 3150279.0      3.04     876.6       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[29]/D
    0:01:39 3150063.0      3.04     876.6       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[13]/D
    0:01:39 3150855.0      3.04     876.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[9]/D
    0:01:39 3151719.0      3.04     876.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[18]/D
    0:01:39 3152079.0      3.04     876.5       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:39 3151863.0      3.04     876.5       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:39 3151863.0      3.04     876.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[22]/D
    0:01:39 3152367.0      3.04     876.4       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[29]/D
    0:01:39 3152583.0      3.04     876.4       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[14]/D
    0:01:39 3152871.0      3.03     876.4       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[20]/D
    0:01:39 3152871.0      3.03     876.4       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:40 3153159.0      3.03     876.4       0.0                          
    0:01:40 3153375.0      3.03     876.2       0.0                          
    0:01:40 3153879.0      3.03     876.1       0.0                          
    0:01:40 3153951.0      3.03     876.3       0.0                          
    0:01:40 3154383.0      3.03     876.3       0.0                          
    0:01:40 3154239.0      3.03     876.2       0.0                          
    0:01:40 3154239.0      3.03     876.2       0.0                          
    0:01:40 3154671.0      3.03     876.2       0.0                          
    0:01:40 3155391.0      3.03     876.1       0.0                          
    0:01:40 3155751.0      3.03     876.1       0.0                          
    0:01:40 3155463.0      3.03     876.1       0.0                          
    0:01:40 3155175.0      3.03     876.1       0.0                          
    0:01:40 3154743.0      3.03     876.1       0.0                          
    0:01:40 3155391.0      3.03     876.0       0.0                          
    0:01:40 3155319.0      3.03     876.0       0.0                          
    0:01:40 3155391.0      3.03     875.9       0.0                          
    0:01:40 3155175.0      3.03     875.9       0.0                          
    0:01:40 3155247.0      3.03     875.8       0.0                          
    0:01:41 3155247.0      3.03     875.8       0.0                          
    0:01:41 3155391.0      3.03     875.8       0.0                          
    0:01:41 3155319.0      3.03     874.4       0.0                          
    0:01:41 3155031.0      3.03     874.4       0.0                          
    0:01:41 3154959.0      3.03     874.4       0.0                          
    0:01:41 3155103.0      3.03     874.4       0.0                          
    0:01:41 3155391.0      3.03     874.4       0.0                          
    0:01:41 3155535.0      3.03     874.4       0.0                          
    0:01:41 3155535.0      3.03     874.3       0.0                          
    0:01:41 3155247.0      3.03     874.3       0.0                          
    0:01:41 3155103.0      3.03     874.2       0.0                          
    0:01:41 3155391.0      3.03     874.2       0.0                          
    0:01:41 3154959.0      3.03     874.2       0.0                          
    0:01:41 3155103.0      3.03     874.1       0.0                          
    0:01:41 3154599.0      3.03     874.1       0.0                          
    0:01:41 3154311.0      3.03     874.1       0.0                          
    0:01:41 3154311.0      3.03     874.0       0.0                          
    0:01:41 3154455.0      3.03     874.0       0.0                          
    0:01:41 3154023.0      3.03     873.9       0.0                          
    0:01:41 3153591.0      3.03     873.8       0.0                          
    0:01:42 3153735.0      3.03     873.8       0.0                          
    0:01:42 3153375.0      3.03     873.7       0.0                          
    0:01:42 3153015.0      3.03     873.7       0.0                          
    0:01:42 3152727.0      3.03     873.7       0.0                          
    0:01:42 3152655.0      3.03     873.7       0.0                          
    0:01:42 3152655.0      3.03     873.7       0.0                          
    0:01:42 3152583.0      3.03     873.6       0.0                          
    0:01:42 3152583.0      3.03     873.6       0.0                          
    0:01:42 3152223.0      3.03     873.6       0.0                          
    0:01:42 3152511.0      3.03     873.5       0.0                          
    0:01:42 3152583.0      3.03     873.4       0.0                          
    0:01:42 3152151.0      3.03     873.4       0.0                          
    0:01:42 3151863.0      3.03     873.4       0.0                          
    0:01:42 3151287.0      3.03     873.4       0.0                          
    0:01:42 3151071.0      3.03     873.4       0.0                          
    0:01:42 3150927.0      3.03     873.3       0.0                          
    0:01:42 3150999.0      3.03     873.3       0.0                          
    0:01:42 3151215.0      3.03     873.2       0.0                          
    0:01:43 3150783.0      3.03     873.1       0.0                          
    0:01:43 3150783.0      3.03     873.1       0.0                          
    0:01:43 3150783.0      3.03     873.1       0.0                          
    0:01:43 3150351.0      3.03     873.1       0.0                          
    0:01:43 3149847.0      3.03     873.1       0.0                          
    0:01:43 3150351.0      3.03     854.0       0.0                          
    0:01:43 3150351.0      3.03     854.0       0.0                          
    0:01:43 3149991.0      3.03     854.0       0.0                          
    0:01:43 3149991.0      3.03     854.0       0.0                          
    0:01:43 3149847.0      3.03     854.0       0.0                          
    0:01:43 3149775.0      3.03     853.9       0.0                          
    0:01:43 3149775.0      3.03     853.9       0.0                          
    0:01:43 3149775.0      3.03     853.8       0.0                          
    0:01:43 3149631.0      3.03     853.8       0.0                          
    0:01:43 3149775.0      3.03     853.8       0.0                          
    0:01:43 3150423.0      3.03     845.7       0.0                          
    0:01:43 3152583.0      3.03     820.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43 3152583.0      3.03     820.4       0.0                          
    0:01:43 3152583.0      3.03     820.4       0.0                          
    0:01:43 3152583.0      3.03     820.4       0.0                          
    0:01:44 3102543.0      3.10     804.9       0.0                          
    0:01:44 3096063.0      3.11     798.2       0.0                          
    0:01:44 3094335.0      3.11     797.2       0.0                          
    0:01:44 3093903.0      3.11     795.1       0.0                          
    0:01:44 3093615.0      3.11     795.1       0.0                          
    0:01:44 3093615.0      3.11     795.1       0.0                          
    0:01:44 3093615.0      3.11     795.1       0.0                          
    0:01:44 3093615.0      3.11     795.1       0.0                          
    0:01:44 3093615.0      3.11     795.1       0.0                          
    0:01:45 3074679.0      3.11     795.5       0.0                          
    0:01:45 3073527.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3073383.0      3.11     795.5       0.0                          
    0:01:45 3074319.0      3.06     794.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:45 3074679.0      3.05     794.7       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[12]/D
    0:01:45 3075111.0      3.05     794.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:45 3075975.0      3.04     794.5       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[13]/D
    0:01:45 3076407.0      3.04     794.5       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[18]/D
    0:01:45 3076695.0      3.03     794.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:45 3077271.0      3.03     794.4       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:45 3077766.0      3.03     794.3       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[6]/D
    0:01:45 3077910.0      3.03     794.3       0.0                          
    0:01:45 3077406.0      3.03     794.3       0.0                          
    0:01:45 3076902.0      3.03     794.3       0.0                          
    0:01:46 3075966.0      3.03     794.3       0.0                          
    0:01:46 3075534.0      3.03     794.3       0.0                          
    0:01:46 3074886.0      3.03     783.1       0.0                          
    0:01:46 3074670.0      3.03     779.6       0.0                          
    0:01:46 3074670.0      3.03     779.5       0.0                          
    0:01:46 3074670.0      3.03     779.5       0.0                          
    0:01:46 3074670.0      3.03     779.5       0.0                          
    0:01:46 3075534.0      3.03     779.4       0.0                          
    0:01:46 3075678.0      3.03     779.4       0.0                          
    0:01:46 3075894.0      3.02     779.5       0.0                          
    0:01:46 3076254.0      3.02     779.4       0.0                          
    0:01:46 3076182.0      3.02     779.4       0.0                          
    0:01:46 3076038.0      3.02     779.4       0.0                          
    0:01:46 3076182.0      3.02     779.4       0.0                          
    0:01:46 3076398.0      3.02     779.2       0.0                          
    0:01:46 3076326.0      3.02     779.2       0.0                          
    0:01:46 3076110.0      3.02     779.2       0.0                          
    0:01:47 3076110.0      3.02     779.2       0.0                          
    0:01:47 3076110.0      3.02     779.2       0.0                          
    0:01:47 3076398.0      3.02     779.1       0.0                          
    0:01:47 3076542.0      3.02     779.1       0.0                          
    0:01:47 3076542.0      3.02     779.1       0.0                          
    0:01:47 3076686.0      3.02     779.0       0.0                          
    0:01:47 3076830.0      3.02     779.0       0.0                          
    0:01:47 3076830.0      3.02     779.0       0.0                          
    0:01:47 3077046.0      3.02     779.0       0.0                          
    0:01:47 3077550.0      3.02     779.0       0.0                          
    0:01:47 3077406.0      3.02     778.9       0.0                          
    0:01:47 3077262.0      3.02     778.9       0.0                          
    0:01:47 3077334.0      3.02     778.9       0.0                          
    0:01:47 3077334.0      3.02     778.8       0.0                          
    0:01:47 3077118.0      3.02     778.8       0.0                          
    0:01:47 3077334.0      3.02     778.8       0.0                          
    0:01:47 3077694.0      3.02     778.7       0.0                          
    0:01:47 3077694.0      3.02     778.7       0.0                          
    0:01:47 3077766.0      3.02     778.6       0.0                          
    0:01:47 3077766.0      3.02     778.6       0.0                          
    0:01:47 3078414.0      3.02     778.3       0.0                          
    0:01:48 3078270.0      3.02     778.3       0.0                          
    0:01:48 3078126.0      3.02     778.2       0.0                          
    0:01:48 3078126.0      3.02     778.2       0.0                          
    0:01:48 3078414.0      3.02     778.1       0.0                          
    0:01:48 3078414.0      3.02     778.1       0.0                          
    0:01:48 3078846.0      3.02     778.1       0.0                          
    0:01:48 3078846.0      3.02     778.0       0.0                          
    0:01:48 3079566.0      3.02     777.9       0.0                          
    0:01:48 3079566.0      3.02     777.9       0.0                          
    0:01:48 3080070.0      3.02     777.8       0.0                          
    0:01:48 3080070.0      3.02     777.8       0.0                          
    0:01:48 3080358.0      3.02     777.8       0.0                          
    0:01:48 3080790.0      3.02     777.8       0.0                          
    0:01:48 3080646.0      3.02     777.7       0.0                          
    0:01:48 3080646.0      3.02     777.7       0.0                          
    0:01:48 3080286.0      3.02     777.7       0.0                          
    0:01:48 3080502.0      3.02     777.6       0.0                          
    0:01:48 3080502.0      3.02     777.6       0.0                          
    0:01:48 3080718.0      3.02     777.6       0.0                          
    0:01:49 3080862.0      3.02     777.6       0.0                          
    0:01:49 3081078.0      3.02     777.6       0.0                          
    0:01:49 3081078.0      3.02     777.6       0.0                          
    0:01:49 3080862.0      3.02     777.5       0.0                          
    0:01:49 3081078.0      3.02     777.5       0.0                          
    0:01:49 3081222.0      3.02     777.4       0.0                          
    0:01:49 3081150.0      3.02     777.4       0.0                          
    0:01:49 3081150.0      3.02     777.4       0.0                          
    0:01:49 3081078.0      3.02     777.4       0.0                          
    0:01:49 3081582.0      3.02     777.3       0.0                          
    0:01:49 3081582.0      3.02     777.3       0.0                          
    0:01:49 3081582.0      3.02     777.2       0.0                          
    0:01:49 3081510.0      3.02     777.2       0.0                          
    0:01:49 3081726.0      3.02     777.2       0.0                          
    0:01:49 3081870.0      3.02     777.2       0.0                          
    0:01:49 3082302.0      3.02     777.1       0.0                          
    0:01:49 3082302.0      3.02     777.1       0.0                          
    0:01:49 3082086.0      3.02     777.1       0.0                          
    0:01:49 3082374.0      3.02     777.0       0.0                          
    0:01:49 3082446.0      3.02     777.0       0.0                          
    0:01:50 3082662.0      3.02     777.0       0.0                          
    0:01:50 3082518.0      3.02     777.0       0.0                          
    0:01:50 3082374.0      3.02     777.0       0.0                          
    0:01:50 3082158.0      3.02     777.0       0.0                          
    0:01:50 3082374.0      3.02     776.9       0.0                          
    0:01:50 3082230.0      3.02     776.9       0.0                          
    0:01:50 3082302.0      3.02     776.9       0.0                          
    0:01:50 3082518.0      3.02     776.9       0.0                          
    0:01:50 3082302.0      3.02     776.8       0.0                          
    0:01:50 3082374.0      3.02     776.7       0.0                          
    0:01:50 3082518.0      3.02     776.7       0.0                          
    0:01:50 3082806.0      3.02     776.6       0.0                          
    0:01:50 3083310.0      3.02     776.6       0.0                          
    0:01:50 3083094.0      3.02     776.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:50 3083670.0      3.02     776.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:50 3084750.0      3.02     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[14]/D
    0:01:50 3085182.0      3.02     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:50 3085326.0      3.02     776.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:51 3085542.0      3.02     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:51 3085686.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:51 3086406.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[5]/D
    0:01:51 3086766.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:51 3087378.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[22]/D
    0:01:51 3087954.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[14]/D
    0:01:51 3088602.0      3.01     777.1       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[4]/D
    0:01:51 3088818.0      3.01     777.0       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:51 3089178.0      3.01     777.0       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[13]/D
    0:01:51 3089934.0      3.01     777.0       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[15]/D
    0:01:51 3091086.0      3.00     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:51 3091842.0      3.00     776.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[5]/D
    0:01:51 3091842.0      3.00     776.9       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[15]/D
    0:01:51 3091842.0      3.00     776.9       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[21]/D
    0:01:51 3091842.0      3.00     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:51 3091986.0      3.00     776.9       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:51 3092058.0      3.00     776.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[25]/D
    0:01:51 3092922.0      3.00     776.8       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[23]/D
    0:01:52 3093210.0      3.00     776.8       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[14]/D
    0:01:52 3094146.0      3.00     776.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:52 3094146.0      3.00     776.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:52 3094506.0      3.00     776.7       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[9]/D
    0:01:52 3094650.0      3.00     776.7       0.0 TRIPLE_DES/DES2/IOSELECT/right_curr_reg[13]/D
    0:01:52 3095010.0      3.00     776.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[29]/D
    0:01:52 3095010.0      3.00     776.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
    0:01:52 3094974.0      3.00     776.6       0.0 TRIPLE_DES/DES1/IOSELECT/right_curr_reg[24]/D
    0:01:52 3095190.0      3.00     776.6       0.0 TRIPLE_DES/DES3/IOSELECT/right_curr_reg[12]/D
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'

  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg104/ece337/337projects/mapped/encryptor_sram.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell>  
****************************************
check_design summary:
Version:     G-2012.06
Date:        Fri Dec 12 22:23:40 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    913
    Unconnected ports (LINT-28)                                    48
    Feedthrough (LINT-29)                                         617
    Shorted outputs (LINT-31)                                     248

Cells                                                               6
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'key_permutation1_2', port 'k_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_2', port 'k_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[53]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[42]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[37]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[34]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[24]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[21]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[17]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_2', port 'kin[8]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_0', port 'k_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation1_1', port 'k_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[53]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[42]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[37]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[34]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[24]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[21]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[17]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_0', port 'kin[8]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[53]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[42]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[37]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[34]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[24]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[21]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[17]' is not connected to any nets. (LINT-28)
Warning: In design 'key_permutation2_1', port 'kin[8]' is not connected to any nets. (LINT-28)
Warning: In design 'output_byte', input port 'des_out[63]' is connected directly to output port 'to_i2c[63]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[62]' is connected directly to output port 'to_i2c[62]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[61]' is connected directly to output port 'to_i2c[61]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[60]' is connected directly to output port 'to_i2c[60]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[59]' is connected directly to output port 'to_i2c[59]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[58]' is connected directly to output port 'to_i2c[58]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[57]' is connected directly to output port 'to_i2c[57]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[56]' is connected directly to output port 'to_i2c[56]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[55]' is connected directly to output port 'to_i2c[55]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[54]' is connected directly to output port 'to_i2c[54]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[53]' is connected directly to output port 'to_i2c[53]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[52]' is connected directly to output port 'to_i2c[52]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[51]' is connected directly to output port 'to_i2c[51]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[50]' is connected directly to output port 'to_i2c[50]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[49]' is connected directly to output port 'to_i2c[49]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[48]' is connected directly to output port 'to_i2c[48]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[47]' is connected directly to output port 'to_i2c[47]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[46]' is connected directly to output port 'to_i2c[46]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[45]' is connected directly to output port 'to_i2c[45]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[44]' is connected directly to output port 'to_i2c[44]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[43]' is connected directly to output port 'to_i2c[43]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[42]' is connected directly to output port 'to_i2c[42]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[41]' is connected directly to output port 'to_i2c[41]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[40]' is connected directly to output port 'to_i2c[40]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[39]' is connected directly to output port 'to_i2c[39]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[38]' is connected directly to output port 'to_i2c[38]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[37]' is connected directly to output port 'to_i2c[37]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[36]' is connected directly to output port 'to_i2c[36]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[35]' is connected directly to output port 'to_i2c[35]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[34]' is connected directly to output port 'to_i2c[34]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[33]' is connected directly to output port 'to_i2c[33]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[32]' is connected directly to output port 'to_i2c[32]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[31]' is connected directly to output port 'to_i2c[31]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[30]' is connected directly to output port 'to_i2c[30]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[29]' is connected directly to output port 'to_i2c[29]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[28]' is connected directly to output port 'to_i2c[28]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[27]' is connected directly to output port 'to_i2c[27]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[26]' is connected directly to output port 'to_i2c[26]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[25]' is connected directly to output port 'to_i2c[25]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[24]' is connected directly to output port 'to_i2c[24]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[23]' is connected directly to output port 'to_i2c[23]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[22]' is connected directly to output port 'to_i2c[22]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[21]' is connected directly to output port 'to_i2c[21]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[20]' is connected directly to output port 'to_i2c[20]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[19]' is connected directly to output port 'to_i2c[19]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[18]' is connected directly to output port 'to_i2c[18]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[17]' is connected directly to output port 'to_i2c[17]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[16]' is connected directly to output port 'to_i2c[16]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[15]' is connected directly to output port 'to_i2c[15]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[14]' is connected directly to output port 'to_i2c[14]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[13]' is connected directly to output port 'to_i2c[13]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[12]' is connected directly to output port 'to_i2c[12]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[11]' is connected directly to output port 'to_i2c[11]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[10]' is connected directly to output port 'to_i2c[10]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[9]' is connected directly to output port 'to_i2c[9]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[8]' is connected directly to output port 'to_i2c[8]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[7]' is connected directly to output port 'to_i2c[7]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[6]' is connected directly to output port 'to_i2c[6]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[5]' is connected directly to output port 'to_i2c[5]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[4]' is connected directly to output port 'to_i2c[4]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[3]' is connected directly to output port 'to_i2c[3]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[2]' is connected directly to output port 'to_i2c[2]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[1]' is connected directly to output port 'to_i2c[1]'. (LINT-29)
Warning: In design 'output_byte', input port 'des_out[0]' is connected directly to output port 'to_i2c[0]'. (LINT-29)
Warning: In design 'decode', input port 'starting_byte[0]' is connected directly to output port 'rw_mode'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[31]' is connected directly to output port 'data_out[0]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[31]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[30]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[29]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[28]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[28]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[27]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[27]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[26]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[25]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[24]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[24]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[23]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[23]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[22]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[21]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[20]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[20]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[19]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[19]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[18]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[17]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[16]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[16]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[15]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[15]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[14]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[13]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[12]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[12]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[11]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[11]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[10]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[9]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[8]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[8]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[7]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[7]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[6]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[5]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[4]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[4]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[3]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[3]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[2]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[1]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[0]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'expansion_2', input port 'data_in[0]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[31]' is connected directly to output port 'data_out[63]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[30]' is connected directly to output port 'data_out[62]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[29]' is connected directly to output port 'data_out[61]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[28]' is connected directly to output port 'data_out[60]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[27]' is connected directly to output port 'data_out[59]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[26]' is connected directly to output port 'data_out[58]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[25]' is connected directly to output port 'data_out[57]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[24]' is connected directly to output port 'data_out[56]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[23]' is connected directly to output port 'data_out[55]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[22]' is connected directly to output port 'data_out[54]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[21]' is connected directly to output port 'data_out[53]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[20]' is connected directly to output port 'data_out[52]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[19]' is connected directly to output port 'data_out[51]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[18]' is connected directly to output port 'data_out[50]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[17]' is connected directly to output port 'data_out[49]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[16]' is connected directly to output port 'data_out[48]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[15]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[14]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[13]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[12]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[11]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[10]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[9]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[8]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[7]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[6]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[5]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[4]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[3]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[2]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[1]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'permutation_2', input port 'data_right[0]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[62]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[61]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[60]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[59]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[58]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[57]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[56]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[53]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[52]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[50]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[49]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[48]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[46]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[45]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[44]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[43]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[42]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[41]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[40]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[38]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[37]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[36]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[35]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[34]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[33]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[32]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[30]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[29]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[28]' is connected directly to output port 'kout[48]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[27]' is connected directly to output port 'kout[52]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[25]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[24]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[22]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[21]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[20]' is connected directly to output port 'kout[49]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[19]' is connected directly to output port 'kout[53]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[18]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[17]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[16]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[14]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[13]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[12]' is connected directly to output port 'kout[50]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[11]' is connected directly to output port 'kout[54]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[10]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[9]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[8]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[6]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[5]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[4]' is connected directly to output port 'kout[51]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[3]' is connected directly to output port 'kout[55]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[2]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[1]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation1_2', input port 'k_o[0]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[55]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[52]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[50]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[49]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[48]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[47]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[46]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[45]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[44]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[43]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[41]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[40]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[39]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[38]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[36]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[35]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[33]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[32]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[31]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[30]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[29]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[28]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[27]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[25]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[23]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[22]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[20]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[19]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[18]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[16]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[15]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[14]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[13]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[12]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[11]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[10]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[9]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[7]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[6]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[5]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[4]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[3]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[2]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[1]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation2_2', input port 'kin[0]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[31]' is connected directly to output port 'data_out[0]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[31]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[30]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[29]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[28]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[28]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[27]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[27]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[26]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[25]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[24]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[24]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[23]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[23]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[22]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[21]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[20]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[20]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[19]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[19]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[18]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[17]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[16]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[16]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[15]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[15]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[14]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[13]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[12]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[12]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[11]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[11]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[10]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[9]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[8]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[8]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[7]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[7]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[6]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[5]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[4]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[4]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[3]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[3]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[2]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[1]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[0]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'expansion_0', input port 'data_in[0]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[31]' is connected directly to output port 'data_out[0]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[31]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[30]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[29]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[28]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[28]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[27]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[27]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[26]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[25]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[24]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[24]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[23]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[23]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[22]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[21]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[20]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[20]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[19]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[19]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[18]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[17]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[16]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[16]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[15]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[15]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[14]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[13]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[12]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[12]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[11]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[11]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[10]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[9]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[8]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[8]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[7]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[7]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[6]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[5]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[4]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[4]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[3]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[3]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[2]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[1]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[0]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'expansion_1', input port 'data_in[0]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[31]' is connected directly to output port 'data_out[63]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[30]' is connected directly to output port 'data_out[62]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[29]' is connected directly to output port 'data_out[61]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[28]' is connected directly to output port 'data_out[60]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[27]' is connected directly to output port 'data_out[59]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[26]' is connected directly to output port 'data_out[58]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[25]' is connected directly to output port 'data_out[57]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[24]' is connected directly to output port 'data_out[56]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[23]' is connected directly to output port 'data_out[55]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[22]' is connected directly to output port 'data_out[54]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[21]' is connected directly to output port 'data_out[53]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[20]' is connected directly to output port 'data_out[52]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[19]' is connected directly to output port 'data_out[51]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[18]' is connected directly to output port 'data_out[50]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[17]' is connected directly to output port 'data_out[49]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[16]' is connected directly to output port 'data_out[48]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[15]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[14]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[13]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[12]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[11]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[10]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[9]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[8]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[7]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[6]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[5]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[4]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[3]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[2]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[1]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'permutation_0', input port 'data_right[0]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[31]' is connected directly to output port 'data_out[63]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[30]' is connected directly to output port 'data_out[62]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[29]' is connected directly to output port 'data_out[61]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[28]' is connected directly to output port 'data_out[60]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[27]' is connected directly to output port 'data_out[59]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[26]' is connected directly to output port 'data_out[58]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[25]' is connected directly to output port 'data_out[57]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[24]' is connected directly to output port 'data_out[56]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[23]' is connected directly to output port 'data_out[55]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[22]' is connected directly to output port 'data_out[54]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[21]' is connected directly to output port 'data_out[53]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[20]' is connected directly to output port 'data_out[52]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[19]' is connected directly to output port 'data_out[51]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[18]' is connected directly to output port 'data_out[50]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[17]' is connected directly to output port 'data_out[49]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[16]' is connected directly to output port 'data_out[48]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[15]' is connected directly to output port 'data_out[47]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[14]' is connected directly to output port 'data_out[46]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[13]' is connected directly to output port 'data_out[45]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[12]' is connected directly to output port 'data_out[44]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[11]' is connected directly to output port 'data_out[43]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[10]' is connected directly to output port 'data_out[42]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[9]' is connected directly to output port 'data_out[41]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[8]' is connected directly to output port 'data_out[40]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[7]' is connected directly to output port 'data_out[39]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[6]' is connected directly to output port 'data_out[38]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[5]' is connected directly to output port 'data_out[37]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[4]' is connected directly to output port 'data_out[36]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[3]' is connected directly to output port 'data_out[35]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[2]' is connected directly to output port 'data_out[34]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[1]' is connected directly to output port 'data_out[33]'. (LINT-29)
Warning: In design 'permutation_1', input port 'data_right[0]' is connected directly to output port 'data_out[32]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[62]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[61]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[60]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[59]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[58]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[57]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[56]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[53]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[52]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[50]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[49]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[48]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[46]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[45]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[44]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[43]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[42]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[41]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[40]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[38]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[37]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[36]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[35]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[34]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[33]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[32]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[30]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[29]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[28]' is connected directly to output port 'kout[48]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[27]' is connected directly to output port 'kout[52]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[25]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[24]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[22]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[21]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[20]' is connected directly to output port 'kout[49]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[19]' is connected directly to output port 'kout[53]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[18]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[17]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[16]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[14]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[13]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[12]' is connected directly to output port 'kout[50]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[11]' is connected directly to output port 'kout[54]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[10]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[9]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[8]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[6]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[5]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[4]' is connected directly to output port 'kout[51]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[3]' is connected directly to output port 'kout[55]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[2]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[1]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation1_0', input port 'k_o[0]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[62]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[61]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[60]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[59]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[58]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[57]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[56]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[53]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[52]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[50]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[49]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[48]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[46]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[45]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[44]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[43]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[42]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[41]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[40]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[38]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[37]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[36]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[35]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[34]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[33]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[32]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[30]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[29]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[28]' is connected directly to output port 'kout[48]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[27]' is connected directly to output port 'kout[52]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[25]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[24]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[22]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[21]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[20]' is connected directly to output port 'kout[49]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[19]' is connected directly to output port 'kout[53]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[18]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[17]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[16]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[14]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[13]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[12]' is connected directly to output port 'kout[50]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[11]' is connected directly to output port 'kout[54]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[10]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[9]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[8]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[6]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[5]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[4]' is connected directly to output port 'kout[51]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[3]' is connected directly to output port 'kout[55]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[2]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[1]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation1_1', input port 'k_o[0]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[55]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[52]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[50]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[49]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[48]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[47]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[46]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[45]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[44]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[43]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[41]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[40]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[39]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[38]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[36]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[35]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[33]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[32]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[31]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[30]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[29]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[28]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[27]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[25]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[23]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[22]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[20]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[19]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[18]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[16]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[15]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[14]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[13]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[12]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[11]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[10]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[9]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[7]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[6]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[5]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[4]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[3]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[2]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[1]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation2_0', input port 'kin[0]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[55]' is connected directly to output port 'kout[39]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[54]' is connected directly to output port 'kout[29]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[52]' is connected directly to output port 'kout[41]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[51]' is connected directly to output port 'kout[25]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[50]' is connected directly to output port 'kout[32]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[49]' is connected directly to output port 'kout[44]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[48]' is connected directly to output port 'kout[37]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[47]' is connected directly to output port 'kout[35]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[46]' is connected directly to output port 'kout[28]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[45]' is connected directly to output port 'kout[42]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[44]' is connected directly to output port 'kout[33]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[43]' is connected directly to output port 'kout[36]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[41]' is connected directly to output port 'kout[43]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[40]' is connected directly to output port 'kout[24]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[39]' is connected directly to output port 'kout[31]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[38]' is connected directly to output port 'kout[38]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[36]' is connected directly to output port 'kout[27]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[35]' is connected directly to output port 'kout[45]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[33]' is connected directly to output port 'kout[40]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[32]' is connected directly to output port 'kout[34]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[31]' is connected directly to output port 'kout[47]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[30]' is connected directly to output port 'kout[26]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[29]' is connected directly to output port 'kout[30]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[28]' is connected directly to output port 'kout[46]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[27]' is connected directly to output port 'kout[7]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[26]' is connected directly to output port 'kout[20]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[25]' is connected directly to output port 'kout[16]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[23]' is connected directly to output port 'kout[3]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[22]' is connected directly to output port 'kout[12]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[20]' is connected directly to output port 'kout[10]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[19]' is connected directly to output port 'kout[21]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[18]' is connected directly to output port 'kout[13]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[16]' is connected directly to output port 'kout[1]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[15]' is connected directly to output port 'kout[18]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[14]' is connected directly to output port 'kout[8]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[13]' is connected directly to output port 'kout[0]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[12]' is connected directly to output port 'kout[22]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[11]' is connected directly to output port 'kout[14]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[10]' is connected directly to output port 'kout[2]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[9]' is connected directly to output port 'kout[11]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[7]' is connected directly to output port 'kout[17]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[6]' is connected directly to output port 'kout[19]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[5]' is connected directly to output port 'kout[9]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[4]' is connected directly to output port 'kout[5]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[3]' is connected directly to output port 'kout[15]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[2]' is connected directly to output port 'kout[6]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[1]' is connected directly to output port 'kout[23]'. (LINT-29)
Warning: In design 'key_permutation2_1', input port 'kin[0]' is connected directly to output port 'kout[4]'. (LINT-29)
Warning: In design 'rx_sr', output port 'rx_data[7]' is connected directly to output port 'rx_w_data[7]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[6]' is connected directly to output port 'rx_w_data[6]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[5]' is connected directly to output port 'rx_w_data[5]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[4]' is connected directly to output port 'rx_w_data[4]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[3]' is connected directly to output port 'rx_w_data[3]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[2]' is connected directly to output port 'rx_w_data[2]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[1]' is connected directly to output port 'rx_w_data[1]'. (LINT-31)
Warning: In design 'rx_sr', output port 'rx_data[0]' is connected directly to output port 'rx_w_data[0]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[31]' is connected directly to output port 'ext_out[63]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[30]' is connected directly to output port 'ext_out[62]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[29]' is connected directly to output port 'ext_out[61]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[28]' is connected directly to output port 'ext_out[60]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[27]' is connected directly to output port 'ext_out[59]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[26]' is connected directly to output port 'ext_out[58]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[25]' is connected directly to output port 'ext_out[57]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[24]' is connected directly to output port 'ext_out[56]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[23]' is connected directly to output port 'ext_out[55]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[22]' is connected directly to output port 'ext_out[54]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[21]' is connected directly to output port 'ext_out[53]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[20]' is connected directly to output port 'ext_out[52]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[19]' is connected directly to output port 'ext_out[51]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[18]' is connected directly to output port 'ext_out[50]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[17]' is connected directly to output port 'ext_out[49]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[16]' is connected directly to output port 'ext_out[48]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[15]' is connected directly to output port 'ext_out[47]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[14]' is connected directly to output port 'ext_out[46]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[13]' is connected directly to output port 'ext_out[45]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[12]' is connected directly to output port 'ext_out[44]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[11]' is connected directly to output port 'ext_out[43]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[10]' is connected directly to output port 'ext_out[42]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[9]' is connected directly to output port 'ext_out[41]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[8]' is connected directly to output port 'ext_out[40]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[7]' is connected directly to output port 'ext_out[39]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[6]' is connected directly to output port 'ext_out[38]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[5]' is connected directly to output port 'ext_out[37]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[4]' is connected directly to output port 'ext_out[36]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[3]' is connected directly to output port 'ext_out[35]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[2]' is connected directly to output port 'ext_out[34]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[1]' is connected directly to output port 'ext_out[33]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_right[0]' is connected directly to output port 'ext_out[32]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[31]' is connected directly to output port 'ext_out[31]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[30]' is connected directly to output port 'ext_out[30]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[29]' is connected directly to output port 'ext_out[29]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[28]' is connected directly to output port 'ext_out[28]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[27]' is connected directly to output port 'ext_out[27]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[26]' is connected directly to output port 'ext_out[26]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[25]' is connected directly to output port 'ext_out[25]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[24]' is connected directly to output port 'ext_out[24]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[23]' is connected directly to output port 'ext_out[23]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[22]' is connected directly to output port 'ext_out[22]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[21]' is connected directly to output port 'ext_out[21]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[20]' is connected directly to output port 'ext_out[20]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[19]' is connected directly to output port 'ext_out[19]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[18]' is connected directly to output port 'ext_out[18]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[17]' is connected directly to output port 'ext_out[17]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[16]' is connected directly to output port 'ext_out[16]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[15]' is connected directly to output port 'ext_out[15]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[14]' is connected directly to output port 'ext_out[14]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[13]' is connected directly to output port 'ext_out[13]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[12]' is connected directly to output port 'ext_out[12]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[11]' is connected directly to output port 'ext_out[11]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[10]' is connected directly to output port 'ext_out[10]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[9]' is connected directly to output port 'ext_out[9]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[8]' is connected directly to output port 'ext_out[8]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[7]' is connected directly to output port 'ext_out[7]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[6]' is connected directly to output port 'ext_out[6]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[5]' is connected directly to output port 'ext_out[5]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[4]' is connected directly to output port 'ext_out[4]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[3]' is connected directly to output port 'ext_out[3]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[2]' is connected directly to output port 'ext_out[2]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[1]' is connected directly to output port 'ext_out[1]'. (LINT-31)
Warning: In design 'des_io_select_2', output port 'data_out_left[0]' is connected directly to output port 'ext_out[0]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[47]' is connected directly to output port 'data_out[1]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[46]' is connected directly to output port 'data_out[0]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[43]' is connected directly to output port 'data_out[41]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[42]' is connected directly to output port 'data_out[40]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[37]' is connected directly to output port 'data_out[35]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[36]' is connected directly to output port 'data_out[34]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[30]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[25]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[24]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[19]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[18]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[13]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[12]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[7]' is connected directly to output port 'data_out[5]'. (LINT-31)
Warning: In design 'expansion_2', output port 'data_out[6]' is connected directly to output port 'data_out[4]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[31]' is connected directly to output port 'ext_out[63]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[30]' is connected directly to output port 'ext_out[62]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[29]' is connected directly to output port 'ext_out[61]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[28]' is connected directly to output port 'ext_out[60]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[27]' is connected directly to output port 'ext_out[59]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[26]' is connected directly to output port 'ext_out[58]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[25]' is connected directly to output port 'ext_out[57]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[24]' is connected directly to output port 'ext_out[56]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[23]' is connected directly to output port 'ext_out[55]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[22]' is connected directly to output port 'ext_out[54]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[21]' is connected directly to output port 'ext_out[53]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[20]' is connected directly to output port 'ext_out[52]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[19]' is connected directly to output port 'ext_out[51]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[18]' is connected directly to output port 'ext_out[50]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[17]' is connected directly to output port 'ext_out[49]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[16]' is connected directly to output port 'ext_out[48]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[15]' is connected directly to output port 'ext_out[47]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[14]' is connected directly to output port 'ext_out[46]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[13]' is connected directly to output port 'ext_out[45]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[12]' is connected directly to output port 'ext_out[44]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[11]' is connected directly to output port 'ext_out[43]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[10]' is connected directly to output port 'ext_out[42]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[9]' is connected directly to output port 'ext_out[41]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[8]' is connected directly to output port 'ext_out[40]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[7]' is connected directly to output port 'ext_out[39]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[6]' is connected directly to output port 'ext_out[38]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[5]' is connected directly to output port 'ext_out[37]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[4]' is connected directly to output port 'ext_out[36]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[3]' is connected directly to output port 'ext_out[35]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[2]' is connected directly to output port 'ext_out[34]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[1]' is connected directly to output port 'ext_out[33]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_right[0]' is connected directly to output port 'ext_out[32]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[31]' is connected directly to output port 'ext_out[31]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[30]' is connected directly to output port 'ext_out[30]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[29]' is connected directly to output port 'ext_out[29]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[28]' is connected directly to output port 'ext_out[28]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[27]' is connected directly to output port 'ext_out[27]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[26]' is connected directly to output port 'ext_out[26]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[25]' is connected directly to output port 'ext_out[25]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[24]' is connected directly to output port 'ext_out[24]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[23]' is connected directly to output port 'ext_out[23]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[22]' is connected directly to output port 'ext_out[22]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[21]' is connected directly to output port 'ext_out[21]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[20]' is connected directly to output port 'ext_out[20]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[19]' is connected directly to output port 'ext_out[19]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[18]' is connected directly to output port 'ext_out[18]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[17]' is connected directly to output port 'ext_out[17]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[16]' is connected directly to output port 'ext_out[16]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[15]' is connected directly to output port 'ext_out[15]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[14]' is connected directly to output port 'ext_out[14]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[13]' is connected directly to output port 'ext_out[13]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[12]' is connected directly to output port 'ext_out[12]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[11]' is connected directly to output port 'ext_out[11]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[10]' is connected directly to output port 'ext_out[10]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[9]' is connected directly to output port 'ext_out[9]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[8]' is connected directly to output port 'ext_out[8]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[7]' is connected directly to output port 'ext_out[7]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[6]' is connected directly to output port 'ext_out[6]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[5]' is connected directly to output port 'ext_out[5]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[4]' is connected directly to output port 'ext_out[4]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[3]' is connected directly to output port 'ext_out[3]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[2]' is connected directly to output port 'ext_out[2]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[1]' is connected directly to output port 'ext_out[1]'. (LINT-31)
Warning: In design 'des_io_select_0', output port 'data_out_left[0]' is connected directly to output port 'ext_out[0]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[31]' is connected directly to output port 'ext_out[63]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[30]' is connected directly to output port 'ext_out[62]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[29]' is connected directly to output port 'ext_out[61]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[28]' is connected directly to output port 'ext_out[60]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[27]' is connected directly to output port 'ext_out[59]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[26]' is connected directly to output port 'ext_out[58]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[25]' is connected directly to output port 'ext_out[57]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[24]' is connected directly to output port 'ext_out[56]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[23]' is connected directly to output port 'ext_out[55]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[22]' is connected directly to output port 'ext_out[54]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[21]' is connected directly to output port 'ext_out[53]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[20]' is connected directly to output port 'ext_out[52]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[19]' is connected directly to output port 'ext_out[51]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[18]' is connected directly to output port 'ext_out[50]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[17]' is connected directly to output port 'ext_out[49]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[16]' is connected directly to output port 'ext_out[48]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[15]' is connected directly to output port 'ext_out[47]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[14]' is connected directly to output port 'ext_out[46]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[13]' is connected directly to output port 'ext_out[45]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[12]' is connected directly to output port 'ext_out[44]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[11]' is connected directly to output port 'ext_out[43]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[10]' is connected directly to output port 'ext_out[42]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[9]' is connected directly to output port 'ext_out[41]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[8]' is connected directly to output port 'ext_out[40]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[7]' is connected directly to output port 'ext_out[39]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[6]' is connected directly to output port 'ext_out[38]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[5]' is connected directly to output port 'ext_out[37]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[4]' is connected directly to output port 'ext_out[36]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[3]' is connected directly to output port 'ext_out[35]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[2]' is connected directly to output port 'ext_out[34]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[1]' is connected directly to output port 'ext_out[33]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_right[0]' is connected directly to output port 'ext_out[32]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[31]' is connected directly to output port 'ext_out[31]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[30]' is connected directly to output port 'ext_out[30]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[29]' is connected directly to output port 'ext_out[29]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[28]' is connected directly to output port 'ext_out[28]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[27]' is connected directly to output port 'ext_out[27]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[26]' is connected directly to output port 'ext_out[26]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[25]' is connected directly to output port 'ext_out[25]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[24]' is connected directly to output port 'ext_out[24]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[23]' is connected directly to output port 'ext_out[23]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[22]' is connected directly to output port 'ext_out[22]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[21]' is connected directly to output port 'ext_out[21]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[20]' is connected directly to output port 'ext_out[20]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[19]' is connected directly to output port 'ext_out[19]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[18]' is connected directly to output port 'ext_out[18]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[17]' is connected directly to output port 'ext_out[17]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[16]' is connected directly to output port 'ext_out[16]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[15]' is connected directly to output port 'ext_out[15]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[14]' is connected directly to output port 'ext_out[14]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[13]' is connected directly to output port 'ext_out[13]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[12]' is connected directly to output port 'ext_out[12]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[11]' is connected directly to output port 'ext_out[11]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[10]' is connected directly to output port 'ext_out[10]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[9]' is connected directly to output port 'ext_out[9]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[8]' is connected directly to output port 'ext_out[8]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[7]' is connected directly to output port 'ext_out[7]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[6]' is connected directly to output port 'ext_out[6]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[5]' is connected directly to output port 'ext_out[5]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[4]' is connected directly to output port 'ext_out[4]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[3]' is connected directly to output port 'ext_out[3]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[2]' is connected directly to output port 'ext_out[2]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[1]' is connected directly to output port 'ext_out[1]'. (LINT-31)
Warning: In design 'des_io_select_1', output port 'data_out_left[0]' is connected directly to output port 'ext_out[0]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[47]' is connected directly to output port 'data_out[1]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[46]' is connected directly to output port 'data_out[0]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[43]' is connected directly to output port 'data_out[41]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[42]' is connected directly to output port 'data_out[40]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[37]' is connected directly to output port 'data_out[35]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[36]' is connected directly to output port 'data_out[34]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[30]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[25]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[24]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[19]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[18]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[13]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[12]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[7]' is connected directly to output port 'data_out[5]'. (LINT-31)
Warning: In design 'expansion_0', output port 'data_out[6]' is connected directly to output port 'data_out[4]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[47]' is connected directly to output port 'data_out[1]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[46]' is connected directly to output port 'data_out[0]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[43]' is connected directly to output port 'data_out[41]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[42]' is connected directly to output port 'data_out[40]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[37]' is connected directly to output port 'data_out[35]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[36]' is connected directly to output port 'data_out[34]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[30]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[25]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[24]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[19]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[18]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[13]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[12]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[7]' is connected directly to output port 'data_out[5]'. (LINT-31)
Warning: In design 'expansion_1', output port 'data_out[6]' is connected directly to output port 'data_out[4]'. (LINT-31)
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'EIGHT'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'EIGHT'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
1
dc_shell> 
Thank you...
Done


