
FreeRTOS_EXP_18_1_LowPower_Tickless_Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015f0  08007b60  08007b60  00017b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009150  08009150  00019150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009154  08009154  00019154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000ac  20000000  08009158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 0X10000000+MEM3_MAX_SIZE 00001000  200000ac  08009204  000200ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00010000  10000000  0800a204  00030000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0001e8d0  200010b0  200010b0  000410b0  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  2001f980  2001f980  000410b0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00040000  2**0
                  CONTENTS, READONLY
 11 .debug_line   00007532  00000000  00000000  00040030  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   000188d2  00000000  00000000  00047562  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000033f4  00000000  00000000  0005fe34  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010f8  00000000  00000000  00063228  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f60  00000000  00000000  00064320  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005ce9  00000000  00000000  00065280  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006af69  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004e28  00000000  00000000  0006afe8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  0006fe10  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0006feac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200010b0 	.word	0x200010b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b48 	.word	0x08007b48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200010b4 	.word	0x200010b4
 80001cc:	08007b48 	.word	0x08007b48

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000290:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000292:	e003      	b.n	800029c <LoopCopyDataInit>

08000294 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000294:	4b0b      	ldr	r3, [pc, #44]	; (80002c4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000296:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000298:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800029a:	3104      	adds	r1, #4

0800029c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800029c:	480a      	ldr	r0, [pc, #40]	; (80002c8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800029e:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80002a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002a4:	d3f6      	bcc.n	8000294 <CopyDataInit>
  ldr  r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80002a8:	e002      	b.n	80002b0 <LoopFillZerobss>

080002aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002ac:	f842 3b04 	str.w	r3, [r2], #4

080002b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002b0:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80002b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002b4:	d3f9      	bcc.n	80002aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002b6:	f006 fba9 	bl	8006a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ba:	f006 fc59 	bl	8006b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002be:	f006 fa8f 	bl	80067e0 <main>
  bx  lr    
 80002c2:	4770      	bx	lr
  ldr  r3, =_sidata
 80002c4:	08009158 	.word	0x08009158
  ldr  r0, =_sdata
 80002c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002cc:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 80002d0:	200010b0 	.word	0x200010b0
  ldr  r3, = _ebss
 80002d4:	2001f980 	.word	0x2001f980

080002d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC_IRQHandler>
	...

080002dc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80002e4:	4a06      	ldr	r2, [pc, #24]	; (8000300 <NVIC_PriorityGroupConfig+0x24>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002f0:	60d3      	str	r3, [r2, #12]
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800030c:	2300      	movs	r3, #0
 800030e:	73fb      	strb	r3, [r7, #15]
 8000310:	2300      	movs	r3, #0
 8000312:	73bb      	strb	r3, [r7, #14]
 8000314:	230f      	movs	r3, #15
 8000316:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	78db      	ldrb	r3, [r3, #3]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d039      	beq.n	8000394 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000320:	4b27      	ldr	r3, [pc, #156]	; (80003c0 <NVIC_Init+0xbc>)
 8000322:	68db      	ldr	r3, [r3, #12]
 8000324:	43db      	mvns	r3, r3
 8000326:	0a1b      	lsrs	r3, r3, #8
 8000328:	b2db      	uxtb	r3, r3
 800032a:	f003 0307 	and.w	r3, r3, #7
 800032e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000330:	7bfb      	ldrb	r3, [r7, #15]
 8000332:	f1c3 0304 	rsb	r3, r3, #4
 8000336:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000338:	7b7a      	ldrb	r2, [r7, #13]
 800033a:	7bfb      	ldrb	r3, [r7, #15]
 800033c:	fa42 f303 	asr.w	r3, r2, r3
 8000340:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	785b      	ldrb	r3, [r3, #1]
 8000346:	461a      	mov	r2, r3
 8000348:	7bbb      	ldrb	r3, [r7, #14]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	789a      	ldrb	r2, [r3, #2]
 8000354:	7b7b      	ldrb	r3, [r7, #13]
 8000356:	4013      	ands	r3, r2
 8000358:	b2da      	uxtb	r2, r3
 800035a:	7bfb      	ldrb	r3, [r7, #15]
 800035c:	4313      	orrs	r3, r2
 800035e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000360:	7bfb      	ldrb	r3, [r7, #15]
 8000362:	011b      	lsls	r3, r3, #4
 8000364:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000366:	4a17      	ldr	r2, [pc, #92]	; (80003c4 <NVIC_Init+0xc0>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4413      	add	r3, r2
 800036e:	7bfa      	ldrb	r2, [r7, #15]
 8000370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000374:	4a13      	ldr	r2, [pc, #76]	; (80003c4 <NVIC_Init+0xc0>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	095b      	lsrs	r3, r3, #5
 800037c:	b2db      	uxtb	r3, r3
 800037e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	f003 031f 	and.w	r3, r3, #31
 8000388:	2101      	movs	r1, #1
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800038e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000392:	e00f      	b.n	80003b4 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000394:	490b      	ldr	r1, [pc, #44]	; (80003c4 <NVIC_Init+0xc0>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	095b      	lsrs	r3, r3, #5
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	f003 031f 	and.w	r3, r3, #31
 80003a8:	2201      	movs	r2, #1
 80003aa:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003ac:	f100 0320 	add.w	r3, r0, #32
 80003b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003b4:	bf00      	nop
 80003b6:	3714      	adds	r7, #20
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00
 80003c4:	e000e100 	.word	0xe000e100

080003c8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b04      	cmp	r3, #4
 80003d4:	d106      	bne.n	80003e4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80003d6:	4a09      	ldr	r2, [pc, #36]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f043 0304 	orr.w	r3, r3, #4
 80003e0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80003e2:	e005      	b.n	80003f0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e6:	4b05      	ldr	r3, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 0304 	bic.w	r3, r3, #4
 80003ee:	6013      	str	r3, [r2, #0]
}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	e000e010 	.word	0xe000e010

08000400 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <EXTI_ClearITPendingBit+0x1c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6153      	str	r3, [r2, #20]
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40013c00 	.word	0x40013c00

08000420 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000420:	b480      	push	{r7}
 8000422:	b087      	sub	sp, #28
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
 800042e:	2300      	movs	r3, #0
 8000430:	613b      	str	r3, [r7, #16]
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
 800043a:	e076      	b.n	800052a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800043c:	2201      	movs	r2, #1
 800043e:	697b      	ldr	r3, [r7, #20]
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
 8000444:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000450:	68fa      	ldr	r2, [r7, #12]
 8000452:	693b      	ldr	r3, [r7, #16]
 8000454:	429a      	cmp	r2, r3
 8000456:	d165      	bne.n	8000524 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	2103      	movs	r1, #3
 8000462:	fa01 f303 	lsl.w	r3, r1, r3
 8000466:	43db      	mvns	r3, r3
 8000468:	401a      	ands	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681a      	ldr	r2, [r3, #0]
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	791b      	ldrb	r3, [r3, #4]
 8000476:	4619      	mov	r1, r3
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	fa01 f303 	lsl.w	r3, r1, r3
 8000480:	431a      	orrs	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	791b      	ldrb	r3, [r3, #4]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d003      	beq.n	8000496 <GPIO_Init+0x76>
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	791b      	ldrb	r3, [r3, #4]
 8000492:	2b02      	cmp	r3, #2
 8000494:	d12e      	bne.n	80004f4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	689a      	ldr	r2, [r3, #8]
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	2103      	movs	r1, #3
 80004a0:	fa01 f303 	lsl.w	r3, r1, r3
 80004a4:	43db      	mvns	r3, r3
 80004a6:	401a      	ands	r2, r3
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689a      	ldr	r2, [r3, #8]
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	795b      	ldrb	r3, [r3, #5]
 80004b4:	4619      	mov	r1, r3
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	431a      	orrs	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	4619      	mov	r1, r3
 80004ce:	2301      	movs	r3, #1
 80004d0:	408b      	lsls	r3, r1
 80004d2:	43db      	mvns	r3, r3
 80004d4:	401a      	ands	r2, r3
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	683a      	ldr	r2, [r7, #0]
 80004e0:	7992      	ldrb	r2, [r2, #6]
 80004e2:	4611      	mov	r1, r2
 80004e4:	697a      	ldr	r2, [r7, #20]
 80004e6:	b292      	uxth	r2, r2
 80004e8:	fa01 f202 	lsl.w	r2, r1, r2
 80004ec:	b292      	uxth	r2, r2
 80004ee:	431a      	orrs	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	68da      	ldr	r2, [r3, #12]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	b29b      	uxth	r3, r3
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	2103      	movs	r1, #3
 8000500:	fa01 f303 	lsl.w	r3, r1, r3
 8000504:	43db      	mvns	r3, r3
 8000506:	401a      	ands	r2, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	68da      	ldr	r2, [r3, #12]
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	79db      	ldrb	r3, [r3, #7]
 8000514:	4619      	mov	r1, r3
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	fa01 f303 	lsl.w	r3, r1, r3
 800051e:	431a      	orrs	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	3301      	adds	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	2b0f      	cmp	r3, #15
 800052e:	d985      	bls.n	800043c <GPIO_Init+0x1c>
    }
  }
}
 8000530:	bf00      	nop
 8000532:	371c      	adds	r7, #28
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000548:	2300      	movs	r3, #0
 800054a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	691a      	ldr	r2, [r3, #16]
 8000550:	887b      	ldrh	r3, [r7, #2]
 8000552:	4013      	ands	r3, r2
 8000554:	2b00      	cmp	r3, #0
 8000556:	d002      	beq.n	800055e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000558:	2301      	movs	r3, #1
 800055a:	73fb      	strb	r3, [r7, #15]
 800055c:	e001      	b.n	8000562 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800055e:	2300      	movs	r3, #0
 8000560:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000562:	7bfb      	ldrb	r3, [r7, #15]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3714      	adds	r7, #20
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	887a      	ldrh	r2, [r7, #2]
 8000580:	831a      	strh	r2, [r3, #24]
}
 8000582:	bf00      	nop
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800058e:	b480      	push	{r7}
 8000590:	b083      	sub	sp, #12
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	887a      	ldrh	r2, [r7, #2]
 800059e:	835a      	strh	r2, [r3, #26]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	807b      	strh	r3, [r7, #2]
 80005b8:	4613      	mov	r3, r2
 80005ba:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005c4:	787a      	ldrb	r2, [r7, #1]
 80005c6:	887b      	ldrh	r3, [r7, #2]
 80005c8:	f003 0307 	and.w	r3, r3, #7
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	08db      	lsrs	r3, r3, #3
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	887b      	ldrh	r3, [r7, #2]
 80005de:	08db      	lsrs	r3, r3, #3
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	461a      	mov	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005ec:	887b      	ldrh	r3, [r7, #2]
 80005ee:	f003 0307 	and.w	r3, r3, #7
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	210f      	movs	r1, #15
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	43db      	mvns	r3, r3
 80005fc:	ea02 0103 	and.w	r1, r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f100 0208 	add.w	r2, r0, #8
 8000606:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	08db      	lsrs	r3, r3, #3
 800060e:	b29b      	uxth	r3, r3
 8000610:	461a      	mov	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3208      	adds	r2, #8
 8000616:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	4313      	orrs	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000620:	887b      	ldrh	r3, [r7, #2]
 8000622:	08db      	lsrs	r3, r3, #3
 8000624:	b29b      	uxth	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3208      	adds	r2, #8
 800062c:	68b9      	ldr	r1, [r7, #8]
 800062e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000640:	b480      	push	{r7}
 8000642:	b089      	sub	sp, #36	; 0x24
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000648:	2300      	movs	r3, #0
 800064a:	61bb      	str	r3, [r7, #24]
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
 8000654:	2302      	movs	r3, #2
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	2302      	movs	r3, #2
 800065e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000660:	4b47      	ldr	r3, [pc, #284]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	f003 030c 	and.w	r3, r3, #12
 8000668:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	2b04      	cmp	r3, #4
 800066e:	d007      	beq.n	8000680 <RCC_GetClocksFreq+0x40>
 8000670:	2b08      	cmp	r3, #8
 8000672:	d009      	beq.n	8000688 <RCC_GetClocksFreq+0x48>
 8000674:	2b00      	cmp	r3, #0
 8000676:	d13d      	bne.n	80006f4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a42      	ldr	r2, [pc, #264]	; (8000784 <RCC_GetClocksFreq+0x144>)
 800067c:	601a      	str	r2, [r3, #0]
      break;
 800067e:	e03d      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a41      	ldr	r2, [pc, #260]	; (8000788 <RCC_GetClocksFreq+0x148>)
 8000684:	601a      	str	r2, [r3, #0]
      break;
 8000686:	e039      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000688:	4b3d      	ldr	r3, [pc, #244]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	0d9b      	lsrs	r3, r3, #22
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000694:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800069c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d00c      	beq.n	80006be <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006a4:	4a38      	ldr	r2, [pc, #224]	; (8000788 <RCC_GetClocksFreq+0x148>)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ac:	4a34      	ldr	r2, [pc, #208]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006ae:	6852      	ldr	r2, [r2, #4]
 80006b0:	0992      	lsrs	r2, r2, #6
 80006b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006b6:	fb02 f303 	mul.w	r3, r2, r3
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	e00b      	b.n	80006d6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006be:	4a31      	ldr	r2, [pc, #196]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4a2e      	ldr	r2, [pc, #184]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006c8:	6852      	ldr	r2, [r2, #4]
 80006ca:	0992      	lsrs	r2, r2, #6
 80006cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006d0:	fb02 f303 	mul.w	r3, r2, r3
 80006d4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006d6:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	0c1b      	lsrs	r3, r3, #16
 80006dc:	f003 0303 	and.w	r3, r3, #3
 80006e0:	3301      	adds	r3, #1
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	601a      	str	r2, [r3, #0]
      break;
 80006f2:	e003      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a23      	ldr	r2, [pc, #140]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006f8:	601a      	str	r2, [r3, #0]
      break;
 80006fa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006fc:	4b20      	ldr	r3, [pc, #128]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000704:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	091b      	lsrs	r3, r3, #4
 800070a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800070c:	4a1f      	ldr	r2, [pc, #124]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	4413      	add	r3, r2
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	40da      	lsrs	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800072c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	0a9b      	lsrs	r3, r3, #10
 8000732:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000734:	4a15      	ldr	r2, [pc, #84]	; (800078c <RCC_GetClocksFreq+0x14c>)
 8000736:	69bb      	ldr	r3, [r7, #24]
 8000738:	4413      	add	r3, r2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	40da      	lsrs	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800074e:	689b      	ldr	r3, [r3, #8]
 8000750:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000754:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	0b5b      	lsrs	r3, r3, #13
 800075a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800075c:	4a0b      	ldr	r2, [pc, #44]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	4413      	add	r3, r2
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	40da      	lsrs	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	60da      	str	r2, [r3, #12]
}
 8000774:	bf00      	nop
 8000776:	3724      	adds	r7, #36	; 0x24
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40023800 	.word	0x40023800
 8000784:	00f42400 	.word	0x00f42400
 8000788:	007a1200 	.word	0x007a1200
 800078c:	20000000 	.word	0x20000000

08000790 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800079c:	78fb      	ldrb	r3, [r7, #3]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d006      	beq.n	80007b0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007a2:	490a      	ldr	r1, [pc, #40]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4313      	orrs	r3, r2
 80007ac:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007ae:	e006      	b.n	80007be <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007b0:	4906      	ldr	r1, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	43db      	mvns	r3, r3
 80007ba:	4013      	ands	r3, r2
 80007bc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d006      	beq.n	80007f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80007e2:	490a      	ldr	r1, [pc, #40]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80007ee:	e006      	b.n	80007fe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80007f0:	4906      	ldr	r1, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	43db      	mvns	r3, r3
 80007fa:	4013      	ands	r3, r2
 80007fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d006      	beq.n	8000830 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000822:	490a      	ldr	r1, [pc, #40]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000826:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4313      	orrs	r3, r2
 800082c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800082e:	e006      	b.n	800083e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000830:	4906      	ldr	r1, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	43db      	mvns	r3, r3
 800083a:	4013      	ands	r3, r2
 800083c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a29      	ldr	r2, [pc, #164]	; (800090c <TIM_TimeBaseInit+0xbc>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d013      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a28      	ldr	r2, [pc, #160]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d00f      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800087a:	d00b      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a25      	ldr	r2, [pc, #148]	; (8000914 <TIM_TimeBaseInit+0xc4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d007      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a24      	ldr	r2, [pc, #144]	; (8000918 <TIM_TimeBaseInit+0xc8>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d003      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <TIM_TimeBaseInit+0xcc>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d108      	bne.n	80008a6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800089a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	885a      	ldrh	r2, [r3, #2]
 80008a0:	89fb      	ldrh	r3, [r7, #14]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a1d      	ldr	r2, [pc, #116]	; (8000920 <TIM_TimeBaseInit+0xd0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d00c      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <TIM_TimeBaseInit+0xd4>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d008      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80008b6:	89fb      	ldrh	r3, [r7, #14]
 80008b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008bc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	891a      	ldrh	r2, [r3, #8]
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	89fa      	ldrh	r2, [r7, #14]
 80008cc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685a      	ldr	r2, [r3, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a0a      	ldr	r2, [pc, #40]	; (800090c <TIM_TimeBaseInit+0xbc>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d003      	beq.n	80008ee <TIM_TimeBaseInit+0x9e>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a09      	ldr	r2, [pc, #36]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d104      	bne.n	80008f8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	7a9b      	ldrb	r3, [r3, #10]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2201      	movs	r2, #1
 80008fc:	829a      	strh	r2, [r3, #20]
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40010000 	.word	0x40010000
 8000910:	40010400 	.word	0x40010400
 8000914:	40000400 	.word	0x40000400
 8000918:	40000800 	.word	0x40000800
 800091c:	40000c00 	.word	0x40000c00
 8000920:	40001000 	.word	0x40001000
 8000924:	40001400 	.word	0x40001400

08000928 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d008      	beq.n	800094c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	b29b      	uxth	r3, r3
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	b29a      	uxth	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800094a:	e007      	b.n	800095c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	b29b      	uxth	r3, r3
 8000952:	f023 0301 	bic.w	r3, r3, #1
 8000956:	b29a      	uxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	801a      	strh	r2, [r3, #0]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	460b      	mov	r3, r1
 8000972:	807b      	strh	r3, [r7, #2]
 8000974:	4613      	mov	r3, r2
 8000976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d008      	beq.n	8000990 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	899b      	ldrh	r3, [r3, #12]
 8000982:	b29a      	uxth	r2, r3
 8000984:	887b      	ldrh	r3, [r7, #2]
 8000986:	4313      	orrs	r3, r2
 8000988:	b29a      	uxth	r2, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800098e:	e009      	b.n	80009a4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	899b      	ldrh	r3, [r3, #12]
 8000994:	b29a      	uxth	r2, r3
 8000996:	887b      	ldrh	r3, [r7, #2]
 8000998:	43db      	mvns	r3, r3
 800099a:	b29b      	uxth	r3, r3
 800099c:	4013      	ands	r3, r2
 800099e:	b29a      	uxth	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	819a      	strh	r2, [r3, #12]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80009bc:	2300      	movs	r3, #0
 80009be:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	81bb      	strh	r3, [r7, #12]
 80009c4:	2300      	movs	r3, #0
 80009c6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	8a1b      	ldrh	r3, [r3, #16]
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	887b      	ldrh	r3, [r7, #2]
 80009d0:	4013      	ands	r3, r2
 80009d2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	899b      	ldrh	r3, [r3, #12]
 80009d8:	b29a      	uxth	r2, r3
 80009da:	887b      	ldrh	r3, [r7, #2]
 80009dc:	4013      	ands	r3, r2
 80009de:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80009e0:	89bb      	ldrh	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d005      	beq.n	80009f2 <TIM_GetITStatus+0x42>
 80009e6:	897b      	ldrh	r3, [r7, #10]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	e001      	b.n	80009f6 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80009f2:	2300      	movs	r3, #0
 80009f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a10:	887b      	ldrh	r3, [r7, #2]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	821a      	strh	r2, [r3, #16]
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	; 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	; 0x24
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	8a1b      	ldrh	r3, [r3, #16]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	88db      	ldrh	r3, [r3, #6]
 8000a56:	461a      	mov	r2, r3
 8000a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	899b      	ldrh	r3, [r3, #12]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a70:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a74:	f023 030c 	bic.w	r3, r3, #12
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	889a      	ldrh	r2, [r3, #4]
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	891b      	ldrh	r3, [r3, #8]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a92:	4313      	orrs	r3, r2
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	8a9b      	ldrh	r3, [r3, #20]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	899b      	ldrh	r3, [r3, #12]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff fdba 	bl	8000640 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a30      	ldr	r2, [pc, #192]	; (8000b90 <USART_Init+0x168>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d003      	beq.n	8000adc <USART_Init+0xb4>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a2f      	ldr	r2, [pc, #188]	; (8000b94 <USART_Init+0x16c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d102      	bne.n	8000ae2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	623b      	str	r3, [r7, #32]
 8000ae0:	e001      	b.n	8000ae6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	899b      	ldrh	r3, [r3, #12]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	b21b      	sxth	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	da0c      	bge.n	8000b0c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000af2:	6a3a      	ldr	r2, [r7, #32]
 8000af4:	4613      	mov	r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	4413      	add	r3, r2
 8000afa:	009a      	lsls	r2, r3, #2
 8000afc:	441a      	add	r2, r3
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b08:	61fb      	str	r3, [r7, #28]
 8000b0a:	e00b      	b.n	8000b24 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b0c:	6a3a      	ldr	r2, [r7, #32]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	009a      	lsls	r2, r3, #2
 8000b16:	441a      	add	r2, r3
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b22:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	4a1c      	ldr	r2, [pc, #112]	; (8000b98 <USART_Init+0x170>)
 8000b28:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2c:	095b      	lsrs	r3, r3, #5
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b34:	091b      	lsrs	r3, r3, #4
 8000b36:	2264      	movs	r2, #100	; 0x64
 8000b38:	fb02 f303 	mul.w	r3, r2, r3
 8000b3c:	69fa      	ldr	r2, [r7, #28]
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	899b      	ldrh	r3, [r3, #12]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	da0c      	bge.n	8000b68 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	3332      	adds	r3, #50	; 0x32
 8000b54:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <USART_Init+0x170>)
 8000b56:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5a:	095b      	lsrs	r3, r3, #5
 8000b5c:	f003 0307 	and.w	r3, r3, #7
 8000b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b62:	4313      	orrs	r3, r2
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
 8000b66:	e00b      	b.n	8000b80 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	011b      	lsls	r3, r3, #4
 8000b6c:	3332      	adds	r3, #50	; 0x32
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <USART_Init+0x170>)
 8000b70:	fba2 2303 	umull	r2, r3, r2, r3
 8000b74:	095b      	lsrs	r3, r3, #5
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	811a      	strh	r2, [r3, #8]
}
 8000b88:	bf00      	nop
 8000b8a:	3728      	adds	r7, #40	; 0x28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40011000 	.word	0x40011000
 8000b94:	40011400 	.word	0x40011400
 8000b98:	51eb851f 	.word	0x51eb851f

08000b9c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ba8:	78fb      	ldrb	r3, [r7, #3]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d008      	beq.n	8000bc0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	899b      	ldrh	r3, [r3, #12]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000bbe:	e007      	b.n	8000bd0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	899b      	ldrh	r3, [r3, #12]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	819a      	strh	r2, [r3, #12]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	889b      	ldrh	r3, [r3, #4]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bee:	b29b      	uxth	r3, r3
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b087      	sub	sp, #28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c20:	887b      	ldrh	r3, [r7, #2]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	095b      	lsrs	r3, r3, #5
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000c2a:	887b      	ldrh	r3, [r7, #2]
 8000c2c:	f003 031f 	and.w	r3, r3, #31
 8000c30:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c32:	2201      	movs	r2, #1
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d103      	bne.n	8000c4a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	330c      	adds	r3, #12
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e009      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d103      	bne.n	8000c58 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	3310      	adds	r3, #16
 8000c54:	617b      	str	r3, [r7, #20]
 8000c56:	e002      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	3314      	adds	r3, #20
 8000c5c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000c5e:	787b      	ldrb	r3, [r7, #1]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d006      	beq.n	8000c72 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	6811      	ldr	r1, [r2, #0]
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c70:	e006      	b.n	8000c80 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	6811      	ldr	r1, [r2, #0]
 8000c78:	68ba      	ldr	r2, [r7, #8]
 8000c7a:	43d2      	mvns	r2, r2
 8000c7c:	400a      	ands	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]
}
 8000c80:	bf00      	nop
 8000c82:	371c      	adds	r7, #28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b087      	sub	sp, #28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	095b      	lsrs	r3, r3, #5
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	f003 031f 	and.w	r3, r3, #31
 8000cb8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000cba:	2201      	movs	r2, #1
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d107      	bne.n	8000cda <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	899b      	ldrh	r3, [r3, #12]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e011      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d107      	bne.n	8000cf0 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	8a1b      	ldrh	r3, [r3, #16]
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	4013      	ands	r3, r2
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e006      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	8a9b      	ldrh	r3, [r3, #20]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000d06:	2201      	movs	r2, #1
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <USART_GetITStatus+0xa4>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	74fb      	strb	r3, [r7, #19]
 8000d2e:	e001      	b.n	8000d34 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000d34:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f103 0208 	add.w	r2, r3, #8
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d5a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f103 0208 	add.w	r2, r3, #8
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f103 0208 	add.w	r2, r3, #8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	683a      	ldr	r2, [r7, #0]
 8000dc6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	601a      	str	r2, [r3, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dfa:	d103      	bne.n	8000e04 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	e00c      	b.n	8000e1e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3308      	adds	r3, #8
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e002      	b.n	8000e12 <vListInsert+0x2e>
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d9f6      	bls.n	8000e0c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	1c5a      	adds	r2, r3, #1
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	601a      	str	r2, [r3, #0]
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000e56:	b480      	push	{r7}
 8000e58:	b085      	sub	sp, #20
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	6892      	ldr	r2, [r2, #8]
 8000e6c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6852      	ldr	r2, [r2, #4]
 8000e76:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d103      	bne.n	8000e8a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	1e5a      	subs	r2, r3, #1
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681b      	ldr	r3, [r3, #0]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3b04      	subs	r3, #4
 8000eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	f023 0201 	bic.w	r2, r3, #1
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3b04      	subs	r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000edc:	4a0c      	ldr	r2, [pc, #48]	; (8000f10 <pxPortInitialiseStack+0x64>)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	3b14      	subs	r3, #20
 8000ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3b04      	subs	r3, #4
 8000ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f06f 0202 	mvn.w	r2, #2
 8000efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	3b20      	subs	r3, #32
 8000f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000f02:	68fb      	ldr	r3, [r7, #12]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	08000f15 	.word	0x08000f15

08000f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <prvTaskExitError+0x30>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f22:	d005      	beq.n	8000f30 <prvTaskExitError+0x1c>
 8000f24:	f240 120b 	movw	r2, #267	; 0x10b
 8000f28:	4907      	ldr	r1, [pc, #28]	; (8000f48 <prvTaskExitError+0x34>)
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <prvTaskExitError+0x38>)
 8000f2c:	f005 fe58 	bl	8006be0 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f34:	f383 8811 	msr	BASEPRI, r3
 8000f38:	f3bf 8f6f 	isb	sy
 8000f3c:	f3bf 8f4f 	dsb	sy
 8000f40:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000f42:	e7fe      	b.n	8000f42 <prvTaskExitError+0x2e>
 8000f44:	20000010 	.word	0x20000010
 8000f48:	08007b60 	.word	0x08007b60
 8000f4c:	08007b8c 	.word	0x08007b8c

08000f50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <pxCurrentTCBConst2>)
 8000f52:	6819      	ldr	r1, [r3, #0]
 8000f54:	6808      	ldr	r0, [r1, #0]
 8000f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f5a:	f380 8809 	msr	PSP, r0
 8000f5e:	f3bf 8f6f 	isb	sy
 8000f62:	f04f 0000 	mov.w	r0, #0
 8000f66:	f380 8811 	msr	BASEPRI, r0
 8000f6a:	4770      	bx	lr
 8000f6c:	f3af 8000 	nop.w

08000f70 <pxCurrentTCBConst2>:
 8000f70:	200060f8 	.word	0x200060f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop

08000f78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000f78:	4806      	ldr	r0, [pc, #24]	; (8000f94 <prvPortStartFirstTask+0x1c>)
 8000f7a:	6800      	ldr	r0, [r0, #0]
 8000f7c:	6800      	ldr	r0, [r0, #0]
 8000f7e:	f380 8808 	msr	MSP, r0
 8000f82:	b662      	cpsie	i
 8000f84:	b661      	cpsie	f
 8000f86:	f3bf 8f4f 	dsb	sy
 8000f8a:	f3bf 8f6f 	isb	sy
 8000f8e:	df00      	svc	0
 8000f90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000f92:	bf00      	nop
 8000f94:	e000ed08 	.word	0xe000ed08

08000f98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f9e:	4b37      	ldr	r3, [pc, #220]	; (800107c <xPortStartScheduler+0xe4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a37      	ldr	r2, [pc, #220]	; (8001080 <xPortStartScheduler+0xe8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d105      	bne.n	8000fb4 <xPortStartScheduler+0x1c>
 8000fa8:	f240 1241 	movw	r2, #321	; 0x141
 8000fac:	4935      	ldr	r1, [pc, #212]	; (8001084 <xPortStartScheduler+0xec>)
 8000fae:	4836      	ldr	r0, [pc, #216]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fb0:	f005 fe16 	bl	8006be0 <iprintf>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000fb4:	4b31      	ldr	r3, [pc, #196]	; (800107c <xPortStartScheduler+0xe4>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a34      	ldr	r2, [pc, #208]	; (800108c <xPortStartScheduler+0xf4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d105      	bne.n	8000fca <xPortStartScheduler+0x32>
 8000fbe:	f44f 72a1 	mov.w	r2, #322	; 0x142
 8000fc2:	4930      	ldr	r1, [pc, #192]	; (8001084 <xPortStartScheduler+0xec>)
 8000fc4:	4830      	ldr	r0, [pc, #192]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fc6:	f005 fe0b 	bl	8006be0 <iprintf>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000fca:	4b31      	ldr	r3, [pc, #196]	; (8001090 <xPortStartScheduler+0xf8>)
 8000fcc:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	22ff      	movs	r2, #255	; 0xff
 8000fda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	4b29      	ldr	r3, [pc, #164]	; (8001094 <xPortStartScheduler+0xfc>)
 8000ff0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000ff2:	4b29      	ldr	r3, [pc, #164]	; (8001098 <xPortStartScheduler+0x100>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000ff8:	e009      	b.n	800100e <xPortStartScheduler+0x76>
		{
			ulMaxPRIGROUPValue--;
 8000ffa:	4b27      	ldr	r3, [pc, #156]	; (8001098 <xPortStartScheduler+0x100>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	4a25      	ldr	r2, [pc, #148]	; (8001098 <xPortStartScheduler+0x100>)
 8001002:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001016:	2b80      	cmp	r3, #128	; 0x80
 8001018:	d0ef      	beq.n	8000ffa <xPortStartScheduler+0x62>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <xPortStartScheduler+0x100>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <xPortStartScheduler+0x100>)
 8001022:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <xPortStartScheduler+0x100>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800102c:	4a1a      	ldr	r2, [pc, #104]	; (8001098 <xPortStartScheduler+0x100>)
 800102e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001038:	4a18      	ldr	r2, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001042:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001044:	4a15      	ldr	r2, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800104e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001050:	f000 f99a 	bl	8001388 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <xPortStartScheduler+0x108>)
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800105a:	f000 f9d1 	bl	8001400 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001060:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001068:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800106a:	f7ff ff85 	bl	8000f78 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800106e:	f7ff ff51 	bl	8000f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	410fc271 	.word	0x410fc271
 8001084:	08007b60 	.word	0x08007b60
 8001088:	08007b8c 	.word	0x08007b8c
 800108c:	410fc270 	.word	0x410fc270
 8001090:	e000e400 	.word	0xe000e400
 8001094:	200010d8 	.word	0x200010d8
 8001098:	200010dc 	.word	0x200010dc
 800109c:	e000ed20 	.word	0xe000ed20
 80010a0:	20000010 	.word	0x20000010
 80010a4:	e000ef34 	.word	0xe000ef34

080010a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010b2:	f383 8811 	msr	BASEPRI, r3
 80010b6:	f3bf 8f6f 	isb	sy
 80010ba:	f3bf 8f4f 	dsb	sy
 80010be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <vPortEnterCritical+0x48>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d10a      	bne.n	80010e8 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <vPortEnterCritical+0x4c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <vPortEnterCritical+0x40>
 80010dc:	f240 12a3 	movw	r2, #419	; 0x1a3
 80010e0:	4905      	ldr	r1, [pc, #20]	; (80010f8 <vPortEnterCritical+0x50>)
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <vPortEnterCritical+0x54>)
 80010e4:	f005 fd7c 	bl	8006be0 <iprintf>
	}
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000010 	.word	0x20000010
 80010f4:	e000ed04 	.word	0xe000ed04
 80010f8:	08007b60 	.word	0x08007b60
 80010fc:	08007b8c 	.word	0x08007b8c

08001100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <vPortExitCritical+0x40>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d105      	bne.n	800111a <vPortExitCritical+0x1a>
 800110e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8001112:	490c      	ldr	r1, [pc, #48]	; (8001144 <vPortExitCritical+0x44>)
 8001114:	480c      	ldr	r0, [pc, #48]	; (8001148 <vPortExitCritical+0x48>)
 8001116:	f005 fd63 	bl	8006be0 <iprintf>
	uxCriticalNesting--;
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <vPortExitCritical+0x40>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3b01      	subs	r3, #1
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <vPortExitCritical+0x40>)
 8001122:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <vPortExitCritical+0x40>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <vPortExitCritical+0x36>
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000010 	.word	0x20000010
 8001144:	08007b60 	.word	0x08007b60
 8001148:	08007b8c 	.word	0x08007b8c
 800114c:	00000000 	.word	0x00000000

08001150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001150:	f3ef 8009 	mrs	r0, PSP
 8001154:	f3bf 8f6f 	isb	sy
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <pxCurrentTCBConst>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f01e 0f10 	tst.w	lr, #16
 8001160:	bf08      	it	eq
 8001162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800116a:	6010      	str	r0, [r2, #0]
 800116c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001170:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001174:	f380 8811 	msr	BASEPRI, r0
 8001178:	f3bf 8f4f 	dsb	sy
 800117c:	f3bf 8f6f 	isb	sy
 8001180:	f002 f94a 	bl	8003418 <vTaskSwitchContext>
 8001184:	f04f 0000 	mov.w	r0, #0
 8001188:	f380 8811 	msr	BASEPRI, r0
 800118c:	bc08      	pop	{r3}
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	6808      	ldr	r0, [r1, #0]
 8001192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001196:	f01e 0f10 	tst.w	lr, #16
 800119a:	bf08      	it	eq
 800119c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80011a0:	f380 8809 	msr	PSP, r0
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w

080011b0 <pxCurrentTCBConst>:
 80011b0:	200060f8 	.word	0x200060f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop

080011b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
	__asm volatile
 80011be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c2:	f383 8811 	msr	BASEPRI, r3
 80011c6:	f3bf 8f6f 	isb	sy
 80011ca:	f3bf 8f4f 	dsb	sy
 80011ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80011d0:	f002 f84a 	bl	8003268 <xTaskIncrementTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <xPortSysTickHandler+0x3c>)
 80011dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	2300      	movs	r3, #0
 80011e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8001200:	4b5b      	ldr	r3, [pc, #364]	; (8001370 <vPortSuppressTicksAndSleep+0x178>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	429a      	cmp	r2, r3
 8001208:	d902      	bls.n	8001210 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800120a:	4b59      	ldr	r3, [pc, #356]	; (8001370 <vPortSuppressTicksAndSleep+0x178>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8001210:	4a58      	ldr	r2, [pc, #352]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001212:	4b58      	ldr	r3, [pc, #352]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f023 0301 	bic.w	r3, r3, #1
 800121a:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800121c:	4b56      	ldr	r3, [pc, #344]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	4955      	ldr	r1, [pc, #340]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 8001226:	6809      	ldr	r1, [r1, #0]
 8001228:	fb01 f303 	mul.w	r3, r1, r3
 800122c:	4413      	add	r3, r2
 800122e:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 8001230:	4b53      	ldr	r3, [pc, #332]	; (8001380 <vPortSuppressTicksAndSleep+0x188>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	69fa      	ldr	r2, [r7, #28]
 8001236:	429a      	cmp	r2, r3
 8001238:	d904      	bls.n	8001244 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800123a:	4b51      	ldr	r3, [pc, #324]	; (8001380 <vPortSuppressTicksAndSleep+0x188>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	69fa      	ldr	r2, [r7, #28]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 8001244:	b672      	cpsid	i
		__asm volatile( "dsb" );
 8001246:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800124a:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800124e:	f002 fb25 	bl	800389c <eTaskConfirmSleepModeStatus>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d110      	bne.n	800127a <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8001258:	4a4a      	ldr	r2, [pc, #296]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 800125a:	4b47      	ldr	r3, [pc, #284]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8001260:	4a44      	ldr	r2, [pc, #272]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001262:	4b44      	ldr	r3, [pc, #272]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f043 0301 	orr.w	r3, r3, #1
 800126a:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800126c:	4a45      	ldr	r2, [pc, #276]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 800126e:	4b43      	ldr	r3, [pc, #268]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3b01      	subs	r3, #1
 8001274:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8001276:	b662      	cpsie	i
				vTaskStepTick( ulCompleteTickPeriods );
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
			}
			portEXIT_CRITICAL();
		}
	}
 8001278:	e075      	b.n	8001366 <vPortSuppressTicksAndSleep+0x16e>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800127a:	4a42      	ldr	r2, [pc, #264]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001280:	4b3d      	ldr	r3, [pc, #244]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8001286:	4a3b      	ldr	r2, [pc, #236]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001288:	4b3a      	ldr	r3, [pc, #232]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 8001296:	6938      	ldr	r0, [r7, #16]
 8001298:	f005 f9f4 	bl	8006684 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d004      	beq.n	80012ac <vPortSuppressTicksAndSleep+0xb4>
				__asm volatile( "dsb" );
 80012a2:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 80012a6:	bf30      	wfi
				__asm volatile( "isb" );
 80012a8:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f005 fa0d 	bl	80066cc <PostSleepProcessing>
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 80012b2:	4b30      	ldr	r3, [pc, #192]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	60fb      	str	r3, [r7, #12]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 80012b8:	4a2e      	ldr	r2, [pc, #184]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" );
 80012c2:	b662      	cpsie	i
			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d01d      	beq.n	800130a <vPortSuppressTicksAndSleep+0x112>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 80012ce:	4b2b      	ldr	r3, [pc, #172]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b29      	ldr	r3, [pc, #164]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 80012d4:	6819      	ldr	r1, [r3, #0]
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	1acb      	subs	r3, r1, r3
 80012da:	4413      	add	r3, r2
 80012dc:	3b01      	subs	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 80012e0:	4b27      	ldr	r3, [pc, #156]	; (8001380 <vPortSuppressTicksAndSleep+0x188>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d304      	bcc.n	80012f4 <vPortSuppressTicksAndSleep+0xfc>
 80012ea:	4b24      	ldr	r3, [pc, #144]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d903      	bls.n	80012fc <vPortSuppressTicksAndSleep+0x104>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 80012f4:	4b21      	ldr	r3, [pc, #132]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 80012fc:	4a21      	ldr	r2, [pc, #132]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3b01      	subs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
 8001308:	e018      	b.n	800133c <vPortSuppressTicksAndSleep+0x144>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800130a:	4b1c      	ldr	r3, [pc, #112]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	fb02 f203 	mul.w	r2, r2, r3
 8001314:	4b18      	ldr	r3, [pc, #96]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	60bb      	str	r3, [r7, #8]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800131c:	4b17      	ldr	r3, [pc, #92]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	fbb2 f3f3 	udiv	r3, r2, r3
 8001326:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8001328:	4916      	ldr	r1, [pc, #88]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	3301      	adds	r3, #1
 800132e:	4a13      	ldr	r2, [pc, #76]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	fb02 f203 	mul.w	r2, r2, r3
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <vPortSuppressTicksAndSleep+0x180>)
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 8001342:	f7ff feb1 	bl	80010a8 <vPortEnterCritical>
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8001346:	4a0b      	ldr	r2, [pc, #44]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <vPortSuppressTicksAndSleep+0x17c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 8001352:	69b8      	ldr	r0, [r7, #24]
 8001354:	f001 ff64 	bl	8003220 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8001358:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <vPortSuppressTicksAndSleep+0x18c>)
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <vPortSuppressTicksAndSleep+0x184>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3b01      	subs	r3, #1
 8001360:	6013      	str	r3, [r2, #0]
			portEXIT_CRITICAL();
 8001362:	f7ff fecd 	bl	8001100 <vPortExitCritical>
	}
 8001366:	bf00      	nop
 8001368:	3720      	adds	r7, #32
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200010d0 	.word	0x200010d0
 8001374:	e000e010 	.word	0xe000e010
 8001378:	e000e018 	.word	0xe000e018
 800137c:	200010cc 	.word	0x200010cc
 8001380:	200010d4 	.word	0x200010d4
 8001384:	e000e014 	.word	0xe000e014

08001388 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <vPortSetupTimerInterrupt+0x5c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a15      	ldr	r2, [pc, #84]	; (80013e8 <vPortSetupTimerInterrupt+0x60>)
 8001392:	fba2 2303 	umull	r2, r3, r2, r3
 8001396:	099b      	lsrs	r3, r3, #6
 8001398:	4a14      	ldr	r2, [pc, #80]	; (80013ec <vPortSetupTimerInterrupt+0x64>)
 800139a:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <vPortSetupTimerInterrupt+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80013a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a8:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <vPortSetupTimerInterrupt+0x68>)
 80013aa:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <vPortSetupTimerInterrupt+0x5c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <vPortSetupTimerInterrupt+0x5c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b8:	222d      	movs	r2, #45	; 0x2d
 80013ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80013be:	4a0d      	ldr	r2, [pc, #52]	; (80013f4 <vPortSetupTimerInterrupt+0x6c>)
 80013c0:	6013      	str	r3, [r2, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80013c2:	4a0d      	ldr	r2, [pc, #52]	; (80013f8 <vPortSetupTimerInterrupt+0x70>)
 80013c4:	4b07      	ldr	r3, [pc, #28]	; (80013e4 <vPortSetupTimerInterrupt+0x5c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4907      	ldr	r1, [pc, #28]	; (80013e8 <vPortSetupTimerInterrupt+0x60>)
 80013ca:	fba1 1303 	umull	r1, r3, r1, r3
 80013ce:	099b      	lsrs	r3, r3, #6
 80013d0:	3b01      	subs	r3, #1
 80013d2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80013d4:	4b09      	ldr	r3, [pc, #36]	; (80013fc <vPortSetupTimerInterrupt+0x74>)
 80013d6:	2207      	movs	r2, #7
 80013d8:	601a      	str	r2, [r3, #0]
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	20000044 	.word	0x20000044
 80013e8:	10624dd3 	.word	0x10624dd3
 80013ec:	200010cc 	.word	0x200010cc
 80013f0:	200010d0 	.word	0x200010d0
 80013f4:	200010d4 	.word	0x200010d4
 80013f8:	e000e014 	.word	0xe000e014
 80013fc:	e000e010 	.word	0xe000e010

08001400 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001400:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001410 <vPortEnableVFP+0x10>
 8001404:	6801      	ldr	r1, [r0, #0]
 8001406:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800140a:	6001      	str	r1, [r0, #0]
 800140c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800140e:	bf00      	nop
 8001410:	e000ed88 	.word	0xe000ed88

08001414 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800141a:	f3ef 8305 	mrs	r3, IPSR
 800141e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b0f      	cmp	r3, #15
 8001424:	d90f      	bls.n	8001446 <vPortValidateInterruptPriority+0x32>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001426:	4a11      	ldr	r2, [pc, #68]	; (800146c <vPortValidateInterruptPriority+0x58>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001430:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <vPortValidateInterruptPriority+0x5c>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	78fa      	ldrb	r2, [r7, #3]
 8001436:	429a      	cmp	r2, r3
 8001438:	d205      	bcs.n	8001446 <vPortValidateInterruptPriority+0x32>
 800143a:	f240 22e6 	movw	r2, #742	; 0x2e6
 800143e:	490d      	ldr	r1, [pc, #52]	; (8001474 <vPortValidateInterruptPriority+0x60>)
 8001440:	480d      	ldr	r0, [pc, #52]	; (8001478 <vPortValidateInterruptPriority+0x64>)
 8001442:	f005 fbcd 	bl	8006be0 <iprintf>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001446:	4b0d      	ldr	r3, [pc, #52]	; (800147c <vPortValidateInterruptPriority+0x68>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <vPortValidateInterruptPriority+0x6c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	d905      	bls.n	8001462 <vPortValidateInterruptPriority+0x4e>
 8001456:	f240 22f6 	movw	r2, #758	; 0x2f6
 800145a:	4906      	ldr	r1, [pc, #24]	; (8001474 <vPortValidateInterruptPriority+0x60>)
 800145c:	4806      	ldr	r0, [pc, #24]	; (8001478 <vPortValidateInterruptPriority+0x64>)
 800145e:	f005 fbbf 	bl	8006be0 <iprintf>
	}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	e000e3f0 	.word	0xe000e3f0
 8001470:	200010d8 	.word	0x200010d8
 8001474:	08007b60 	.word	0x08007b60
 8001478:	08007b8c 	.word	0x08007b8c
 800147c:	e000ed0c 	.word	0xe000ed0c
 8001480:	200010dc 	.word	0x200010dc

08001484 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8001490:	f001 fdcc 	bl	800302c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001494:	4b54      	ldr	r3, [pc, #336]	; (80015e8 <pvPortMalloc+0x164>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d101      	bne.n	80014a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800149c:	f000 f90e 	bl	80016bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80014a0:	4b52      	ldr	r3, [pc, #328]	; (80015ec <pvPortMalloc+0x168>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4013      	ands	r3, r2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f040 8082 	bne.w	80015b2 <pvPortMalloc+0x12e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d017      	beq.n	80014e4 <pvPortMalloc+0x60>
			{
				xWantedSize += xHeapStructSize;
 80014b4:	2208      	movs	r2, #8
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d00e      	beq.n	80014e4 <pvPortMalloc+0x60>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f023 0307 	bic.w	r3, r3, #7
 80014cc:	3308      	adds	r3, #8
 80014ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d004      	beq.n	80014e4 <pvPortMalloc+0x60>
 80014da:	22bf      	movs	r2, #191	; 0xbf
 80014dc:	4944      	ldr	r1, [pc, #272]	; (80015f0 <pvPortMalloc+0x16c>)
 80014de:	4845      	ldr	r0, [pc, #276]	; (80015f4 <pvPortMalloc+0x170>)
 80014e0:	f005 fb7e 	bl	8006be0 <iprintf>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d063      	beq.n	80015b2 <pvPortMalloc+0x12e>
 80014ea:	4b43      	ldr	r3, [pc, #268]	; (80015f8 <pvPortMalloc+0x174>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d85e      	bhi.n	80015b2 <pvPortMalloc+0x12e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80014f4:	4b41      	ldr	r3, [pc, #260]	; (80015fc <pvPortMalloc+0x178>)
 80014f6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80014f8:	4b40      	ldr	r3, [pc, #256]	; (80015fc <pvPortMalloc+0x178>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80014fe:	e004      	b.n	800150a <pvPortMalloc+0x86>
				{
					pxPreviousBlock = pxBlock;
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	429a      	cmp	r2, r3
 8001512:	d203      	bcs.n	800151c <pvPortMalloc+0x98>
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f1      	bne.n	8001500 <pvPortMalloc+0x7c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800151c:	4b32      	ldr	r3, [pc, #200]	; (80015e8 <pvPortMalloc+0x164>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	429a      	cmp	r2, r3
 8001524:	d045      	beq.n	80015b2 <pvPortMalloc+0x12e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2208      	movs	r2, #8
 800152c:	4413      	add	r3, r2
 800152e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	1ad2      	subs	r2, r2, r3
 8001540:	2308      	movs	r3, #8
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	429a      	cmp	r2, r3
 8001546:	d919      	bls.n	800157c <pvPortMalloc+0xf8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	2b00      	cmp	r3, #0
 8001558:	d004      	beq.n	8001564 <pvPortMalloc+0xe0>
 800155a:	22ec      	movs	r2, #236	; 0xec
 800155c:	4924      	ldr	r1, [pc, #144]	; (80015f0 <pvPortMalloc+0x16c>)
 800155e:	4825      	ldr	r0, [pc, #148]	; (80015f4 <pvPortMalloc+0x170>)
 8001560:	f005 fb3e 	bl	8006be0 <iprintf>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	1ad2      	subs	r2, r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001576:	68b8      	ldr	r0, [r7, #8]
 8001578:	f000 f902 	bl	8001780 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800157c:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <pvPortMalloc+0x174>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	4a1c      	ldr	r2, [pc, #112]	; (80015f8 <pvPortMalloc+0x174>)
 8001588:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800158a:	4b1b      	ldr	r3, [pc, #108]	; (80015f8 <pvPortMalloc+0x174>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <pvPortMalloc+0x17c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	429a      	cmp	r2, r3
 8001594:	d203      	bcs.n	800159e <pvPortMalloc+0x11a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001596:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <pvPortMalloc+0x174>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a19      	ldr	r2, [pc, #100]	; (8001600 <pvPortMalloc+0x17c>)
 800159c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	685a      	ldr	r2, [r3, #4]
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <pvPortMalloc+0x168>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	431a      	orrs	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <pvPortMalloc+0x140>
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	4619      	mov	r1, r3
 80015be:	2094      	movs	r0, #148	; 0x94
 80015c0:	f003 fd7a 	bl	80050b8 <vTraceStoreMemMangEvent>
	}
	( void ) xTaskResumeAll();
 80015c4:	f001 fd7a 	bl	80030bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d005      	beq.n	80015de <pvPortMalloc+0x15a>
 80015d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015d6:	4906      	ldr	r1, [pc, #24]	; (80015f0 <pvPortMalloc+0x16c>)
 80015d8:	4806      	ldr	r0, [pc, #24]	; (80015f4 <pvPortMalloc+0x170>)
 80015da:	f005 fb01 	bl	8006be0 <iprintf>
	return pvReturn;
 80015de:	68fb      	ldr	r3, [r7, #12]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200060e8 	.word	0x200060e8
 80015ec:	200060f4 	.word	0x200060f4
 80015f0:	08007b9c 	.word	0x08007b9c
 80015f4:	08007bc4 	.word	0x08007bc4
 80015f8:	200060ec 	.word	0x200060ec
 80015fc:	200060e0 	.word	0x200060e0
 8001600:	200060f0 	.word	0x200060f0

08001604 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d046      	beq.n	80016a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001616:	2308      	movs	r3, #8
 8001618:	425b      	negs	r3, r3
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	4413      	add	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	4b20      	ldr	r3, [pc, #128]	; (80016ac <vPortFree+0xa8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4013      	ands	r3, r2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d105      	bne.n	800163e <vPortFree+0x3a>
 8001632:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001636:	491e      	ldr	r1, [pc, #120]	; (80016b0 <vPortFree+0xac>)
 8001638:	481e      	ldr	r0, [pc, #120]	; (80016b4 <vPortFree+0xb0>)
 800163a:	f005 fad1 	bl	8006be0 <iprintf>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d005      	beq.n	8001652 <vPortFree+0x4e>
 8001646:	f240 1241 	movw	r2, #321	; 0x141
 800164a:	4919      	ldr	r1, [pc, #100]	; (80016b0 <vPortFree+0xac>)
 800164c:	4819      	ldr	r0, [pc, #100]	; (80016b4 <vPortFree+0xb0>)
 800164e:	f005 fac7 	bl	8006be0 <iprintf>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <vPortFree+0xa8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4013      	ands	r3, r2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d021      	beq.n	80016a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d11d      	bne.n	80016a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <vPortFree+0xa8>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	43db      	mvns	r3, r3
 8001672:	401a      	ands	r2, r3
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001678:	f001 fcd8 	bl	800302c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	685a      	ldr	r2, [r3, #4]
 8001680:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <vPortFree+0xb4>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4413      	add	r3, r2
 8001686:	4a0c      	ldr	r2, [pc, #48]	; (80016b8 <vPortFree+0xb4>)
 8001688:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	425b      	negs	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	2096      	movs	r0, #150	; 0x96
 8001696:	f003 fd0f 	bl	80050b8 <vTraceStoreMemMangEvent>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800169a:	68b8      	ldr	r0, [r7, #8]
 800169c:	f000 f870 	bl	8001780 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80016a0:	f001 fd0c 	bl	80030bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80016a4:	bf00      	nop
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	200060f4 	.word	0x200060f4
 80016b0:	08007b9c 	.word	0x08007b9c
 80016b4:	08007bc4 	.word	0x08007bc4
 80016b8:	200060ec 	.word	0x200060ec

080016bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80016c2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80016c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80016c8:	4b27      	ldr	r3, [pc, #156]	; (8001768 <prvHeapInit+0xac>)
 80016ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d00c      	beq.n	80016f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3307      	adds	r3, #7
 80016da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f023 0307 	bic.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80016e4:	68ba      	ldr	r2, [r7, #8]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	4a1f      	ldr	r2, [pc, #124]	; (8001768 <prvHeapInit+0xac>)
 80016ec:	4413      	add	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80016f4:	4a1d      	ldr	r2, [pc, #116]	; (800176c <prvHeapInit+0xb0>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <prvHeapInit+0xb0>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	4413      	add	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001708:	2208      	movs	r2, #8
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1a9b      	subs	r3, r3, r2
 800170e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f023 0307 	bic.w	r3, r3, #7
 8001716:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	4a15      	ldr	r2, [pc, #84]	; (8001770 <prvHeapInit+0xb4>)
 800171c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <prvHeapInit+0xb4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2200      	movs	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <prvHeapInit+0xb4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	1ad2      	subs	r2, r2, r3
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <prvHeapInit+0xb4>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <prvHeapInit+0xb8>)
 800174a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	4a09      	ldr	r2, [pc, #36]	; (8001778 <prvHeapInit+0xbc>)
 8001752:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001754:	4b09      	ldr	r3, [pc, #36]	; (800177c <prvHeapInit+0xc0>)
 8001756:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800175a:	601a      	str	r2, [r3, #0]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	200010e0 	.word	0x200010e0
 800176c:	200060e0 	.word	0x200060e0
 8001770:	200060e8 	.word	0x200060e8
 8001774:	200060f0 	.word	0x200060f0
 8001778:	200060ec 	.word	0x200060ec
 800177c:	200060f4 	.word	0x200060f4

08001780 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <prvInsertBlockIntoFreeList+0xac>)
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e002      	b.n	8001794 <prvInsertBlockIntoFreeList+0x14>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	429a      	cmp	r2, r3
 800179c:	d3f7      	bcc.n	800178e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	441a      	add	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d108      	bne.n	80017c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	441a      	add	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	441a      	add	r2, r3
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d118      	bne.n	8001808 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <prvInsertBlockIntoFreeList+0xb0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d00d      	beq.n	80017fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	441a      	add	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	e008      	b.n	8001810 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <prvInsertBlockIntoFreeList+0xb0>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	e003      	b.n	8001810 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	429a      	cmp	r2, r3
 8001816:	d002      	beq.n	800181e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	200060e0 	.word	0x200060e0
 8001830:	200060e8 	.word	0x200060e8

08001834 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d105      	bne.n	8001854 <xQueueGenericReset+0x20>
 8001848:	f240 121b 	movw	r2, #283	; 0x11b
 800184c:	492a      	ldr	r1, [pc, #168]	; (80018f8 <xQueueGenericReset+0xc4>)
 800184e:	482b      	ldr	r0, [pc, #172]	; (80018fc <xQueueGenericReset+0xc8>)
 8001850:	f005 f9c6 	bl	8006be0 <iprintf>

	taskENTER_CRITICAL();
 8001854:	f7ff fc28 	bl	80010a8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	68f9      	ldr	r1, [r7, #12]
 8001862:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	441a      	add	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001884:	3b01      	subs	r3, #1
 8001886:	68f9      	ldr	r1, [r7, #12]
 8001888:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800188a:	fb01 f303 	mul.w	r3, r1, r3
 800188e:	441a      	add	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	22ff      	movs	r2, #255	; 0xff
 8001898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	22ff      	movs	r2, #255	; 0xff
 80018a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d114      	bne.n	80018d4 <xQueueGenericReset+0xa0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d01a      	beq.n	80018e8 <xQueueGenericReset+0xb4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3310      	adds	r3, #16
 80018b6:	4618      	mov	r0, r3
 80018b8:	f001 fe9c 	bl	80035f4 <xTaskRemoveFromEventList>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d012      	beq.n	80018e8 <xQueueGenericReset+0xb4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80018c2:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <xQueueGenericReset+0xcc>)
 80018c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	f3bf 8f4f 	dsb	sy
 80018ce:	f3bf 8f6f 	isb	sy
 80018d2:	e009      	b.n	80018e8 <xQueueGenericReset+0xb4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	3310      	adds	r3, #16
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fa32 	bl	8000d42 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	3324      	adds	r3, #36	; 0x24
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fa2d 	bl	8000d42 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80018e8:	f7ff fc0a 	bl	8001100 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	08007bd4 	.word	0x08007bd4
 80018fc:	08007be8 	.word	0x08007be8
 8001900:	e000ed04 	.word	0xe000ed04

08001904 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af02      	add	r7, sp, #8
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	4613      	mov	r3, r2
 8001910:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d105      	bne.n	8001924 <xQueueGenericCreate+0x20>
 8001918:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800191c:	4914      	ldr	r1, [pc, #80]	; (8001970 <xQueueGenericCreate+0x6c>)
 800191e:	4815      	ldr	r0, [pc, #84]	; (8001974 <xQueueGenericCreate+0x70>)
 8001920:	f005 f95e 	bl	8006be0 <iprintf>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d102      	bne.n	8001930 <xQueueGenericCreate+0x2c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
 800192e:	e004      	b.n	800193a <xQueueGenericCreate+0x36>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	68ba      	ldr	r2, [r7, #8]
 8001934:	fb02 f303 	mul.w	r3, r2, r3
 8001938:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3354      	adds	r3, #84	; 0x54
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fda0 	bl	8001484 <pvPortMalloc>
 8001944:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d00b      	beq.n	8001964 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	3354      	adds	r3, #84	; 0x54
 8001950:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001952:	79fa      	ldrb	r2, [r7, #7]
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	4613      	mov	r3, r2
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	68b9      	ldr	r1, [r7, #8]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f000 f80a 	bl	8001978 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8001964:	69bb      	ldr	r3, [r7, #24]
	}
 8001966:	4618      	mov	r0, r3
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	08007bd4 	.word	0x08007bd4
 8001974:	08007be8 	.word	0x08007be8

08001978 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001978:	b5b0      	push	{r4, r5, r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
 8001984:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d103      	bne.n	8001994 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	6a3a      	ldr	r2, [r7, #32]
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	e002      	b.n	800199a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001994:	6a3b      	ldr	r3, [r7, #32]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80019a0:	6a3b      	ldr	r3, [r7, #32]
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80019a6:	2101      	movs	r1, #1
 80019a8:	6a38      	ldr	r0, [r7, #32]
 80019aa:	f7ff ff43 	bl	8001834 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	78fa      	ldrb	r2, [r7, #3]
 80019b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 80019b6:	6a3b      	ldr	r3, [r7, #32]
 80019b8:	2200      	movs	r2, #0
 80019ba:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 80019bc:	6a38      	ldr	r0, [r7, #32]
 80019be:	f003 f993 	bl	8004ce8 <prvTraceGetObjectType>
 80019c2:	4603      	mov	r3, r0
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b23      	ldr	r3, [pc, #140]	; (8001a54 <prvInitialiseNewQueue+0xdc>)
 80019c8:	5c9b      	ldrb	r3, [r3, r2]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f004 f906 	bl	8005bdc <prvTraceGetObjectHandle>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461a      	mov	r2, r3
 80019d4:	6a3b      	ldr	r3, [r7, #32]
 80019d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80019d8:	6a38      	ldr	r0, [r7, #32]
 80019da:	f003 f985 	bl	8004ce8 <prvTraceGetObjectType>
 80019de:	4603      	mov	r3, r0
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <prvInitialiseNewQueue+0xdc>)
 80019e4:	5c9c      	ldrb	r4, [r3, r2]
 80019e6:	6a38      	ldr	r0, [r7, #32]
 80019e8:	f003 f971 	bl	8004cce <prvTraceGetObjectNumber>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4619      	mov	r1, r3
 80019f0:	4620      	mov	r0, r4
 80019f2:	f004 fa6b 	bl	8005ecc <prvMarkObjectAsUsed>
 80019f6:	6a38      	ldr	r0, [r7, #32]
 80019f8:	f003 f976 	bl	8004ce8 <prvTraceGetObjectType>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461a      	mov	r2, r3
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <prvInitialiseNewQueue+0xdc>)
 8001a02:	5c9b      	ldrb	r3, [r3, r2]
 8001a04:	3318      	adds	r3, #24
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	461d      	mov	r5, r3
 8001a0a:	6a38      	ldr	r0, [r7, #32]
 8001a0c:	f003 f96c 	bl	8004ce8 <prvTraceGetObjectType>
 8001a10:	4603      	mov	r3, r0
 8001a12:	461a      	mov	r2, r3
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <prvInitialiseNewQueue+0xdc>)
 8001a16:	5c9c      	ldrb	r4, [r3, r2]
 8001a18:	6a38      	ldr	r0, [r7, #32]
 8001a1a:	f003 f958 	bl	8004cce <prvTraceGetObjectNumber>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	461a      	mov	r2, r3
 8001a22:	4621      	mov	r1, r4
 8001a24:	4628      	mov	r0, r5
 8001a26:	f003 fbdd 	bl	80051e4 <prvTraceStoreKernelCall>
 8001a2a:	6a38      	ldr	r0, [r7, #32]
 8001a2c:	f003 f95c 	bl	8004ce8 <prvTraceGetObjectType>
 8001a30:	4603      	mov	r3, r0
 8001a32:	461a      	mov	r2, r3
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <prvInitialiseNewQueue+0xdc>)
 8001a36:	5c9c      	ldrb	r4, [r3, r2]
 8001a38:	6a38      	ldr	r0, [r7, #32]
 8001a3a:	f003 f948 	bl	8004cce <prvTraceGetObjectNumber>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2200      	movs	r2, #0
 8001a42:	4619      	mov	r1, r3
 8001a44:	4620      	mov	r0, r4
 8001a46:	f003 ffab 	bl	80059a0 <prvTraceSetObjectState>
}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000038 	.word	0x20000038

08001a58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b08a      	sub	sp, #40	; 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8001a6e:	6a3b      	ldr	r3, [r7, #32]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d105      	bne.n	8001a80 <xQueueGenericSend+0x28>
 8001a74:	f240 22d9 	movw	r2, #729	; 0x2d9
 8001a78:	49ba      	ldr	r1, [pc, #744]	; (8001d64 <xQueueGenericSend+0x30c>)
 8001a7a:	48bb      	ldr	r0, [pc, #748]	; (8001d68 <xQueueGenericSend+0x310>)
 8001a7c:	f005 f8b0 	bl	8006be0 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d103      	bne.n	8001a8e <xQueueGenericSend+0x36>
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <xQueueGenericSend+0x3a>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <xQueueGenericSend+0x3c>
 8001a92:	2300      	movs	r3, #0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d105      	bne.n	8001aa4 <xQueueGenericSend+0x4c>
 8001a98:	f240 22da 	movw	r2, #730	; 0x2da
 8001a9c:	49b1      	ldr	r1, [pc, #708]	; (8001d64 <xQueueGenericSend+0x30c>)
 8001a9e:	48b2      	ldr	r0, [pc, #712]	; (8001d68 <xQueueGenericSend+0x310>)
 8001aa0:	f005 f89e 	bl	8006be0 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d103      	bne.n	8001ab2 <xQueueGenericSend+0x5a>
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <xQueueGenericSend+0x5e>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <xQueueGenericSend+0x60>
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d105      	bne.n	8001ac8 <xQueueGenericSend+0x70>
 8001abc:	f240 22db 	movw	r2, #731	; 0x2db
 8001ac0:	49a8      	ldr	r1, [pc, #672]	; (8001d64 <xQueueGenericSend+0x30c>)
 8001ac2:	48a9      	ldr	r0, [pc, #676]	; (8001d68 <xQueueGenericSend+0x310>)
 8001ac4:	f005 f88c 	bl	8006be0 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ac8:	f001 ffd8 	bl	8003a7c <xTaskGetSchedulerState>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d102      	bne.n	8001ad8 <xQueueGenericSend+0x80>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <xQueueGenericSend+0x84>
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e000      	b.n	8001ade <xQueueGenericSend+0x86>
 8001adc:	2300      	movs	r3, #0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d105      	bne.n	8001aee <xQueueGenericSend+0x96>
 8001ae2:	f240 22de 	movw	r2, #734	; 0x2de
 8001ae6:	499f      	ldr	r1, [pc, #636]	; (8001d64 <xQueueGenericSend+0x30c>)
 8001ae8:	489f      	ldr	r0, [pc, #636]	; (8001d68 <xQueueGenericSend+0x310>)
 8001aea:	f005 f879 	bl	8006be0 <iprintf>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001aee:	f7ff fadb 	bl	80010a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001af6:	6a3b      	ldr	r3, [r7, #32]
 8001af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d302      	bcc.n	8001b04 <xQueueGenericSend+0xac>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d178      	bne.n	8001bf6 <xQueueGenericSend+0x19e>
			{
				traceQUEUE_SEND( pxQueue );
 8001b04:	6a38      	ldr	r0, [r7, #32]
 8001b06:	f003 f8ef 	bl	8004ce8 <prvTraceGetObjectType>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4b97      	ldr	r3, [pc, #604]	; (8001d6c <xQueueGenericSend+0x314>)
 8001b10:	5c9b      	ldrb	r3, [r3, r2]
 8001b12:	3320      	adds	r3, #32
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	461d      	mov	r5, r3
 8001b18:	6a38      	ldr	r0, [r7, #32]
 8001b1a:	f003 f8e5 	bl	8004ce8 <prvTraceGetObjectType>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b92      	ldr	r3, [pc, #584]	; (8001d6c <xQueueGenericSend+0x314>)
 8001b24:	5c9c      	ldrb	r4, [r3, r2]
 8001b26:	6a38      	ldr	r0, [r7, #32]
 8001b28:	f003 f8d1 	bl	8004cce <prvTraceGetObjectNumber>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4621      	mov	r1, r4
 8001b32:	4628      	mov	r0, r5
 8001b34:	f003 fb56 	bl	80051e4 <prvTraceStoreKernelCall>
 8001b38:	6a38      	ldr	r0, [r7, #32]
 8001b3a:	f003 f8d5 	bl	8004ce8 <prvTraceGetObjectType>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b8a      	ldr	r3, [pc, #552]	; (8001d6c <xQueueGenericSend+0x314>)
 8001b44:	5c9c      	ldrb	r4, [r3, r2]
 8001b46:	6a38      	ldr	r0, [r7, #32]
 8001b48:	f003 f8c1 	bl	8004cce <prvTraceGetObjectNumber>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	461d      	mov	r5, r3
 8001b50:	6a38      	ldr	r0, [r7, #32]
 8001b52:	f003 f8c9 	bl	8004ce8 <prvTraceGetObjectType>
 8001b56:	4603      	mov	r3, r0
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b84      	ldr	r3, [pc, #528]	; (8001d6c <xQueueGenericSend+0x314>)
 8001b5c:	5c9b      	ldrb	r3, [r3, r2]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d005      	beq.n	8001b6e <xQueueGenericSend+0x116>
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	3301      	adds	r3, #1
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	e000      	b.n	8001b70 <xQueueGenericSend+0x118>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4629      	mov	r1, r5
 8001b74:	4620      	mov	r0, r4
 8001b76:	f003 ff13 	bl	80059a0 <prvTraceSetObjectState>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6a38      	ldr	r0, [r7, #32]
 8001b80:	f000 fca5 	bl	80024ce <prvCopyDataToQueue>
 8001b84:	61f8      	str	r0, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001b86:	6a3b      	ldr	r3, [r7, #32]
 8001b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d00f      	beq.n	8001bae <xQueueGenericSend+0x156>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8001b8e:	6839      	ldr	r1, [r7, #0]
 8001b90:	6a38      	ldr	r0, [r7, #32]
 8001b92:	f000 fe27 	bl	80027e4 <prvNotifyQueueSetContainer>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d028      	beq.n	8001bee <xQueueGenericSend+0x196>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8001b9c:	4b74      	ldr	r3, [pc, #464]	; (8001d70 <xQueueGenericSend+0x318>)
 8001b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	f3bf 8f4f 	dsb	sy
 8001ba8:	f3bf 8f6f 	isb	sy
 8001bac:	e01f      	b.n	8001bee <xQueueGenericSend+0x196>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d010      	beq.n	8001bd8 <xQueueGenericSend+0x180>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001bb6:	6a3b      	ldr	r3, [r7, #32]
 8001bb8:	3324      	adds	r3, #36	; 0x24
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f001 fd1a 	bl	80035f4 <xTaskRemoveFromEventList>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d013      	beq.n	8001bee <xQueueGenericSend+0x196>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8001bc6:	4b6a      	ldr	r3, [pc, #424]	; (8001d70 <xQueueGenericSend+0x318>)
 8001bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	f3bf 8f4f 	dsb	sy
 8001bd2:	f3bf 8f6f 	isb	sy
 8001bd6:	e00a      	b.n	8001bee <xQueueGenericSend+0x196>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d007      	beq.n	8001bee <xQueueGenericSend+0x196>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8001bde:	4b64      	ldr	r3, [pc, #400]	; (8001d70 <xQueueGenericSend+0x318>)
 8001be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	f3bf 8f4f 	dsb	sy
 8001bea:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001bee:	f7ff fa87 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0b1      	b.n	8001d5a <xQueueGenericSend+0x302>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d11d      	bne.n	8001c38 <xQueueGenericSend+0x1e0>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001bfc:	f7ff fa80 	bl	8001100 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8001c00:	6a38      	ldr	r0, [r7, #32]
 8001c02:	f003 f871 	bl	8004ce8 <prvTraceGetObjectType>
 8001c06:	4603      	mov	r3, r0
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b58      	ldr	r3, [pc, #352]	; (8001d6c <xQueueGenericSend+0x314>)
 8001c0c:	5c9b      	ldrb	r3, [r3, r2]
 8001c0e:	3348      	adds	r3, #72	; 0x48
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	461d      	mov	r5, r3
 8001c14:	6a38      	ldr	r0, [r7, #32]
 8001c16:	f003 f867 	bl	8004ce8 <prvTraceGetObjectType>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <xQueueGenericSend+0x314>)
 8001c20:	5c9c      	ldrb	r4, [r3, r2]
 8001c22:	6a38      	ldr	r0, [r7, #32]
 8001c24:	f003 f853 	bl	8004cce <prvTraceGetObjectNumber>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	4628      	mov	r0, r5
 8001c30:	f003 fad8 	bl	80051e4 <prvTraceStoreKernelCall>
					return errQUEUE_FULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	e090      	b.n	8001d5a <xQueueGenericSend+0x302>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <xQueueGenericSend+0x1f4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 fd40 	bl	80036c8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001c4c:	f7ff fa58 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001c50:	f001 f9ec 	bl	800302c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001c54:	f7ff fa28 	bl	80010a8 <vPortEnterCritical>
 8001c58:	6a3b      	ldr	r3, [r7, #32]
 8001c5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c64:	d103      	bne.n	8001c6e <xQueueGenericSend+0x216>
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c7a:	d103      	bne.n	8001c84 <xQueueGenericSend+0x22c>
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001c84:	f7ff fa3c 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001c88:	1d3a      	adds	r2, r7, #4
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f001 fd3b 	bl	800370c <xTaskCheckForTimeOut>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d13e      	bne.n	8001d1a <xQueueGenericSend+0x2c2>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001c9c:	6a38      	ldr	r0, [r7, #32]
 8001c9e:	f000 fd1c 	bl	80026da <prvIsQueueFull>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d032      	beq.n	8001d0e <xQueueGenericSend+0x2b6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8001ca8:	6a38      	ldr	r0, [r7, #32]
 8001caa:	f003 f81d 	bl	8004ce8 <prvTraceGetObjectType>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b2e      	ldr	r3, [pc, #184]	; (8001d6c <xQueueGenericSend+0x314>)
 8001cb4:	5c9b      	ldrb	r3, [r3, r2]
 8001cb6:	3370      	adds	r3, #112	; 0x70
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	461d      	mov	r5, r3
 8001cbc:	6a38      	ldr	r0, [r7, #32]
 8001cbe:	f003 f813 	bl	8004ce8 <prvTraceGetObjectType>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b29      	ldr	r3, [pc, #164]	; (8001d6c <xQueueGenericSend+0x314>)
 8001cc8:	5c9c      	ldrb	r4, [r3, r2]
 8001cca:	6a38      	ldr	r0, [r7, #32]
 8001ccc:	f002 ffff 	bl	8004cce <prvTraceGetObjectNumber>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4621      	mov	r1, r4
 8001cd6:	4628      	mov	r0, r5
 8001cd8:	f003 fa84 	bl	80051e4 <prvTraceStoreKernelCall>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	3310      	adds	r3, #16
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f001 fc19 	bl	800351c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001cea:	6a38      	ldr	r0, [r7, #32]
 8001cec:	f000 fc7f 	bl	80025ee <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001cf0:	f001 f9e4 	bl	80030bc <xTaskResumeAll>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f47f aef9 	bne.w	8001aee <xQueueGenericSend+0x96>
				{
					portYIELD_WITHIN_API();
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <xQueueGenericSend+0x318>)
 8001cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	f3bf 8f4f 	dsb	sy
 8001d08:	f3bf 8f6f 	isb	sy
 8001d0c:	e6ef      	b.n	8001aee <xQueueGenericSend+0x96>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001d0e:	6a38      	ldr	r0, [r7, #32]
 8001d10:	f000 fc6d 	bl	80025ee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d14:	f001 f9d2 	bl	80030bc <xTaskResumeAll>
 8001d18:	e6e9      	b.n	8001aee <xQueueGenericSend+0x96>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001d1a:	6a38      	ldr	r0, [r7, #32]
 8001d1c:	f000 fc67 	bl	80025ee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d20:	f001 f9cc 	bl	80030bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8001d24:	6a38      	ldr	r0, [r7, #32]
 8001d26:	f002 ffdf 	bl	8004ce8 <prvTraceGetObjectType>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <xQueueGenericSend+0x314>)
 8001d30:	5c9b      	ldrb	r3, [r3, r2]
 8001d32:	3348      	adds	r3, #72	; 0x48
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	461d      	mov	r5, r3
 8001d38:	6a38      	ldr	r0, [r7, #32]
 8001d3a:	f002 ffd5 	bl	8004ce8 <prvTraceGetObjectType>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <xQueueGenericSend+0x314>)
 8001d44:	5c9c      	ldrb	r4, [r3, r2]
 8001d46:	6a38      	ldr	r0, [r7, #32]
 8001d48:	f002 ffc1 	bl	8004cce <prvTraceGetObjectNumber>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4621      	mov	r1, r4
 8001d52:	4628      	mov	r0, r5
 8001d54:	f003 fa46 	bl	80051e4 <prvTraceStoreKernelCall>
			return errQUEUE_FULL;
 8001d58:	2300      	movs	r3, #0
		}
	}
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3728      	adds	r7, #40	; 0x28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bdb0      	pop	{r4, r5, r7, pc}
 8001d62:	bf00      	nop
 8001d64:	08007bd4 	.word	0x08007bd4
 8001d68:	08007be8 	.word	0x08007be8
 8001d6c:	20000038 	.word	0x20000038
 8001d70:	e000ed04 	.word	0xe000ed04

08001d74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001d74:	b5b0      	push	{r4, r5, r7, lr}
 8001d76:	b08c      	sub	sp, #48	; 0x30
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 8001d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d105      	bne.n	8001d98 <xQueueGenericSendFromISR+0x24>
 8001d8c:	f240 329f 	movw	r2, #927	; 0x39f
 8001d90:	496a      	ldr	r1, [pc, #424]	; (8001f3c <xQueueGenericSendFromISR+0x1c8>)
 8001d92:	486b      	ldr	r0, [pc, #428]	; (8001f40 <xQueueGenericSendFromISR+0x1cc>)
 8001d94:	f004 ff24 	bl	8006be0 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d103      	bne.n	8001da6 <xQueueGenericSendFromISR+0x32>
 8001d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <xQueueGenericSendFromISR+0x36>
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <xQueueGenericSendFromISR+0x38>
 8001daa:	2300      	movs	r3, #0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d105      	bne.n	8001dbc <xQueueGenericSendFromISR+0x48>
 8001db0:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8001db4:	4961      	ldr	r1, [pc, #388]	; (8001f3c <xQueueGenericSendFromISR+0x1c8>)
 8001db6:	4862      	ldr	r0, [pc, #392]	; (8001f40 <xQueueGenericSendFromISR+0x1cc>)
 8001db8:	f004 ff12 	bl	8006be0 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d103      	bne.n	8001dca <xQueueGenericSendFromISR+0x56>
 8001dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <xQueueGenericSendFromISR+0x5a>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <xQueueGenericSendFromISR+0x5c>
 8001dce:	2300      	movs	r3, #0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d105      	bne.n	8001de0 <xQueueGenericSendFromISR+0x6c>
 8001dd4:	f240 32a1 	movw	r2, #929	; 0x3a1
 8001dd8:	4958      	ldr	r1, [pc, #352]	; (8001f3c <xQueueGenericSendFromISR+0x1c8>)
 8001dda:	4859      	ldr	r0, [pc, #356]	; (8001f40 <xQueueGenericSendFromISR+0x1cc>)
 8001ddc:	f004 ff00 	bl	8006be0 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001de0:	f7ff fb18 	bl	8001414 <vPortValidateInterruptPriority>
	__asm volatile
 8001de4:	f3ef 8211 	mrs	r2, BASEPRI
 8001de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dec:	f383 8811 	msr	BASEPRI, r3
 8001df0:	f3bf 8f6f 	isb	sy
 8001df4:	f3bf 8f4f 	dsb	sy
 8001df8:	61fa      	str	r2, [r7, #28]
 8001dfa:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8001dfc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d302      	bcc.n	8001e12 <xQueueGenericSendFromISR+0x9e>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d16d      	bne.n	8001eee <xQueueGenericSendFromISR+0x17a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001e1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e1e:	f002 ff63 	bl	8004ce8 <prvTraceGetObjectType>
 8001e22:	4603      	mov	r3, r0
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b47      	ldr	r3, [pc, #284]	; (8001f44 <xQueueGenericSendFromISR+0x1d0>)
 8001e28:	5c9b      	ldrb	r3, [r3, r2]
 8001e2a:	3330      	adds	r3, #48	; 0x30
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	461d      	mov	r5, r3
 8001e30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e32:	f002 ff59 	bl	8004ce8 <prvTraceGetObjectType>
 8001e36:	4603      	mov	r3, r0
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b42      	ldr	r3, [pc, #264]	; (8001f44 <xQueueGenericSendFromISR+0x1d0>)
 8001e3c:	5c9c      	ldrb	r4, [r3, r2]
 8001e3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e40:	f002 ff45 	bl	8004cce <prvTraceGetObjectNumber>
 8001e44:	4603      	mov	r3, r0
 8001e46:	461a      	mov	r2, r3
 8001e48:	4621      	mov	r1, r4
 8001e4a:	4628      	mov	r0, r5
 8001e4c:	f003 f9ca 	bl	80051e4 <prvTraceStoreKernelCall>
 8001e50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e52:	f002 ff49 	bl	8004ce8 <prvTraceGetObjectType>
 8001e56:	4603      	mov	r3, r0
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <xQueueGenericSendFromISR+0x1d0>)
 8001e5c:	5c9c      	ldrb	r4, [r3, r2]
 8001e5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e60:	f002 ff35 	bl	8004cce <prvTraceGetObjectNumber>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4619      	mov	r1, r3
 8001e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	3301      	adds	r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	461a      	mov	r2, r3
 8001e74:	4620      	mov	r0, r4
 8001e76:	f003 fd93 	bl	80059a0 <prvTraceSetObjectState>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e80:	f000 fb25 	bl	80024ce <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001e84:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001e88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e8c:	d124      	bne.n	8001ed8 <xQueueGenericSendFromISR+0x164>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00d      	beq.n	8001eb2 <xQueueGenericSendFromISR+0x13e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8001e96:	6839      	ldr	r1, [r7, #0]
 8001e98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e9a:	f000 fca3 	bl	80027e4 <prvNotifyQueueSetContainer>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d021      	beq.n	8001ee8 <xQueueGenericSendFromISR+0x174>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d01e      	beq.n	8001ee8 <xQueueGenericSendFromISR+0x174>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	e01a      	b.n	8001ee8 <xQueueGenericSendFromISR+0x174>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d016      	beq.n	8001ee8 <xQueueGenericSendFromISR+0x174>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ebc:	3324      	adds	r3, #36	; 0x24
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f001 fb98 	bl	80035f4 <xTaskRemoveFromEventList>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00e      	beq.n	8001ee8 <xQueueGenericSendFromISR+0x174>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00b      	beq.n	8001ee8 <xQueueGenericSendFromISR+0x174>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	e007      	b.n	8001ee8 <xQueueGenericSendFromISR+0x174>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001edc:	3301      	adds	r3, #1
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	b25a      	sxtb	r2, r3
 8001ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
 8001eec:	e01b      	b.n	8001f26 <xQueueGenericSendFromISR+0x1b2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001eee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ef0:	f002 fefa 	bl	8004ce8 <prvTraceGetObjectType>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <xQueueGenericSendFromISR+0x1d0>)
 8001efa:	5c9b      	ldrb	r3, [r3, r2]
 8001efc:	3358      	adds	r3, #88	; 0x58
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	461d      	mov	r5, r3
 8001f02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f04:	f002 fef0 	bl	8004ce8 <prvTraceGetObjectType>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <xQueueGenericSendFromISR+0x1d0>)
 8001f0e:	5c9c      	ldrb	r4, [r3, r2]
 8001f10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f12:	f002 fedc 	bl	8004cce <prvTraceGetObjectNumber>
 8001f16:	4603      	mov	r3, r0
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4621      	mov	r1, r4
 8001f1c:	4628      	mov	r0, r5
 8001f1e:	f003 f961 	bl	80051e4 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	617b      	str	r3, [r7, #20]
	__asm volatile
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3730      	adds	r7, #48	; 0x30
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bdb0      	pop	{r4, r5, r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	08007bd4 	.word	0x08007bd4
 8001f40:	08007be8 	.word	0x08007be8
 8001f44:	20000038 	.word	0x20000038

08001f48 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001f48:	b5b0      	push	{r4, r5, r7, lr}
 8001f4a:	b08a      	sub	sp, #40	; 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	623b      	str	r3, [r7, #32]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001f56:	6a3b      	ldr	r3, [r7, #32]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d105      	bne.n	8001f68 <xQueueGiveFromISR+0x20>
 8001f5c:	f240 423c 	movw	r2, #1084	; 0x43c
 8001f60:	4964      	ldr	r1, [pc, #400]	; (80020f4 <xQueueGiveFromISR+0x1ac>)
 8001f62:	4865      	ldr	r0, [pc, #404]	; (80020f8 <xQueueGiveFromISR+0x1b0>)
 8001f64:	f004 fe3c 	bl	8006be0 <iprintf>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d005      	beq.n	8001f7c <xQueueGiveFromISR+0x34>
 8001f70:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001f74:	495f      	ldr	r1, [pc, #380]	; (80020f4 <xQueueGiveFromISR+0x1ac>)
 8001f76:	4860      	ldr	r0, [pc, #384]	; (80020f8 <xQueueGiveFromISR+0x1b0>)
 8001f78:	f004 fe32 	bl	8006be0 <iprintf>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d103      	bne.n	8001f8c <xQueueGiveFromISR+0x44>
 8001f84:	6a3b      	ldr	r3, [r7, #32]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <xQueueGiveFromISR+0x48>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <xQueueGiveFromISR+0x4a>
 8001f90:	2300      	movs	r3, #0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <xQueueGiveFromISR+0x5a>
 8001f96:	f240 4245 	movw	r2, #1093	; 0x445
 8001f9a:	4956      	ldr	r1, [pc, #344]	; (80020f4 <xQueueGiveFromISR+0x1ac>)
 8001f9c:	4856      	ldr	r0, [pc, #344]	; (80020f8 <xQueueGiveFromISR+0x1b0>)
 8001f9e:	f004 fe1f 	bl	8006be0 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001fa2:	f7ff fa37 	bl	8001414 <vPortValidateInterruptPriority>
	__asm volatile
 8001fa6:	f3ef 8211 	mrs	r2, BASEPRI
 8001faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fae:	f383 8811 	msr	BASEPRI, r3
 8001fb2:	f3bf 8f6f 	isb	sy
 8001fb6:	f3bf 8f4f 	dsb	sy
 8001fba:	613a      	str	r2, [r7, #16]
 8001fbc:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8001fbe:	693b      	ldr	r3, [r7, #16]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001fc0:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc6:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d96a      	bls.n	80020a8 <xQueueGiveFromISR+0x160>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001fd8:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001fda:	6a38      	ldr	r0, [r7, #32]
 8001fdc:	f002 fe84 	bl	8004ce8 <prvTraceGetObjectType>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	4b45      	ldr	r3, [pc, #276]	; (80020fc <xQueueGiveFromISR+0x1b4>)
 8001fe6:	5c9b      	ldrb	r3, [r3, r2]
 8001fe8:	3330      	adds	r3, #48	; 0x30
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	461d      	mov	r5, r3
 8001fee:	6a38      	ldr	r0, [r7, #32]
 8001ff0:	f002 fe7a 	bl	8004ce8 <prvTraceGetObjectType>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	4b40      	ldr	r3, [pc, #256]	; (80020fc <xQueueGiveFromISR+0x1b4>)
 8001ffa:	5c9c      	ldrb	r4, [r3, r2]
 8001ffc:	6a38      	ldr	r0, [r7, #32]
 8001ffe:	f002 fe66 	bl	8004cce <prvTraceGetObjectNumber>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	4621      	mov	r1, r4
 8002008:	4628      	mov	r0, r5
 800200a:	f003 f8eb 	bl	80051e4 <prvTraceStoreKernelCall>
 800200e:	6a38      	ldr	r0, [r7, #32]
 8002010:	f002 fe6a 	bl	8004ce8 <prvTraceGetObjectType>
 8002014:	4603      	mov	r3, r0
 8002016:	461a      	mov	r2, r3
 8002018:	4b38      	ldr	r3, [pc, #224]	; (80020fc <xQueueGiveFromISR+0x1b4>)
 800201a:	5c9c      	ldrb	r4, [r3, r2]
 800201c:	6a38      	ldr	r0, [r7, #32]
 800201e:	f002 fe56 	bl	8004cce <prvTraceGetObjectNumber>
 8002022:	4603      	mov	r3, r0
 8002024:	4619      	mov	r1, r3
 8002026:	6a3b      	ldr	r3, [r7, #32]
 8002028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800202a:	b2db      	uxtb	r3, r3
 800202c:	3301      	adds	r3, #1
 800202e:	b2db      	uxtb	r3, r3
 8002030:	461a      	mov	r2, r3
 8002032:	4620      	mov	r0, r4
 8002034:	f003 fcb4 	bl	80059a0 <prvTraceSetObjectState>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	6a3b      	ldr	r3, [r7, #32]
 800203e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002040:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002048:	d124      	bne.n	8002094 <xQueueGiveFromISR+0x14c>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00d      	beq.n	800206e <xQueueGiveFromISR+0x126>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8002052:	2100      	movs	r1, #0
 8002054:	6a38      	ldr	r0, [r7, #32]
 8002056:	f000 fbc5 	bl	80027e4 <prvNotifyQueueSetContainer>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d020      	beq.n	80020a2 <xQueueGiveFromISR+0x15a>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d01d      	beq.n	80020a2 <xQueueGiveFromISR+0x15a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2201      	movs	r2, #1
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	e019      	b.n	80020a2 <xQueueGiveFromISR+0x15a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800206e:	6a3b      	ldr	r3, [r7, #32]
 8002070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002072:	2b00      	cmp	r3, #0
 8002074:	d015      	beq.n	80020a2 <xQueueGiveFromISR+0x15a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002076:	6a3b      	ldr	r3, [r7, #32]
 8002078:	3324      	adds	r3, #36	; 0x24
 800207a:	4618      	mov	r0, r3
 800207c:	f001 faba 	bl	80035f4 <xTaskRemoveFromEventList>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00d      	beq.n	80020a2 <xQueueGiveFromISR+0x15a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <xQueueGiveFromISR+0x15a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	2201      	movs	r2, #1
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	e006      	b.n	80020a2 <xQueueGiveFromISR+0x15a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002094:	7dfb      	ldrb	r3, [r7, #23]
 8002096:	3301      	adds	r3, #1
 8002098:	b2db      	uxtb	r3, r3
 800209a:	b25a      	sxtb	r2, r3
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80020a2:	2301      	movs	r3, #1
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24
 80020a6:	e01b      	b.n	80020e0 <xQueueGiveFromISR+0x198>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80020a8:	6a38      	ldr	r0, [r7, #32]
 80020aa:	f002 fe1d 	bl	8004ce8 <prvTraceGetObjectType>
 80020ae:	4603      	mov	r3, r0
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b12      	ldr	r3, [pc, #72]	; (80020fc <xQueueGiveFromISR+0x1b4>)
 80020b4:	5c9b      	ldrb	r3, [r3, r2]
 80020b6:	3358      	adds	r3, #88	; 0x58
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	461d      	mov	r5, r3
 80020bc:	6a38      	ldr	r0, [r7, #32]
 80020be:	f002 fe13 	bl	8004ce8 <prvTraceGetObjectType>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b0d      	ldr	r3, [pc, #52]	; (80020fc <xQueueGiveFromISR+0x1b4>)
 80020c8:	5c9c      	ldrb	r4, [r3, r2]
 80020ca:	6a38      	ldr	r0, [r7, #32]
 80020cc:	f002 fdff 	bl	8004cce <prvTraceGetObjectNumber>
 80020d0:	4603      	mov	r3, r0
 80020d2:	461a      	mov	r2, r3
 80020d4:	4621      	mov	r1, r4
 80020d6:	4628      	mov	r0, r5
 80020d8:	f003 f884 	bl	80051e4 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3728      	adds	r7, #40	; 0x28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bdb0      	pop	{r4, r5, r7, pc}
 80020f4:	08007bd4 	.word	0x08007bd4
 80020f8:	08007be8 	.word	0x08007be8
 80020fc:	20000038 	.word	0x20000038

08002100 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8002100:	b5b0      	push	{r4, r5, r7, lr}
 8002102:	b08a      	sub	sp, #40	; 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
 800210c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800210e:	2300      	movs	r3, #0
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d105      	bne.n	8002128 <xQueueGenericReceive+0x28>
 800211c:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8002120:	497a      	ldr	r1, [pc, #488]	; (800230c <xQueueGenericReceive+0x20c>)
 8002122:	487b      	ldr	r0, [pc, #492]	; (8002310 <xQueueGenericReceive+0x210>)
 8002124:	f004 fd5c 	bl	8006be0 <iprintf>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d103      	bne.n	8002136 <xQueueGenericReceive+0x36>
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <xQueueGenericReceive+0x3a>
 8002136:	2301      	movs	r3, #1
 8002138:	e000      	b.n	800213c <xQueueGenericReceive+0x3c>
 800213a:	2300      	movs	r3, #0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d105      	bne.n	800214c <xQueueGenericReceive+0x4c>
 8002140:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8002144:	4971      	ldr	r1, [pc, #452]	; (800230c <xQueueGenericReceive+0x20c>)
 8002146:	4872      	ldr	r0, [pc, #456]	; (8002310 <xQueueGenericReceive+0x210>)
 8002148:	f004 fd4a 	bl	8006be0 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800214c:	f001 fc96 	bl	8003a7c <xTaskGetSchedulerState>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d102      	bne.n	800215c <xQueueGenericReceive+0x5c>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <xQueueGenericReceive+0x60>
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <xQueueGenericReceive+0x62>
 8002160:	2300      	movs	r3, #0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d105      	bne.n	8002172 <xQueueGenericReceive+0x72>
 8002166:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 800216a:	4968      	ldr	r1, [pc, #416]	; (800230c <xQueueGenericReceive+0x20c>)
 800216c:	4868      	ldr	r0, [pc, #416]	; (8002310 <xQueueGenericReceive+0x210>)
 800216e:	f004 fd37 	bl	8006be0 <iprintf>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002172:	f7fe ff99 	bl	80010a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002176:	6a3b      	ldr	r3, [r7, #32]
 8002178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 80a2 	beq.w	80022c8 <xQueueGenericReceive+0x1c8>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800218a:	68b9      	ldr	r1, [r7, #8]
 800218c:	6a38      	ldr	r0, [r7, #32]
 800218e:	f000 fa08 	bl	80025a2 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d162      	bne.n	800225e <xQueueGenericReceive+0x15e>
				{
					traceQUEUE_RECEIVE( pxQueue );
 8002198:	6a38      	ldr	r0, [r7, #32]
 800219a:	f002 fda5 	bl	8004ce8 <prvTraceGetObjectType>
 800219e:	4603      	mov	r3, r0
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b5c      	ldr	r3, [pc, #368]	; (8002314 <xQueueGenericReceive+0x214>)
 80021a4:	5c9b      	ldrb	r3, [r3, r2]
 80021a6:	3328      	adds	r3, #40	; 0x28
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	461d      	mov	r5, r3
 80021ac:	6a38      	ldr	r0, [r7, #32]
 80021ae:	f002 fd9b 	bl	8004ce8 <prvTraceGetObjectType>
 80021b2:	4603      	mov	r3, r0
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b57      	ldr	r3, [pc, #348]	; (8002314 <xQueueGenericReceive+0x214>)
 80021b8:	5c9c      	ldrb	r4, [r3, r2]
 80021ba:	6a38      	ldr	r0, [r7, #32]
 80021bc:	f002 fd87 	bl	8004cce <prvTraceGetObjectNumber>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	4621      	mov	r1, r4
 80021c6:	4628      	mov	r0, r5
 80021c8:	f003 f80c 	bl	80051e4 <prvTraceStoreKernelCall>
 80021cc:	6a38      	ldr	r0, [r7, #32]
 80021ce:	f002 fd8b 	bl	8004ce8 <prvTraceGetObjectType>
 80021d2:	4603      	mov	r3, r0
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b4f      	ldr	r3, [pc, #316]	; (8002314 <xQueueGenericReceive+0x214>)
 80021d8:	5c9c      	ldrb	r4, [r3, r2]
 80021da:	6a38      	ldr	r0, [r7, #32]
 80021dc:	f002 fd77 	bl	8004cce <prvTraceGetObjectNumber>
 80021e0:	4603      	mov	r3, r0
 80021e2:	461d      	mov	r5, r3
 80021e4:	6a38      	ldr	r0, [r7, #32]
 80021e6:	f002 fd7f 	bl	8004ce8 <prvTraceGetObjectType>
 80021ea:	4603      	mov	r3, r0
 80021ec:	461a      	mov	r2, r3
 80021ee:	4b49      	ldr	r3, [pc, #292]	; (8002314 <xQueueGenericReceive+0x214>)
 80021f0:	5c9b      	ldrb	r3, [r3, r2]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d107      	bne.n	8002206 <xQueueGenericReceive+0x106>
 80021f6:	f002 fd63 	bl	8004cc0 <prvTraceGetCurrentTaskHandle>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f002 fd7f 	bl	8004d00 <prvTraceGetTaskNumber>
 8002202:	4603      	mov	r3, r0
 8002204:	e004      	b.n	8002210 <xQueueGenericReceive+0x110>
 8002206:	6a3b      	ldr	r3, [r7, #32]
 8002208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800220a:	b2db      	uxtb	r3, r3
 800220c:	3b01      	subs	r3, #1
 800220e:	b2db      	uxtb	r3, r3
 8002210:	461a      	mov	r2, r3
 8002212:	4629      	mov	r1, r5
 8002214:	4620      	mov	r0, r4
 8002216:	f003 fbc3 	bl	80059a0 <prvTraceSetObjectState>

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	1e5a      	subs	r2, r3, #1
 800221e:	6a3b      	ldr	r3, [r7, #32]
 8002220:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d104      	bne.n	8002234 <xQueueGenericReceive+0x134>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800222a:	f001 fd8b 	bl	8003d44 <pvTaskIncrementMutexHeldCount>
 800222e:	4602      	mov	r2, r0
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d041      	beq.n	80022c0 <xQueueGenericReceive+0x1c0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	3310      	adds	r3, #16
 8002240:	4618      	mov	r0, r3
 8002242:	f001 f9d7 	bl	80035f4 <xTaskRemoveFromEventList>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d039      	beq.n	80022c0 <xQueueGenericReceive+0x1c0>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800224c:	4b32      	ldr	r3, [pc, #200]	; (8002318 <xQueueGenericReceive+0x218>)
 800224e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	f3bf 8f4f 	dsb	sy
 8002258:	f3bf 8f6f 	isb	sy
 800225c:	e030      	b.n	80022c0 <xQueueGenericReceive+0x1c0>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
 800225e:	6a38      	ldr	r0, [r7, #32]
 8002260:	f002 fd42 	bl	8004ce8 <prvTraceGetObjectType>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	4b2a      	ldr	r3, [pc, #168]	; (8002314 <xQueueGenericReceive+0x214>)
 800226a:	5c9b      	ldrb	r3, [r3, r2]
 800226c:	3378      	adds	r3, #120	; 0x78
 800226e:	b2db      	uxtb	r3, r3
 8002270:	461d      	mov	r5, r3
 8002272:	6a38      	ldr	r0, [r7, #32]
 8002274:	f002 fd38 	bl	8004ce8 <prvTraceGetObjectType>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	4b25      	ldr	r3, [pc, #148]	; (8002314 <xQueueGenericReceive+0x214>)
 800227e:	5c9c      	ldrb	r4, [r3, r2]
 8002280:	6a38      	ldr	r0, [r7, #32]
 8002282:	f002 fd24 	bl	8004cce <prvTraceGetObjectNumber>
 8002286:	4603      	mov	r3, r0
 8002288:	461a      	mov	r2, r3
 800228a:	4621      	mov	r1, r4
 800228c:	4628      	mov	r0, r5
 800228e:	f002 ffa9 	bl	80051e4 <prvTraceStoreKernelCall>

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002292:	6a3b      	ldr	r3, [r7, #32]
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002298:	6a3b      	ldr	r3, [r7, #32]
 800229a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00f      	beq.n	80022c0 <xQueueGenericReceive+0x1c0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	3324      	adds	r3, #36	; 0x24
 80022a4:	4618      	mov	r0, r3
 80022a6:	f001 f9a5 	bl	80035f4 <xTaskRemoveFromEventList>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d007      	beq.n	80022c0 <xQueueGenericReceive+0x1c0>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80022b0:	4b19      	ldr	r3, [pc, #100]	; (8002318 <xQueueGenericReceive+0x218>)
 80022b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	f3bf 8f4f 	dsb	sy
 80022bc:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80022c0:	f7fe ff1e 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0e1      	b.n	800248c <xQueueGenericReceive+0x38c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d126      	bne.n	800231c <xQueueGenericReceive+0x21c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80022ce:	f7fe ff17 	bl	8001100 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80022d2:	6a38      	ldr	r0, [r7, #32]
 80022d4:	f002 fd08 	bl	8004ce8 <prvTraceGetObjectType>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <xQueueGenericReceive+0x214>)
 80022de:	5c9b      	ldrb	r3, [r3, r2]
 80022e0:	3350      	adds	r3, #80	; 0x50
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	461d      	mov	r5, r3
 80022e6:	6a38      	ldr	r0, [r7, #32]
 80022e8:	f002 fcfe 	bl	8004ce8 <prvTraceGetObjectType>
 80022ec:	4603      	mov	r3, r0
 80022ee:	461a      	mov	r2, r3
 80022f0:	4b08      	ldr	r3, [pc, #32]	; (8002314 <xQueueGenericReceive+0x214>)
 80022f2:	5c9c      	ldrb	r4, [r3, r2]
 80022f4:	6a38      	ldr	r0, [r7, #32]
 80022f6:	f002 fcea 	bl	8004cce <prvTraceGetObjectNumber>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	4621      	mov	r1, r4
 8002300:	4628      	mov	r0, r5
 8002302:	f002 ff6f 	bl	80051e4 <prvTraceStoreKernelCall>
					return errQUEUE_EMPTY;
 8002306:	2300      	movs	r3, #0
 8002308:	e0c0      	b.n	800248c <xQueueGenericReceive+0x38c>
 800230a:	bf00      	nop
 800230c:	08007bd4 	.word	0x08007bd4
 8002310:	08007be8 	.word	0x08007be8
 8002314:	20000038 	.word	0x20000038
 8002318:	e000ed04 	.word	0xe000ed04
				}
				else if( xEntryTimeSet == pdFALSE )
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <xQueueGenericReceive+0x230>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002322:	f107 0310 	add.w	r3, r7, #16
 8002326:	4618      	mov	r0, r3
 8002328:	f001 f9ce 	bl	80036c8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800232c:	2301      	movs	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002330:	f7fe fee6 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002334:	f000 fe7a 	bl	800302c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002338:	f7fe feb6 	bl	80010a8 <vPortEnterCritical>
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002342:	b25b      	sxtb	r3, r3
 8002344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002348:	d103      	bne.n	8002352 <xQueueGenericReceive+0x252>
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002358:	b25b      	sxtb	r3, r3
 800235a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800235e:	d103      	bne.n	8002368 <xQueueGenericReceive+0x268>
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002368:	f7fe feca 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800236c:	1d3a      	adds	r2, r7, #4
 800236e:	f107 0310 	add.w	r3, r7, #16
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f001 f9c9 	bl	800370c <xTaskCheckForTimeOut>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d15e      	bne.n	800243e <xQueueGenericReceive+0x33e>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002380:	6a38      	ldr	r0, [r7, #32]
 8002382:	f000 f994 	bl	80026ae <prvIsQueueEmpty>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d052      	beq.n	8002432 <xQueueGenericReceive+0x332>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 800238c:	6a38      	ldr	r0, [r7, #32]
 800238e:	f002 fcab 	bl	8004ce8 <prvTraceGetObjectType>
 8002392:	4603      	mov	r3, r0
 8002394:	461a      	mov	r2, r3
 8002396:	4b3f      	ldr	r3, [pc, #252]	; (8002494 <xQueueGenericReceive+0x394>)
 8002398:	5c9b      	ldrb	r3, [r3, r2]
 800239a:	3368      	adds	r3, #104	; 0x68
 800239c:	b2db      	uxtb	r3, r3
 800239e:	461d      	mov	r5, r3
 80023a0:	6a38      	ldr	r0, [r7, #32]
 80023a2:	f002 fca1 	bl	8004ce8 <prvTraceGetObjectType>
 80023a6:	4603      	mov	r3, r0
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b3a      	ldr	r3, [pc, #232]	; (8002494 <xQueueGenericReceive+0x394>)
 80023ac:	5c9c      	ldrb	r4, [r3, r2]
 80023ae:	6a38      	ldr	r0, [r7, #32]
 80023b0:	f002 fc8d 	bl	8004cce <prvTraceGetObjectNumber>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	4621      	mov	r1, r4
 80023ba:	4628      	mov	r0, r5
 80023bc:	f002 ff12 	bl	80051e4 <prvTraceStoreKernelCall>
 80023c0:	6a38      	ldr	r0, [r7, #32]
 80023c2:	f002 fc91 	bl	8004ce8 <prvTraceGetObjectType>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b32      	ldr	r3, [pc, #200]	; (8002494 <xQueueGenericReceive+0x394>)
 80023cc:	5c9b      	ldrb	r3, [r3, r2]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d009      	beq.n	80023e6 <xQueueGenericReceive+0x2e6>
 80023d2:	f002 fc75 	bl	8004cc0 <prvTraceGetCurrentTaskHandle>
 80023d6:	4603      	mov	r3, r0
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 fc91 	bl	8004d00 <prvTraceGetTaskNumber>
 80023de:	4603      	mov	r3, r0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f003 fb55 	bl	8005a90 <prvTraceSetTaskInstanceFinished>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80023e6:	6a3b      	ldr	r3, [r7, #32]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d108      	bne.n	8002400 <xQueueGenericReceive+0x300>
					{
						taskENTER_CRITICAL();
 80023ee:	f7fe fe5b 	bl	80010a8 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80023f2:	6a3b      	ldr	r3, [r7, #32]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f001 fb5e 	bl	8003ab8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 80023fc:	f7fe fe80 	bl	8001100 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	3324      	adds	r3, #36	; 0x24
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4611      	mov	r1, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f001 f887 	bl	800351c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800240e:	6a38      	ldr	r0, [r7, #32]
 8002410:	f000 f8ed 	bl	80025ee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002414:	f000 fe52 	bl	80030bc <xTaskResumeAll>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	f47f aea9 	bne.w	8002172 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
 8002420:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <xQueueGenericReceive+0x398>)
 8002422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	f3bf 8f4f 	dsb	sy
 800242c:	f3bf 8f6f 	isb	sy
 8002430:	e69f      	b.n	8002172 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002432:	6a38      	ldr	r0, [r7, #32]
 8002434:	f000 f8db 	bl	80025ee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002438:	f000 fe40 	bl	80030bc <xTaskResumeAll>
 800243c:	e699      	b.n	8002172 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800243e:	6a38      	ldr	r0, [r7, #32]
 8002440:	f000 f8d5 	bl	80025ee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002444:	f000 fe3a 	bl	80030bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002448:	6a38      	ldr	r0, [r7, #32]
 800244a:	f000 f930 	bl	80026ae <prvIsQueueEmpty>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	f43f ae8e 	beq.w	8002172 <xQueueGenericReceive+0x72>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002456:	6a38      	ldr	r0, [r7, #32]
 8002458:	f002 fc46 	bl	8004ce8 <prvTraceGetObjectType>
 800245c:	4603      	mov	r3, r0
 800245e:	461a      	mov	r2, r3
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <xQueueGenericReceive+0x394>)
 8002462:	5c9b      	ldrb	r3, [r3, r2]
 8002464:	3350      	adds	r3, #80	; 0x50
 8002466:	b2db      	uxtb	r3, r3
 8002468:	461d      	mov	r5, r3
 800246a:	6a38      	ldr	r0, [r7, #32]
 800246c:	f002 fc3c 	bl	8004ce8 <prvTraceGetObjectType>
 8002470:	4603      	mov	r3, r0
 8002472:	461a      	mov	r2, r3
 8002474:	4b07      	ldr	r3, [pc, #28]	; (8002494 <xQueueGenericReceive+0x394>)
 8002476:	5c9c      	ldrb	r4, [r3, r2]
 8002478:	6a38      	ldr	r0, [r7, #32]
 800247a:	f002 fc28 	bl	8004cce <prvTraceGetObjectNumber>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	4621      	mov	r1, r4
 8002484:	4628      	mov	r0, r5
 8002486:	f002 fead 	bl	80051e4 <prvTraceStoreKernelCall>
				return errQUEUE_EMPTY;
 800248a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800248c:	4618      	mov	r0, r3
 800248e:	3728      	adds	r7, #40	; 0x28
 8002490:	46bd      	mov	sp, r7
 8002492:	bdb0      	pop	{r4, r5, r7, pc}
 8002494:	20000038 	.word	0x20000038
 8002498:	e000ed04 	.word	0xe000ed04

0800249c <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
	}
 80024c2:	4618      	mov	r0, r3
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b086      	sub	sp, #24
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	60f8      	str	r0, [r7, #12]
 80024d6:	60b9      	str	r1, [r7, #8]
 80024d8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10d      	bne.n	8002508 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d14d      	bne.n	8002590 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f001 fb7d 	bl	8003bf8 <xTaskPriorityDisinherit>
 80024fe:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	e043      	b.n	8002590 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d119      	bne.n	8002542 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6898      	ldr	r0, [r3, #8]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	461a      	mov	r2, r3
 8002518:	68b9      	ldr	r1, [r7, #8]
 800251a:	f004 fb4d 	bl	8006bb8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	441a      	add	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	d32b      	bcc.n	8002590 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	e026      	b.n	8002590 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	68d8      	ldr	r0, [r3, #12]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	461a      	mov	r2, r3
 800254c:	68b9      	ldr	r1, [r7, #8]
 800254e:	f004 fb33 	bl	8006bb8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	425b      	negs	r3, r3
 800255c:	441a      	add	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	68da      	ldr	r2, [r3, #12]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d207      	bcs.n	800257e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	425b      	negs	r3, r3
 8002578:	441a      	add	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b02      	cmp	r3, #2
 8002582:	d105      	bne.n	8002590 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	3b01      	subs	r3, #1
 800258e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1c5a      	adds	r2, r3, #1
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002598:	697b      	ldr	r3, [r7, #20]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d018      	beq.n	80025e6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	441a      	add	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d303      	bcc.n	80025d6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68d9      	ldr	r1, [r3, #12]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	461a      	mov	r2, r3
 80025e0:	6838      	ldr	r0, [r7, #0]
 80025e2:	f004 fae9 	bl	8006bb8 <memcpy>
	}
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b084      	sub	sp, #16
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80025f6:	f7fe fd57 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002600:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002602:	e01f      	b.n	8002644 <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002608:	2b00      	cmp	r3, #0
 800260a:	d009      	beq.n	8002620 <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 800260c:	2100      	movs	r1, #0
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f8e8 	bl	80027e4 <prvNotifyQueueSetContainer>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d010      	beq.n	800263c <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800261a:	f001 f8d1 	bl	80037c0 <vTaskMissedYield>
 800261e:	e00d      	b.n	800263c <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002624:	2b00      	cmp	r3, #0
 8002626:	d012      	beq.n	800264e <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3324      	adds	r3, #36	; 0x24
 800262c:	4618      	mov	r0, r3
 800262e:	f000 ffe1 	bl	80035f4 <xTaskRemoveFromEventList>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8002638:	f001 f8c2 	bl	80037c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	3b01      	subs	r3, #1
 8002640:	b2db      	uxtb	r3, r3
 8002642:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002648:	2b00      	cmp	r3, #0
 800264a:	dcdb      	bgt.n	8002604 <prvUnlockQueue+0x16>
 800264c:	e000      	b.n	8002650 <prvUnlockQueue+0x62>
						break;
 800264e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	22ff      	movs	r2, #255	; 0xff
 8002654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002658:	f7fe fd52 	bl	8001100 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800265c:	f7fe fd24 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002666:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002668:	e011      	b.n	800268e <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d012      	beq.n	8002698 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3310      	adds	r3, #16
 8002676:	4618      	mov	r0, r3
 8002678:	f000 ffbc 	bl	80035f4 <xTaskRemoveFromEventList>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 8002682:	f001 f89d 	bl	80037c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002686:	7bbb      	ldrb	r3, [r7, #14]
 8002688:	3b01      	subs	r3, #1
 800268a:	b2db      	uxtb	r3, r3
 800268c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800268e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002692:	2b00      	cmp	r3, #0
 8002694:	dce9      	bgt.n	800266a <prvUnlockQueue+0x7c>
 8002696:	e000      	b.n	800269a <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 8002698:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	22ff      	movs	r2, #255	; 0xff
 800269e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80026a2:	f7fe fd2d 	bl	8001100 <vPortExitCritical>
}
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b084      	sub	sp, #16
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80026b6:	f7fe fcf7 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d102      	bne.n	80026c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80026c2:	2301      	movs	r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	e001      	b.n	80026cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80026cc:	f7fe fd18 	bl	8001100 <vPortExitCritical>

	return xReturn;
 80026d0:	68fb      	ldr	r3, [r7, #12]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80026e2:	f7fe fce1 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d102      	bne.n	80026f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80026f2:	2301      	movs	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	e001      	b.n	80026fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80026f8:	2300      	movs	r3, #0
 80026fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80026fc:	f7fe fd00 	bl	8001100 <vPortExitCritical>

	return xReturn;
 8002700:	68fb      	ldr	r3, [r7, #12]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800270c:	b590      	push	{r4, r7, lr}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	e024      	b.n	8002766 <vQueueAddToRegistry+0x5a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800271c:	4a15      	ldr	r2, [pc, #84]	; (8002774 <vQueueAddToRegistry+0x68>)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d11b      	bne.n	8002760 <vQueueAddToRegistry+0x54>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002728:	4912      	ldr	r1, [pc, #72]	; (8002774 <vQueueAddToRegistry+0x68>)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002732:	4a10      	ldr	r2, [pc, #64]	; (8002774 <vQueueAddToRegistry+0x68>)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4413      	add	r3, r2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f002 fad2 	bl	8004ce8 <prvTraceGetObjectType>
 8002744:	4603      	mov	r3, r0
 8002746:	461a      	mov	r2, r3
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <vQueueAddToRegistry+0x6c>)
 800274a:	5c9c      	ldrb	r4, [r3, r2]
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f002 fabe 	bl	8004cce <prvTraceGetObjectNumber>
 8002752:	4603      	mov	r3, r0
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	4620      	mov	r0, r4
 800275a:	f003 fbfb 	bl	8005f54 <prvTraceSetObjectName>
				break;
 800275e:	e005      	b.n	800276c <vQueueAddToRegistry+0x60>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	3301      	adds	r3, #1
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b07      	cmp	r3, #7
 800276a:	d9d7      	bls.n	800271c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800276c:	bf00      	nop
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	bd90      	pop	{r4, r7, pc}
 8002774:	2000658c 	.word	0x2000658c
 8002778:	20000038 	.word	0x20000038

0800277c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800278c:	f7fe fc8c 	bl	80010a8 <vPortEnterCritical>
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002796:	b25b      	sxtb	r3, r3
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800279c:	d103      	bne.n	80027a6 <vQueueWaitForMessageRestricted+0x2a>
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027ac:	b25b      	sxtb	r3, r3
 80027ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027b2:	d103      	bne.n	80027bc <vQueueWaitForMessageRestricted+0x40>
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027bc:	f7fe fca0 	bl	8001100 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d106      	bne.n	80027d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	3324      	adds	r3, #36	; 0x24
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	68b9      	ldr	r1, [r7, #8]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f000 fec7 	bl	8003564 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80027d6:	6978      	ldr	r0, [r7, #20]
 80027d8:	f7ff ff09 	bl	80025ee <prvUnlockQueue>
	}
 80027dc:	bf00      	nop
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 80027e4:	b5b0      	push	{r4, r5, r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d105      	bne.n	800280a <prvNotifyQueueSetContainer+0x26>
 80027fe:	f640 12ce 	movw	r2, #2510	; 0x9ce
 8002802:	493e      	ldr	r1, [pc, #248]	; (80028fc <prvNotifyQueueSetContainer+0x118>)
 8002804:	483e      	ldr	r0, [pc, #248]	; (8002900 <prvNotifyQueueSetContainer+0x11c>)
 8002806:	f004 f9eb 	bl	8006be0 <iprintf>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002812:	429a      	cmp	r2, r3
 8002814:	d305      	bcc.n	8002822 <prvNotifyQueueSetContainer+0x3e>
 8002816:	f640 12cf 	movw	r2, #2511	; 0x9cf
 800281a:	4938      	ldr	r1, [pc, #224]	; (80028fc <prvNotifyQueueSetContainer+0x118>)
 800281c:	4838      	ldr	r0, [pc, #224]	; (8002900 <prvNotifyQueueSetContainer+0x11c>)
 800281e:	f004 f9df 	bl	8006be0 <iprintf>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800282a:	429a      	cmp	r2, r3
 800282c:	d260      	bcs.n	80028f0 <prvNotifyQueueSetContainer+0x10c>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002834:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );
 8002836:	6938      	ldr	r0, [r7, #16]
 8002838:	f002 fa56 	bl	8004ce8 <prvTraceGetObjectType>
 800283c:	4603      	mov	r3, r0
 800283e:	461a      	mov	r2, r3
 8002840:	4b30      	ldr	r3, [pc, #192]	; (8002904 <prvNotifyQueueSetContainer+0x120>)
 8002842:	5c9b      	ldrb	r3, [r3, r2]
 8002844:	3320      	adds	r3, #32
 8002846:	b2db      	uxtb	r3, r3
 8002848:	461d      	mov	r5, r3
 800284a:	6938      	ldr	r0, [r7, #16]
 800284c:	f002 fa4c 	bl	8004ce8 <prvTraceGetObjectType>
 8002850:	4603      	mov	r3, r0
 8002852:	461a      	mov	r2, r3
 8002854:	4b2b      	ldr	r3, [pc, #172]	; (8002904 <prvNotifyQueueSetContainer+0x120>)
 8002856:	5c9c      	ldrb	r4, [r3, r2]
 8002858:	6938      	ldr	r0, [r7, #16]
 800285a:	f002 fa38 	bl	8004cce <prvTraceGetObjectNumber>
 800285e:	4603      	mov	r3, r0
 8002860:	461a      	mov	r2, r3
 8002862:	4621      	mov	r1, r4
 8002864:	4628      	mov	r0, r5
 8002866:	f002 fcbd 	bl	80051e4 <prvTraceStoreKernelCall>
 800286a:	6938      	ldr	r0, [r7, #16]
 800286c:	f002 fa3c 	bl	8004ce8 <prvTraceGetObjectType>
 8002870:	4603      	mov	r3, r0
 8002872:	461a      	mov	r2, r3
 8002874:	4b23      	ldr	r3, [pc, #140]	; (8002904 <prvNotifyQueueSetContainer+0x120>)
 8002876:	5c9c      	ldrb	r4, [r3, r2]
 8002878:	6938      	ldr	r0, [r7, #16]
 800287a:	f002 fa28 	bl	8004cce <prvTraceGetObjectNumber>
 800287e:	4603      	mov	r3, r0
 8002880:	461d      	mov	r5, r3
 8002882:	6938      	ldr	r0, [r7, #16]
 8002884:	f002 fa30 	bl	8004ce8 <prvTraceGetObjectType>
 8002888:	4603      	mov	r3, r0
 800288a:	461a      	mov	r2, r3
 800288c:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <prvNotifyQueueSetContainer+0x120>)
 800288e:	5c9b      	ldrb	r3, [r3, r2]
 8002890:	2b02      	cmp	r3, #2
 8002892:	d005      	beq.n	80028a0 <prvNotifyQueueSetContainer+0xbc>
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002898:	b2db      	uxtb	r3, r3
 800289a:	3301      	adds	r3, #1
 800289c:	b2db      	uxtb	r3, r3
 800289e:	e000      	b.n	80028a2 <prvNotifyQueueSetContainer+0xbe>
 80028a0:	2300      	movs	r3, #0
 80028a2:	461a      	mov	r2, r3
 80028a4:	4629      	mov	r1, r5
 80028a6:	4620      	mov	r0, r4
 80028a8:	f003 f87a 	bl	80059a0 <prvTraceSetObjectState>

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 80028ac:	1d3b      	adds	r3, r7, #4
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	4619      	mov	r1, r3
 80028b2:	6938      	ldr	r0, [r7, #16]
 80028b4:	f7ff fe0b 	bl	80024ce <prvCopyDataToQueue>
 80028b8:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 80028ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028c2:	d10e      	bne.n	80028e2 <prvNotifyQueueSetContainer+0xfe>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d011      	beq.n	80028f0 <prvNotifyQueueSetContainer+0x10c>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	3324      	adds	r3, #36	; 0x24
 80028d0:	4618      	mov	r0, r3
 80028d2:	f000 fe8f 	bl	80035f4 <xTaskRemoveFromEventList>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d009      	beq.n	80028f0 <prvNotifyQueueSetContainer+0x10c>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80028dc:	2301      	movs	r3, #1
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	e006      	b.n	80028f0 <prvNotifyQueueSetContainer+0x10c>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	3301      	adds	r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	b25a      	sxtb	r2, r3
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80028f0:	697b      	ldr	r3, [r7, #20]
	}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bdb0      	pop	{r4, r5, r7, pc}
 80028fa:	bf00      	nop
 80028fc:	08007bd4 	.word	0x08007bd4
 8002900:	08007be8 	.word	0x08007be8
 8002904:	20000038 	.word	0x20000038

08002908 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08c      	sub	sp, #48	; 0x30
 800290c:	af04      	add	r7, sp, #16
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002918:	88fb      	ldrh	r3, [r7, #6]
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4618      	mov	r0, r3
 800291e:	f7fe fdb1 	bl	8001484 <pvPortMalloc>
 8002922:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00e      	beq.n	8002948 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800292a:	2064      	movs	r0, #100	; 0x64
 800292c:	f7fe fdaa 	bl	8001484 <pvPortMalloc>
 8002930:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	631a      	str	r2, [r3, #48]	; 0x30
 800293e:	e005      	b.n	800294c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002940:	6978      	ldr	r0, [r7, #20]
 8002942:	f7fe fe5f 	bl	8001604 <vPortFree>
 8002946:	e001      	b.n	800294c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d013      	beq.n	800297a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002952:	88fa      	ldrh	r2, [r7, #6]
 8002954:	2300      	movs	r3, #0
 8002956:	9303      	str	r3, [sp, #12]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68b9      	ldr	r1, [r7, #8]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f80f 	bl	800298c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800296e:	69f8      	ldr	r0, [r7, #28]
 8002970:	f000 f896 	bl	8002aa0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002974:	2301      	movs	r3, #1
 8002976:	61bb      	str	r3, [r7, #24]
 8002978:	e002      	b.n	8002980 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800297a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800297e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002980:	69bb      	ldr	r3, [r7, #24]
	}
 8002982:	4618      	mov	r0, r3
 8002984:	3720      	adds	r7, #32
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800299a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	461a      	mov	r2, r3
 80029a4:	21a5      	movs	r1, #165	; 0xa5
 80029a6:	f004 f912 	bl	8006bce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80029aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029b4:	3b01      	subs	r3, #1
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	f023 0307 	bic.w	r3, r3, #7
 80029c2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d005      	beq.n	80029da <prvInitialiseNewTask+0x4e>
 80029ce:	f240 322b 	movw	r2, #811	; 0x32b
 80029d2:	4931      	ldr	r1, [pc, #196]	; (8002a98 <prvInitialiseNewTask+0x10c>)
 80029d4:	4831      	ldr	r0, [pc, #196]	; (8002a9c <prvInitialiseNewTask+0x110>)
 80029d6:	f004 f903 	bl	8006be0 <iprintf>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]
 80029de:	e012      	b.n	8002a06 <prvInitialiseNewTask+0x7a>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80029e0:	68ba      	ldr	r2, [r7, #8]
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	4413      	add	r3, r2
 80029e6:	7819      	ldrb	r1, [r3, #0]
 80029e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	4413      	add	r3, r2
 80029ee:	3334      	adds	r3, #52	; 0x34
 80029f0:	460a      	mov	r2, r1
 80029f2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	4413      	add	r3, r2
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d006      	beq.n	8002a0e <prvInitialiseNewTask+0x82>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	3301      	adds	r3, #1
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	2b13      	cmp	r3, #19
 8002a0a:	d9e9      	bls.n	80029e0 <prvInitialiseNewTask+0x54>
 8002a0c:	e000      	b.n	8002a10 <prvInitialiseNewTask+0x84>
		{
			break;
 8002a0e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	2b1f      	cmp	r3, #31
 8002a1c:	d901      	bls.n	8002a22 <prvInitialiseNewTask+0x96>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a1e:	231f      	movs	r3, #31
 8002a20:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a24:	6a3a      	ldr	r2, [r7, #32]
 8002a26:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2a:	6a3a      	ldr	r2, [r7, #32]
 8002a2c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8002a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a30:	2200      	movs	r2, #0
 8002a32:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	3304      	adds	r3, #4
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fe f9a2 	bl	8000d82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	3318      	adds	r3, #24
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe f99d 	bl	8000d82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a4c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	f1c3 0220 	rsb	r2, r3, #32
 8002a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a56:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a5c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8002a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a60:	2200      	movs	r2, #0
 8002a62:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	2200      	movs	r2, #0
 8002a68:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	68f9      	ldr	r1, [r7, #12]
 8002a76:	6938      	ldr	r0, [r7, #16]
 8002a78:	f7fe fa18 	bl	8000eac <pxPortInitialiseStack>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a80:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <prvInitialiseNewTask+0x102>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002a8e:	bf00      	nop
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	08007bf8 	.word	0x08007bf8
 8002a9c:	08007c0c 	.word	0x08007c0c

08002aa0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002aa8:	f7fe fafe 	bl	80010a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002aac:	4b45      	ldr	r3, [pc, #276]	; (8002bc4 <prvAddNewTaskToReadyList+0x124>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	4a44      	ldr	r2, [pc, #272]	; (8002bc4 <prvAddNewTaskToReadyList+0x124>)
 8002ab4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002ab6:	4b44      	ldr	r3, [pc, #272]	; (8002bc8 <prvAddNewTaskToReadyList+0x128>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d109      	bne.n	8002ad2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002abe:	4a42      	ldr	r2, [pc, #264]	; (8002bc8 <prvAddNewTaskToReadyList+0x128>)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ac4:	4b3f      	ldr	r3, [pc, #252]	; (8002bc4 <prvAddNewTaskToReadyList+0x124>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d110      	bne.n	8002aee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002acc:	f000 ff14 	bl	80038f8 <prvInitialiseTaskLists>
 8002ad0:	e00d      	b.n	8002aee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002ad2:	4b3e      	ldr	r3, [pc, #248]	; (8002bcc <prvAddNewTaskToReadyList+0x12c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ada:	4b3b      	ldr	r3, [pc, #236]	; (8002bc8 <prvAddNewTaskToReadyList+0x128>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d802      	bhi.n	8002aee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002ae8:	4a37      	ldr	r2, [pc, #220]	; (8002bc8 <prvAddNewTaskToReadyList+0x128>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002aee:	4b38      	ldr	r3, [pc, #224]	; (8002bd0 <prvAddNewTaskToReadyList+0x130>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	3301      	adds	r3, #1
 8002af4:	4a36      	ldr	r2, [pc, #216]	; (8002bd0 <prvAddNewTaskToReadyList+0x130>)
 8002af6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002af8:	4b35      	ldr	r3, [pc, #212]	; (8002bd0 <prvAddNewTaskToReadyList+0x130>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d026      	beq.n	8002b54 <prvAddNewTaskToReadyList+0xb4>
 8002b06:	2003      	movs	r0, #3
 8002b08:	f003 f868 	bl	8005bdc <prvTraceGetObjectHandle>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	461a      	mov	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f002 f8f3 	bl	8004d00 <prvTraceGetTaskNumber>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3334      	adds	r3, #52	; 0x34
 8002b22:	461a      	mov	r2, r3
 8002b24:	2003      	movs	r0, #3
 8002b26:	f003 fa15 	bl	8005f54 <prvTraceSetObjectName>
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f002 f8e8 	bl	8004d00 <prvTraceGetTaskNumber>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4619      	mov	r1, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	2003      	movs	r0, #3
 8002b3e:	f002 feb5 	bl	80058ac <prvTraceSetPriorityProperty>
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f002 f8dc 	bl	8004d00 <prvTraceGetTaskNumber>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	2103      	movs	r1, #3
 8002b4e:	201b      	movs	r0, #27
 8002b50:	f002 fb48 	bl	80051e4 <prvTraceStoreKernelCall>

		prvAddTaskToReadyList( pxNewTCB );
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f002 f8d3 	bl	8004d00 <prvTraceGetTaskNumber>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f002 f9e1 	bl	8004f24 <prvTraceStoreTaskReady>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	2201      	movs	r2, #1
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	4b1a      	ldr	r3, [pc, #104]	; (8002bd4 <prvAddNewTaskToReadyList+0x134>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <prvAddNewTaskToReadyList+0x134>)
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <prvAddNewTaskToReadyList+0x138>)
 8002b82:	441a      	add	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3304      	adds	r3, #4
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	f7fe f906 	bl	8000d9c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002b90:	f7fe fab6 	bl	8001100 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002b94:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <prvAddNewTaskToReadyList+0x12c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d00e      	beq.n	8002bba <prvAddNewTaskToReadyList+0x11a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <prvAddNewTaskToReadyList+0x128>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d207      	bcs.n	8002bba <prvAddNewTaskToReadyList+0x11a>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002baa:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <prvAddNewTaskToReadyList+0x13c>)
 8002bac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	f3bf 8f4f 	dsb	sy
 8002bb6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200063ec 	.word	0x200063ec
 8002bc8:	200060f8 	.word	0x200060f8
 8002bcc:	200063f8 	.word	0x200063f8
 8002bd0:	20006408 	.word	0x20006408
 8002bd4:	200063f4 	.word	0x200063f4
 8002bd8:	200060fc 	.word	0x200060fc
 8002bdc:	e000ed04 	.word	0xe000ed04

08002be0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002be8:	f7fe fa5e 	bl	80010a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d102      	bne.n	8002bf8 <vTaskDelete+0x18>
 8002bf2:	4b59      	ldr	r3, [pc, #356]	; (8002d58 <vTaskDelete+0x178>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	e000      	b.n	8002bfa <vTaskDelete+0x1a>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	61fb      	str	r3, [r7, #28]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	3304      	adds	r3, #4
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fe f928 	bl	8000e56 <uxListRemove>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d115      	bne.n	8002c38 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c10:	4952      	ldr	r1, [pc, #328]	; (8002d5c <vTaskDelete+0x17c>)
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10a      	bne.n	8002c38 <vTaskDelete+0x58>
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c26:	2201      	movs	r2, #1
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43da      	mvns	r2, r3
 8002c2e:	4b4c      	ldr	r3, [pc, #304]	; (8002d60 <vTaskDelete+0x180>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4013      	ands	r3, r2
 8002c34:	4a4a      	ldr	r2, [pc, #296]	; (8002d60 <vTaskDelete+0x180>)
 8002c36:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d004      	beq.n	8002c4a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	3318      	adds	r3, #24
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe f906 	bl	8000e56 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002c4a:	4b46      	ldr	r3, [pc, #280]	; (8002d64 <vTaskDelete+0x184>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	4a44      	ldr	r2, [pc, #272]	; (8002d64 <vTaskDelete+0x184>)
 8002c52:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002c54:	4b40      	ldr	r3, [pc, #256]	; (8002d58 <vTaskDelete+0x178>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69fa      	ldr	r2, [r7, #28]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d10b      	bne.n	8002c76 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3304      	adds	r3, #4
 8002c62:	4619      	mov	r1, r3
 8002c64:	4840      	ldr	r0, [pc, #256]	; (8002d68 <vTaskDelete+0x188>)
 8002c66:	f7fe f899 	bl	8000d9c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002c6a:	4b40      	ldr	r3, [pc, #256]	; (8002d6c <vTaskDelete+0x18c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	4a3e      	ldr	r2, [pc, #248]	; (8002d6c <vTaskDelete+0x18c>)
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	e009      	b.n	8002c8a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002c76:	4b3e      	ldr	r3, [pc, #248]	; (8002d70 <vTaskDelete+0x190>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	4a3c      	ldr	r2, [pc, #240]	; (8002d70 <vTaskDelete+0x190>)
 8002c7e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002c80:	69f8      	ldr	r0, [r7, #28]
 8002c82:	f000 feb5 	bl	80039f0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002c86:	f000 fec3 	bl	8003a10 <prvResetNextTaskUnblockTime>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002c8a:	f3ef 8310 	mrs	r3, PRIMASK
 8002c8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c90:	68fb      	ldr	r3, [r7, #12]
			}

			traceTASK_DELETE( pxTCB );
 8002c92:	61bb      	str	r3, [r7, #24]
 8002c94:	2301      	movs	r3, #1
 8002c96:	613b      	str	r3, [r7, #16]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	f383 8810 	msr	PRIMASK, r3
 8002c9e:	69f8      	ldr	r0, [r7, #28]
 8002ca0:	f002 f82e 	bl	8004d00 <prvTraceGetTaskNumber>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	2103      	movs	r1, #3
 8002caa:	2083      	movs	r0, #131	; 0x83
 8002cac:	f002 fa9a 	bl	80051e4 <prvTraceStoreKernelCall>
 8002cb0:	69f8      	ldr	r0, [r7, #28]
 8002cb2:	f002 f825 	bl	8004d00 <prvTraceGetTaskNumber>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2103      	movs	r1, #3
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f002 fd3c 	bl	8005738 <prvTraceStoreObjectNameOnCloseEvent>
 8002cc0:	69f8      	ldr	r0, [r7, #28]
 8002cc2:	f002 f81d 	bl	8004d00 <prvTraceGetTaskNumber>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2103      	movs	r1, #3
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f002 fd86 	bl	80057dc <prvTraceStoreObjectPropertiesOnCloseEvent>
 8002cd0:	69f8      	ldr	r0, [r7, #28]
 8002cd2:	f002 f815 	bl	8004d00 <prvTraceGetTaskNumber>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	4619      	mov	r1, r3
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	2003      	movs	r0, #3
 8002ce4:	f002 fde2 	bl	80058ac <prvTraceSetPriorityProperty>
 8002ce8:	69f8      	ldr	r0, [r7, #28]
 8002cea:	f002 f809 	bl	8004d00 <prvTraceGetTaskNumber>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	2003      	movs	r0, #3
 8002cf6:	f002 fe53 	bl	80059a0 <prvTraceSetObjectState>
 8002cfa:	69f8      	ldr	r0, [r7, #28]
 8002cfc:	f002 f800 	bl	8004d00 <prvTraceGetTaskNumber>
 8002d00:	4603      	mov	r3, r0
 8002d02:	4619      	mov	r1, r3
 8002d04:	2003      	movs	r0, #3
 8002d06:	f003 f88f 	bl	8005e28 <prvTraceFreeObjectHandle>
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f383 8810 	msr	PRIMASK, r3
		}
		taskEXIT_CRITICAL();
 8002d14:	f7fe f9f4 	bl	8001100 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002d18:	4b16      	ldr	r3, [pc, #88]	; (8002d74 <vTaskDelete+0x194>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d016      	beq.n	8002d4e <vTaskDelete+0x16e>
		{
			if( pxTCB == pxCurrentTCB )
 8002d20:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <vTaskDelete+0x178>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	69fa      	ldr	r2, [r7, #28]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d111      	bne.n	8002d4e <vTaskDelete+0x16e>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002d2a:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <vTaskDelete+0x198>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d005      	beq.n	8002d3e <vTaskDelete+0x15e>
 8002d32:	f240 4265 	movw	r2, #1125	; 0x465
 8002d36:	4911      	ldr	r1, [pc, #68]	; (8002d7c <vTaskDelete+0x19c>)
 8002d38:	4811      	ldr	r0, [pc, #68]	; (8002d80 <vTaskDelete+0x1a0>)
 8002d3a:	f003 ff51 	bl	8006be0 <iprintf>
				portYIELD_WITHIN_API();
 8002d3e:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <vTaskDelete+0x1a4>)
 8002d40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f3bf 8f4f 	dsb	sy
 8002d4a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002d4e:	bf00      	nop
 8002d50:	3720      	adds	r7, #32
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	200060f8 	.word	0x200060f8
 8002d5c:	200060fc 	.word	0x200060fc
 8002d60:	200063f4 	.word	0x200063f4
 8002d64:	20006408 	.word	0x20006408
 8002d68:	200063c0 	.word	0x200063c0
 8002d6c:	200063d4 	.word	0x200063d4
 8002d70:	200063ec 	.word	0x200063ec
 8002d74:	200063f8 	.word	0x200063f8
 8002d78:	20006414 	.word	0x20006414
 8002d7c:	08007bf8 	.word	0x08007bf8
 8002d80:	08007c0c 	.word	0x08007c0c
 8002d84:	e000ed04 	.word	0xe000ed04

08002d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d029      	beq.n	8002dee <vTaskDelay+0x66>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002d9a:	4b1c      	ldr	r3, [pc, #112]	; (8002e0c <vTaskDelay+0x84>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <vTaskDelay+0x26>
 8002da2:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8002da6:	491a      	ldr	r1, [pc, #104]	; (8002e10 <vTaskDelay+0x88>)
 8002da8:	481a      	ldr	r0, [pc, #104]	; (8002e14 <vTaskDelay+0x8c>)
 8002daa:	f003 ff19 	bl	8006be0 <iprintf>
			vTaskSuspendAll();
 8002dae:	f000 f93d 	bl	800302c <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	2089      	movs	r0, #137	; 0x89
 8002db6:	f002 fba3 	bl	8005500 <prvTraceStoreKernelCallWithNumericParamOnly>
 8002dba:	4b17      	ldr	r3, [pc, #92]	; (8002e18 <vTaskDelay+0x90>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f001 ff9e 	bl	8004d00 <prvTraceGetTaskNumber>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f002 fe62 	bl	8005a90 <prvTraceSetTaskInstanceFinished>
 8002dcc:	f001 ff78 	bl	8004cc0 <prvTraceGetCurrentTaskHandle>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f001 ff94 	bl	8004d00 <prvTraceGetTaskNumber>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f002 fe58 	bl	8005a90 <prvTraceSetTaskInstanceFinished>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002de0:	2100      	movs	r1, #0
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 ffc2 	bl	8003d6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002de8:	f000 f968 	bl	80030bc <xTaskResumeAll>
 8002dec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <vTaskDelay+0x7c>
		{
			portYIELD_WITHIN_API();
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <vTaskDelay+0x94>)
 8002df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	f3bf 8f4f 	dsb	sy
 8002e00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002e04:	bf00      	nop
 8002e06:	3710      	adds	r7, #16
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20006414 	.word	0x20006414
 8002e10:	08007bf8 	.word	0x08007bf8
 8002e14:	08007c0c 	.word	0x08007c0c
 8002e18:	200060f8 	.word	0x200060f8
 8002e1c:	e000ed04 	.word	0xe000ed04

08002e20 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d105      	bne.n	8002e42 <prvTaskIsTaskSuspended+0x22>
 8002e36:	f240 6281 	movw	r2, #1665	; 0x681
 8002e3a:	4911      	ldr	r1, [pc, #68]	; (8002e80 <prvTaskIsTaskSuspended+0x60>)
 8002e3c:	4811      	ldr	r0, [pc, #68]	; (8002e84 <prvTaskIsTaskSuspended+0x64>)
 8002e3e:	f003 fecf 	bl	8006be0 <iprintf>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	4a10      	ldr	r2, [pc, #64]	; (8002e88 <prvTaskIsTaskSuspended+0x68>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d101      	bne.n	8002e50 <prvTaskIsTaskSuspended+0x30>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e000      	b.n	8002e52 <prvTaskIsTaskSuspended+0x32>
 8002e50:	2300      	movs	r3, #0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00f      	beq.n	8002e76 <prvTaskIsTaskSuspended+0x56>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	4a0c      	ldr	r2, [pc, #48]	; (8002e8c <prvTaskIsTaskSuspended+0x6c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00a      	beq.n	8002e76 <prvTaskIsTaskSuspended+0x56>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <prvTaskIsTaskSuspended+0x4c>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e000      	b.n	8002e6e <prvTaskIsTaskSuspended+0x4e>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <prvTaskIsTaskSuspended+0x56>
				{
					xReturn = pdTRUE;
 8002e72:	2301      	movs	r3, #1
 8002e74:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002e76:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	08007bf8 	.word	0x08007bf8
 8002e84:	08007c0c 	.word	0x08007c0c
 8002e88:	200063d8 	.word	0x200063d8
 8002e8c:	200063ac 	.word	0x200063ac

08002e90 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b088      	sub	sp, #32
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <xTaskResumeFromISR+0x22>
 8002ea6:	f240 62e2 	movw	r2, #1762	; 0x6e2
 8002eaa:	4932      	ldr	r1, [pc, #200]	; (8002f74 <xTaskResumeFromISR+0xe4>)
 8002eac:	4832      	ldr	r0, [pc, #200]	; (8002f78 <xTaskResumeFromISR+0xe8>)
 8002eae:	f003 fe97 	bl	8006be0 <iprintf>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002eb2:	f7fe faaf 	bl	8001414 <vPortValidateInterruptPriority>
	__asm volatile
 8002eb6:	f3ef 8211 	mrs	r2, BASEPRI
 8002eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	613a      	str	r2, [r7, #16]
 8002ecc:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8002ece:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ed0:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8002ed2:	69b8      	ldr	r0, [r7, #24]
 8002ed4:	f7ff ffa4 	bl	8002e20 <prvTaskIsTaskSuspended>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d03f      	beq.n	8002f5e <xTaskResumeFromISR+0xce>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );
 8002ede:	69b8      	ldr	r0, [r7, #24]
 8002ee0:	f001 ff0e 	bl	8004d00 <prvTraceGetTaskNumber>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	2103      	movs	r1, #3
 8002eea:	208c      	movs	r0, #140	; 0x8c
 8002eec:	f002 f97a 	bl	80051e4 <prvTraceStoreKernelCall>

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ef0:	4b22      	ldr	r3, [pc, #136]	; (8002f7c <xTaskResumeFromISR+0xec>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d12c      	bne.n	8002f52 <xTaskResumeFromISR+0xc2>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efc:	4b20      	ldr	r3, [pc, #128]	; (8002f80 <xTaskResumeFromISR+0xf0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d301      	bcc.n	8002f0a <xTaskResumeFromISR+0x7a>
					{
						xYieldRequired = pdTRUE;
 8002f06:	2301      	movs	r3, #1
 8002f08:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fd ffa1 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f14:	69b8      	ldr	r0, [r7, #24]
 8002f16:	f001 fef3 	bl	8004d00 <prvTraceGetTaskNumber>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f002 f801 	bl	8004f24 <prvTraceStoreTaskReady>
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f26:	2201      	movs	r2, #1
 8002f28:	409a      	lsls	r2, r3
 8002f2a:	4b16      	ldr	r3, [pc, #88]	; (8002f84 <xTaskResumeFromISR+0xf4>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	4a14      	ldr	r2, [pc, #80]	; (8002f84 <xTaskResumeFromISR+0xf4>)
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4a11      	ldr	r2, [pc, #68]	; (8002f88 <xTaskResumeFromISR+0xf8>)
 8002f42:	441a      	add	r2, r3
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	3304      	adds	r3, #4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	f7fd ff26 	bl	8000d9c <vListInsertEnd>
 8002f50:	e005      	b.n	8002f5e <xTaskResumeFromISR+0xce>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	3318      	adds	r3, #24
 8002f56:	4619      	mov	r1, r3
 8002f58:	480c      	ldr	r0, [pc, #48]	; (8002f8c <xTaskResumeFromISR+0xfc>)
 8002f5a:	f7fd ff1f 	bl	8000d9c <vListInsertEnd>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8002f68:	69fb      	ldr	r3, [r7, #28]
	}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3720      	adds	r7, #32
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	08007bf8 	.word	0x08007bf8
 8002f78:	08007c0c 	.word	0x08007c0c
 8002f7c:	20006414 	.word	0x20006414
 8002f80:	200060f8 	.word	0x200060f8
 8002f84:	200063f4 	.word	0x200063f4
 8002f88:	200060fc 	.word	0x200060fc
 8002f8c:	200063ac 	.word	0x200063ac

08002f90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002f96:	4b1d      	ldr	r3, [pc, #116]	; (800300c <vTaskStartScheduler+0x7c>)
 8002f98:	9301      	str	r3, [sp, #4]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	2282      	movs	r2, #130	; 0x82
 8002fa2:	491b      	ldr	r1, [pc, #108]	; (8003010 <vTaskStartScheduler+0x80>)
 8002fa4:	481b      	ldr	r0, [pc, #108]	; (8003014 <vTaskStartScheduler+0x84>)
 8002fa6:	f7ff fcaf 	bl	8002908 <xTaskCreate>
 8002faa:	6078      	str	r0, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d102      	bne.n	8002fb8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002fb2:	f000 ff41 	bl	8003e38 <xTimerCreateTimerTask>
 8002fb6:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d117      	bne.n	8002fee <vTaskStartScheduler+0x5e>
	__asm volatile
 8002fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc2:	f383 8811 	msr	BASEPRI, r3
 8002fc6:	f3bf 8f6f 	isb	sy
 8002fca:	f3bf 8f4f 	dsb	sy
 8002fce:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002fd0:	4b11      	ldr	r3, [pc, #68]	; (8003018 <vTaskStartScheduler+0x88>)
 8002fd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fd6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002fd8:	4b10      	ldr	r3, [pc, #64]	; (800301c <vTaskStartScheduler+0x8c>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002fde:	4b10      	ldr	r3, [pc, #64]	; (8003020 <vTaskStartScheduler+0x90>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8002fe4:	f001 fb10 	bl	8004608 <ConfigureTimeForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002fe8:	f7fd ffd6 	bl	8000f98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002fec:	e009      	b.n	8003002 <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ff4:	d105      	bne.n	8003002 <vTaskStartScheduler+0x72>
 8002ff6:	f240 7284 	movw	r2, #1924	; 0x784
 8002ffa:	490a      	ldr	r1, [pc, #40]	; (8003024 <vTaskStartScheduler+0x94>)
 8002ffc:	480a      	ldr	r0, [pc, #40]	; (8003028 <vTaskStartScheduler+0x98>)
 8002ffe:	f003 fdef 	bl	8006be0 <iprintf>
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20006410 	.word	0x20006410
 8003010:	08007c1c 	.word	0x08007c1c
 8003014:	08003805 	.word	0x08003805
 8003018:	2000640c 	.word	0x2000640c
 800301c:	200063f8 	.word	0x200063f8
 8003020:	200063f0 	.word	0x200063f0
 8003024:	08007bf8 	.word	0x08007bf8
 8003028:	08007c0c 	.word	0x08007c0c

0800302c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <vTaskSuspendAll+0x18>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	3301      	adds	r3, #1
 8003036:	4a03      	ldr	r2, [pc, #12]	; (8003044 <vTaskSuspendAll+0x18>)
 8003038:	6013      	str	r3, [r2, #0]
}
 800303a:	bf00      	nop
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	20006414 	.word	0x20006414

08003048 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800304e:	2300      	movs	r3, #0
 8003050:	60bb      	str	r3, [r7, #8]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#else
		{
			const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
 8003052:	2301      	movs	r3, #1
 8003054:	607b      	str	r3, [r7, #4]
			/* When port optimised task selection is used the uxTopReadyPriority
			variable is used as a bit map.  If bits other than the least
			significant bit are set then there are tasks that have a priority
			above the idle priority that are in the Ready state.  This takes
			care of the case where the co-operative scheduler is in use. */
			if( uxTopReadyPriority > uxLeastSignificantBit )
 8003056:	4b14      	ldr	r3, [pc, #80]	; (80030a8 <prvGetExpectedIdleTime+0x60>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	d901      	bls.n	8003064 <prvGetExpectedIdleTime+0x1c>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8003060:	2301      	movs	r3, #1
 8003062:	60bb      	str	r3, [r7, #8]
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8003064:	4b11      	ldr	r3, [pc, #68]	; (80030ac <prvGetExpectedIdleTime+0x64>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306a:	2b00      	cmp	r3, #0
 800306c:	d002      	beq.n	8003074 <prvGetExpectedIdleTime+0x2c>
		{
			xReturn = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	e012      	b.n	800309a <prvGetExpectedIdleTime+0x52>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8003074:	4b0e      	ldr	r3, [pc, #56]	; (80030b0 <prvGetExpectedIdleTime+0x68>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d902      	bls.n	8003082 <prvGetExpectedIdleTime+0x3a>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	e00b      	b.n	800309a <prvGetExpectedIdleTime+0x52>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d002      	beq.n	800308e <prvGetExpectedIdleTime+0x46>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8003088:	2300      	movs	r3, #0
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	e005      	b.n	800309a <prvGetExpectedIdleTime+0x52>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <prvGetExpectedIdleTime+0x6c>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <prvGetExpectedIdleTime+0x70>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800309a:	68fb      	ldr	r3, [r7, #12]
	}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	200063f4 	.word	0x200063f4
 80030ac:	200060f8 	.word	0x200060f8
 80030b0:	200060fc 	.word	0x200060fc
 80030b4:	2000640c 	.word	0x2000640c
 80030b8:	200063f0 	.word	0x200063f0

080030bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80030c6:	2300      	movs	r3, #0
 80030c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80030ca:	4b42      	ldr	r3, [pc, #264]	; (80031d4 <xTaskResumeAll+0x118>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d105      	bne.n	80030de <xTaskResumeAll+0x22>
 80030d2:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 80030d6:	4940      	ldr	r1, [pc, #256]	; (80031d8 <xTaskResumeAll+0x11c>)
 80030d8:	4840      	ldr	r0, [pc, #256]	; (80031dc <xTaskResumeAll+0x120>)
 80030da:	f003 fd81 	bl	8006be0 <iprintf>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80030de:	f7fd ffe3 	bl	80010a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80030e2:	4b3c      	ldr	r3, [pc, #240]	; (80031d4 <xTaskResumeAll+0x118>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	4a3a      	ldr	r2, [pc, #232]	; (80031d4 <xTaskResumeAll+0x118>)
 80030ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030ec:	4b39      	ldr	r3, [pc, #228]	; (80031d4 <xTaskResumeAll+0x118>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d168      	bne.n	80031c6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030f4:	4b3a      	ldr	r3, [pc, #232]	; (80031e0 <xTaskResumeAll+0x124>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d064      	beq.n	80031c6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030fc:	e035      	b.n	800316a <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80030fe:	4b39      	ldr	r3, [pc, #228]	; (80031e4 <xTaskResumeAll+0x128>)
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	3318      	adds	r3, #24
 800310a:	4618      	mov	r0, r3
 800310c:	f7fd fea3 	bl	8000e56 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	3304      	adds	r3, #4
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd fe9e 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f001 fdf0 	bl	8004d00 <prvTraceGetTaskNumber>
 8003120:	4603      	mov	r3, r0
 8003122:	4618      	mov	r0, r3
 8003124:	f001 fefe 	bl	8004f24 <prvTraceStoreTaskReady>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312c:	2201      	movs	r2, #1
 800312e:	409a      	lsls	r2, r3
 8003130:	4b2d      	ldr	r3, [pc, #180]	; (80031e8 <xTaskResumeAll+0x12c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4313      	orrs	r3, r2
 8003136:	4a2c      	ldr	r2, [pc, #176]	; (80031e8 <xTaskResumeAll+0x12c>)
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800313e:	4613      	mov	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4a29      	ldr	r2, [pc, #164]	; (80031ec <xTaskResumeAll+0x130>)
 8003148:	441a      	add	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3304      	adds	r3, #4
 800314e:	4619      	mov	r1, r3
 8003150:	4610      	mov	r0, r2
 8003152:	f7fd fe23 	bl	8000d9c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315a:	4b25      	ldr	r3, [pc, #148]	; (80031f0 <xTaskResumeAll+0x134>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003160:	429a      	cmp	r2, r3
 8003162:	d302      	bcc.n	800316a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003164:	4b23      	ldr	r3, [pc, #140]	; (80031f4 <xTaskResumeAll+0x138>)
 8003166:	2201      	movs	r2, #1
 8003168:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800316a:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <xTaskResumeAll+0x128>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1c5      	bne.n	80030fe <xTaskResumeAll+0x42>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003178:	f000 fc4a 	bl	8003a10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800317c:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <xTaskResumeAll+0x13c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d010      	beq.n	80031aa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003188:	f000 f86e 	bl	8003268 <xTaskIncrementTick>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003192:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <xTaskResumeAll+0x138>)
 8003194:	2201      	movs	r2, #1
 8003196:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3b01      	subs	r3, #1
 800319c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1f1      	bne.n	8003188 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80031a4:	4b14      	ldr	r3, [pc, #80]	; (80031f8 <xTaskResumeAll+0x13c>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <xTaskResumeAll+0x138>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d009      	beq.n	80031c6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80031b2:	2301      	movs	r3, #1
 80031b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80031b6:	4b11      	ldr	r3, [pc, #68]	; (80031fc <xTaskResumeAll+0x140>)
 80031b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80031c6:	f7fd ff9b 	bl	8001100 <vPortExitCritical>

	return xAlreadyYielded;
 80031ca:	68bb      	ldr	r3, [r7, #8]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20006414 	.word	0x20006414
 80031d8:	08007bf8 	.word	0x08007bf8
 80031dc:	08007c0c 	.word	0x08007c0c
 80031e0:	200063ec 	.word	0x200063ec
 80031e4:	200063ac 	.word	0x200063ac
 80031e8:	200063f4 	.word	0x200063f4
 80031ec:	200060fc 	.word	0x200060fc
 80031f0:	200060f8 	.word	0x200060f8
 80031f4:	20006400 	.word	0x20006400
 80031f8:	200063fc 	.word	0x200063fc
 80031fc:	e000ed04 	.word	0xe000ed04

08003200 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003206:	4b05      	ldr	r3, [pc, #20]	; (800321c <xTaskGetTickCount+0x1c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800320c:	687b      	ldr	r3, [r7, #4]
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	200063f0 	.word	0x200063f0

08003220 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <vTaskStepTick+0x38>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	441a      	add	r2, r3
 8003230:	4b0a      	ldr	r3, [pc, #40]	; (800325c <vTaskStepTick+0x3c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	429a      	cmp	r2, r3
 8003236:	d905      	bls.n	8003244 <vTaskStepTick+0x24>
 8003238:	f640 1271 	movw	r2, #2417	; 0x971
 800323c:	4908      	ldr	r1, [pc, #32]	; (8003260 <vTaskStepTick+0x40>)
 800323e:	4809      	ldr	r0, [pc, #36]	; (8003264 <vTaskStepTick+0x44>)
 8003240:	f003 fcce 	bl	8006be0 <iprintf>
		xTickCount += xTicksToJump;
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <vTaskStepTick+0x38>)
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4413      	add	r3, r2
 800324c:	4a02      	ldr	r2, [pc, #8]	; (8003258 <vTaskStepTick+0x38>)
 800324e:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	200063f0 	.word	0x200063f0
 800325c:	2000640c 	.word	0x2000640c
 8003260:	08007bf8 	.word	0x08007bf8
 8003264:	08007c0c 	.word	0x08007c0c

08003268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800326e:	2300      	movs	r3, #0
 8003270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 8003272:	4b5b      	ldr	r3, [pc, #364]	; (80033e0 <xTaskIncrementTick+0x178>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d003      	beq.n	8003282 <xTaskIncrementTick+0x1a>
 800327a:	4b5a      	ldr	r3, [pc, #360]	; (80033e4 <xTaskIncrementTick+0x17c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d107      	bne.n	8003292 <xTaskIncrementTick+0x2a>
 8003282:	4b59      	ldr	r3, [pc, #356]	; (80033e8 <xTaskIncrementTick+0x180>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	3301      	adds	r3, #1
 8003288:	4a57      	ldr	r2, [pc, #348]	; (80033e8 <xTaskIncrementTick+0x180>)
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	2000      	movs	r0, #0
 800328e:	f003 f9af 	bl	80065f0 <prvTracePortGetTimeStamp>
 8003292:	4b53      	ldr	r3, [pc, #332]	; (80033e0 <xTaskIncrementTick+0x178>)
 8003294:	681b      	ldr	r3, [r3, #0]
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003296:	4b52      	ldr	r3, [pc, #328]	; (80033e0 <xTaskIncrementTick+0x178>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 808f 	bne.w	80033be <xTaskIncrementTick+0x156>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80032a0:	4b52      	ldr	r3, [pc, #328]	; (80033ec <xTaskIncrementTick+0x184>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	3301      	adds	r3, #1
 80032a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80032a8:	4a50      	ldr	r2, [pc, #320]	; (80033ec <xTaskIncrementTick+0x184>)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d11b      	bne.n	80032ec <xTaskIncrementTick+0x84>
		{
			taskSWITCH_DELAYED_LISTS();
 80032b4:	4b4e      	ldr	r3, [pc, #312]	; (80033f0 <xTaskIncrementTick+0x188>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <xTaskIncrementTick+0x62>
 80032be:	f640 12d9 	movw	r2, #2521	; 0x9d9
 80032c2:	494c      	ldr	r1, [pc, #304]	; (80033f4 <xTaskIncrementTick+0x18c>)
 80032c4:	484c      	ldr	r0, [pc, #304]	; (80033f8 <xTaskIncrementTick+0x190>)
 80032c6:	f003 fc8b 	bl	8006be0 <iprintf>
 80032ca:	4b49      	ldr	r3, [pc, #292]	; (80033f0 <xTaskIncrementTick+0x188>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	4b4a      	ldr	r3, [pc, #296]	; (80033fc <xTaskIncrementTick+0x194>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a46      	ldr	r2, [pc, #280]	; (80033f0 <xTaskIncrementTick+0x188>)
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4a48      	ldr	r2, [pc, #288]	; (80033fc <xTaskIncrementTick+0x194>)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b48      	ldr	r3, [pc, #288]	; (8003400 <xTaskIncrementTick+0x198>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	3301      	adds	r3, #1
 80032e4:	4a46      	ldr	r2, [pc, #280]	; (8003400 <xTaskIncrementTick+0x198>)
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	f000 fb92 	bl	8003a10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80032ec:	4b45      	ldr	r3, [pc, #276]	; (8003404 <xTaskIncrementTick+0x19c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d354      	bcc.n	80033a0 <xTaskIncrementTick+0x138>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032f6:	4b3e      	ldr	r3, [pc, #248]	; (80033f0 <xTaskIncrementTick+0x188>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <xTaskIncrementTick+0x9c>
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <xTaskIncrementTick+0x9e>
 8003304:	2300      	movs	r3, #0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d004      	beq.n	8003314 <xTaskIncrementTick+0xac>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800330a:	4b3e      	ldr	r3, [pc, #248]	; (8003404 <xTaskIncrementTick+0x19c>)
 800330c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003310:	601a      	str	r2, [r3, #0]
					break;
 8003312:	e045      	b.n	80033a0 <xTaskIncrementTick+0x138>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003314:	4b36      	ldr	r3, [pc, #216]	; (80033f0 <xTaskIncrementTick+0x188>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	429a      	cmp	r2, r3
 800332a:	d203      	bcs.n	8003334 <xTaskIncrementTick+0xcc>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800332c:	4a35      	ldr	r2, [pc, #212]	; (8003404 <xTaskIncrementTick+0x19c>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6013      	str	r3, [r2, #0]
						break;
 8003332:	e035      	b.n	80033a0 <xTaskIncrementTick+0x138>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	3304      	adds	r3, #4
 8003338:	4618      	mov	r0, r3
 800333a:	f7fd fd8c 	bl	8000e56 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003342:	2b00      	cmp	r3, #0
 8003344:	d004      	beq.n	8003350 <xTaskIncrementTick+0xe8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	3318      	adds	r3, #24
 800334a:	4618      	mov	r0, r3
 800334c:	f7fd fd83 	bl	8000e56 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003350:	68b8      	ldr	r0, [r7, #8]
 8003352:	f001 fcd5 	bl	8004d00 <prvTraceGetTaskNumber>
 8003356:	4603      	mov	r3, r0
 8003358:	4618      	mov	r0, r3
 800335a:	f001 fde3 	bl	8004f24 <prvTraceStoreTaskReady>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003362:	2201      	movs	r2, #1
 8003364:	409a      	lsls	r2, r3
 8003366:	4b28      	ldr	r3, [pc, #160]	; (8003408 <xTaskIncrementTick+0x1a0>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4313      	orrs	r3, r2
 800336c:	4a26      	ldr	r2, [pc, #152]	; (8003408 <xTaskIncrementTick+0x1a0>)
 800336e:	6013      	str	r3, [r2, #0]
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4a23      	ldr	r2, [pc, #140]	; (800340c <xTaskIncrementTick+0x1a4>)
 800337e:	441a      	add	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	3304      	adds	r3, #4
 8003384:	4619      	mov	r1, r3
 8003386:	4610      	mov	r0, r2
 8003388:	f7fd fd08 	bl	8000d9c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	4b1f      	ldr	r3, [pc, #124]	; (8003410 <xTaskIncrementTick+0x1a8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	429a      	cmp	r2, r3
 8003398:	d3ad      	bcc.n	80032f6 <xTaskIncrementTick+0x8e>
						{
							xSwitchRequired = pdTRUE;
 800339a:	2301      	movs	r3, #1
 800339c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800339e:	e7aa      	b.n	80032f6 <xTaskIncrementTick+0x8e>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033a0:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <xTaskIncrementTick+0x1a8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a6:	4919      	ldr	r1, [pc, #100]	; (800340c <xTaskIncrementTick+0x1a4>)
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d907      	bls.n	80033c8 <xTaskIncrementTick+0x160>
			{
				xSwitchRequired = pdTRUE;
 80033b8:	2301      	movs	r3, #1
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	e004      	b.n	80033c8 <xTaskIncrementTick+0x160>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80033be:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <xTaskIncrementTick+0x17c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3301      	adds	r3, #1
 80033c4:	4a07      	ldr	r2, [pc, #28]	; (80033e4 <xTaskIncrementTick+0x17c>)
 80033c6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80033c8:	4b12      	ldr	r3, [pc, #72]	; (8003414 <xTaskIncrementTick+0x1ac>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <xTaskIncrementTick+0x16c>
		{
			xSwitchRequired = pdTRUE;
 80033d0:	2301      	movs	r3, #1
 80033d2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80033d4:	697b      	ldr	r3, [r7, #20]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	20006414 	.word	0x20006414
 80033e4:	200063fc 	.word	0x200063fc
 80033e8:	20006468 	.word	0x20006468
 80033ec:	200063f0 	.word	0x200063f0
 80033f0:	200063a4 	.word	0x200063a4
 80033f4:	08007bf8 	.word	0x08007bf8
 80033f8:	08007c0c 	.word	0x08007c0c
 80033fc:	200063a8 	.word	0x200063a8
 8003400:	20006404 	.word	0x20006404
 8003404:	2000640c 	.word	0x2000640c
 8003408:	200063f4 	.word	0x200063f4
 800340c:	200060fc 	.word	0x200060fc
 8003410:	200060f8 	.word	0x200060f8
 8003414:	20006400 	.word	0x20006400

08003418 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800341e:	4b35      	ldr	r3, [pc, #212]	; (80034f4 <vTaskSwitchContext+0xdc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003426:	4b34      	ldr	r3, [pc, #208]	; (80034f8 <vTaskSwitchContext+0xe0>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800342c:	e05d      	b.n	80034ea <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
 800342e:	4b32      	ldr	r3, [pc, #200]	; (80034f8 <vTaskSwitchContext+0xe0>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8003434:	4b31      	ldr	r3, [pc, #196]	; (80034fc <vTaskSwitchContext+0xe4>)
 8003436:	cb18      	ldmia	r3, {r3, r4}
 8003438:	461a      	mov	r2, r3
 800343a:	4b31      	ldr	r3, [pc, #196]	; (8003500 <vTaskSwitchContext+0xe8>)
 800343c:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800343e:	4b30      	ldr	r3, [pc, #192]	; (8003500 <vTaskSwitchContext+0xe8>)
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b30      	ldr	r3, [pc, #192]	; (8003504 <vTaskSwitchContext+0xec>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	d909      	bls.n	800345e <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800344a:	4b2f      	ldr	r3, [pc, #188]	; (8003508 <vTaskSwitchContext+0xf0>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003450:	4a2b      	ldr	r2, [pc, #172]	; (8003500 <vTaskSwitchContext+0xe8>)
 8003452:	6810      	ldr	r0, [r2, #0]
 8003454:	4a2b      	ldr	r2, [pc, #172]	; (8003504 <vTaskSwitchContext+0xec>)
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	1a82      	subs	r2, r0, r2
 800345a:	440a      	add	r2, r1
 800345c:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 800345e:	4b28      	ldr	r3, [pc, #160]	; (8003500 <vTaskSwitchContext+0xe8>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a28      	ldr	r2, [pc, #160]	; (8003504 <vTaskSwitchContext+0xec>)
 8003464:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003466:	4b29      	ldr	r3, [pc, #164]	; (800350c <vTaskSwitchContext+0xf4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	fab3 f383 	clz	r3, r3
 8003472:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	f1c3 031f 	rsb	r3, r3, #31
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	4924      	ldr	r1, [pc, #144]	; (8003510 <vTaskSwitchContext+0xf8>)
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4613      	mov	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d105      	bne.n	800349c <vTaskSwitchContext+0x84>
 8003490:	f640 22f6 	movw	r2, #2806	; 0xaf6
 8003494:	491f      	ldr	r1, [pc, #124]	; (8003514 <vTaskSwitchContext+0xfc>)
 8003496:	4820      	ldr	r0, [pc, #128]	; (8003518 <vTaskSwitchContext+0x100>)
 8003498:	f003 fba2 	bl	8006be0 <iprintf>
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4a1a      	ldr	r2, [pc, #104]	; (8003510 <vTaskSwitchContext+0xf8>)
 80034a8:	4413      	add	r3, r2
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	3308      	adds	r3, #8
 80034be:	429a      	cmp	r2, r3
 80034c0:	d104      	bne.n	80034cc <vTaskSwitchContext+0xb4>
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	605a      	str	r2, [r3, #4]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	4a0d      	ldr	r2, [pc, #52]	; (8003508 <vTaskSwitchContext+0xf0>)
 80034d4:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80034d6:	f001 fbf3 	bl	8004cc0 <prvTraceGetCurrentTaskHandle>
 80034da:	4603      	mov	r3, r0
 80034dc:	4618      	mov	r0, r3
 80034de:	f001 fc0f 	bl	8004d00 <prvTraceGetTaskNumber>
 80034e2:	4603      	mov	r3, r0
 80034e4:	4618      	mov	r0, r3
 80034e6:	f002 f88b 	bl	8005600 <prvTraceStoreTaskswitch>
}
 80034ea:	bf00      	nop
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd90      	pop	{r4, r7, pc}
 80034f2:	bf00      	nop
 80034f4:	20006414 	.word	0x20006414
 80034f8:	20006400 	.word	0x20006400
 80034fc:	200065d0 	.word	0x200065d0
 8003500:	2000641c 	.word	0x2000641c
 8003504:	20006418 	.word	0x20006418
 8003508:	200060f8 	.word	0x200060f8
 800350c:	200063f4 	.word	0x200063f4
 8003510:	200060fc 	.word	0x200060fc
 8003514:	08007bf8 	.word	0x08007bf8
 8003518:	08007c0c 	.word	0x08007c0c

0800351c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d105      	bne.n	8003538 <vTaskPlaceOnEventList+0x1c>
 800352c:	f640 3206 	movw	r2, #2822	; 0xb06
 8003530:	4909      	ldr	r1, [pc, #36]	; (8003558 <vTaskPlaceOnEventList+0x3c>)
 8003532:	480a      	ldr	r0, [pc, #40]	; (800355c <vTaskPlaceOnEventList+0x40>)
 8003534:	f003 fb54 	bl	8006be0 <iprintf>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003538:	4b09      	ldr	r3, [pc, #36]	; (8003560 <vTaskPlaceOnEventList+0x44>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	3318      	adds	r3, #24
 800353e:	4619      	mov	r1, r3
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f7fd fc4f 	bl	8000de4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003546:	2101      	movs	r1, #1
 8003548:	6838      	ldr	r0, [r7, #0]
 800354a:	f000 fc0f 	bl	8003d6c <prvAddCurrentTaskToDelayedList>
}
 800354e:	bf00      	nop
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	08007bf8 	.word	0x08007bf8
 800355c:	08007c0c 	.word	0x08007c0c
 8003560:	200060f8 	.word	0x200060f8

08003564 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d105      	bne.n	8003582 <vTaskPlaceOnEventListRestricted+0x1e>
 8003576:	f640 3231 	movw	r2, #2865	; 0xb31
 800357a:	491a      	ldr	r1, [pc, #104]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x80>)
 800357c:	481a      	ldr	r0, [pc, #104]	; (80035e8 <vTaskPlaceOnEventListRestricted+0x84>)
 800357e:	f003 fb2f 	bl	8006be0 <iprintf>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003582:	4b1a      	ldr	r3, [pc, #104]	; (80035ec <vTaskPlaceOnEventListRestricted+0x88>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3318      	adds	r3, #24
 8003588:	4619      	mov	r1, r3
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7fd fc06 	bl	8000d9c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <vTaskPlaceOnEventListRestricted+0x38>
		{
			xTicksToWait = portMAX_DELAY;
 8003596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800359a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800359c:	4b14      	ldr	r3, [pc, #80]	; (80035f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4413      	add	r3, r2
 80035a4:	4619      	mov	r1, r3
 80035a6:	2088      	movs	r0, #136	; 0x88
 80035a8:	f001 ffaa 	bl	8005500 <prvTraceStoreKernelCallWithNumericParamOnly>
 80035ac:	4b0f      	ldr	r3, [pc, #60]	; (80035ec <vTaskPlaceOnEventListRestricted+0x88>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f001 fba5 	bl	8004d00 <prvTraceGetTaskNumber>
 80035b6:	4603      	mov	r3, r0
 80035b8:	4618      	mov	r0, r3
 80035ba:	f002 fa69 	bl	8005a90 <prvTraceSetTaskInstanceFinished>
 80035be:	f001 fb7f 	bl	8004cc0 <prvTraceGetCurrentTaskHandle>
 80035c2:	4603      	mov	r3, r0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f001 fb9b 	bl	8004d00 <prvTraceGetTaskNumber>
 80035ca:	4603      	mov	r3, r0
 80035cc:	4618      	mov	r0, r3
 80035ce:	f002 fa5f 	bl	8005a90 <prvTraceSetTaskInstanceFinished>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	68b8      	ldr	r0, [r7, #8]
 80035d6:	f000 fbc9 	bl	8003d6c <prvAddCurrentTaskToDelayedList>
	}
 80035da:	bf00      	nop
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	08007bf8 	.word	0x08007bf8
 80035e8:	08007c0c 	.word	0x08007c0c
 80035ec:	200060f8 	.word	0x200060f8
 80035f0:	200063f0 	.word	0x200063f0

080035f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d105      	bne.n	8003616 <xTaskRemoveFromEventList+0x22>
 800360a:	f640 3261 	movw	r2, #2913	; 0xb61
 800360e:	4926      	ldr	r1, [pc, #152]	; (80036a8 <xTaskRemoveFromEventList+0xb4>)
 8003610:	4826      	ldr	r0, [pc, #152]	; (80036ac <xTaskRemoveFromEventList+0xb8>)
 8003612:	f003 fae5 	bl	8006be0 <iprintf>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	3318      	adds	r3, #24
 800361a:	4618      	mov	r0, r3
 800361c:	f7fd fc1b 	bl	8000e56 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003620:	4b23      	ldr	r3, [pc, #140]	; (80036b0 <xTaskRemoveFromEventList+0xbc>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d123      	bne.n	8003670 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	3304      	adds	r3, #4
 800362c:	4618      	mov	r0, r3
 800362e:	f7fd fc12 	bl	8000e56 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003632:	68b8      	ldr	r0, [r7, #8]
 8003634:	f001 fb64 	bl	8004d00 <prvTraceGetTaskNumber>
 8003638:	4603      	mov	r3, r0
 800363a:	4618      	mov	r0, r3
 800363c:	f001 fc72 	bl	8004f24 <prvTraceStoreTaskReady>
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003644:	2201      	movs	r2, #1
 8003646:	409a      	lsls	r2, r3
 8003648:	4b1a      	ldr	r3, [pc, #104]	; (80036b4 <xTaskRemoveFromEventList+0xc0>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4313      	orrs	r3, r2
 800364e:	4a19      	ldr	r2, [pc, #100]	; (80036b4 <xTaskRemoveFromEventList+0xc0>)
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003656:	4613      	mov	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	4413      	add	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4a16      	ldr	r2, [pc, #88]	; (80036b8 <xTaskRemoveFromEventList+0xc4>)
 8003660:	441a      	add	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	3304      	adds	r3, #4
 8003666:	4619      	mov	r1, r3
 8003668:	4610      	mov	r0, r2
 800366a:	f7fd fb97 	bl	8000d9c <vListInsertEnd>
 800366e:	e005      	b.n	800367c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	3318      	adds	r3, #24
 8003674:	4619      	mov	r1, r3
 8003676:	4811      	ldr	r0, [pc, #68]	; (80036bc <xTaskRemoveFromEventList+0xc8>)
 8003678:	f7fd fb90 	bl	8000d9c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003680:	4b0f      	ldr	r3, [pc, #60]	; (80036c0 <xTaskRemoveFromEventList+0xcc>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003686:	429a      	cmp	r2, r3
 8003688:	d905      	bls.n	8003696 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800368a:	2301      	movs	r3, #1
 800368c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800368e:	4b0d      	ldr	r3, [pc, #52]	; (80036c4 <xTaskRemoveFromEventList+0xd0>)
 8003690:	2201      	movs	r2, #1
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	e001      	b.n	800369a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 800369a:	f000 f9b9 	bl	8003a10 <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
 800369e:	68fb      	ldr	r3, [r7, #12]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	08007bf8 	.word	0x08007bf8
 80036ac:	08007c0c 	.word	0x08007c0c
 80036b0:	20006414 	.word	0x20006414
 80036b4:	200063f4 	.word	0x200063f4
 80036b8:	200060fc 	.word	0x200060fc
 80036bc:	200063ac 	.word	0x200063ac
 80036c0:	200060f8 	.word	0x200060f8
 80036c4:	20006400 	.word	0x20006400

080036c8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d105      	bne.n	80036e2 <vTaskSetTimeOutState+0x1a>
 80036d6:	f640 32c1 	movw	r2, #3009	; 0xbc1
 80036da:	4908      	ldr	r1, [pc, #32]	; (80036fc <vTaskSetTimeOutState+0x34>)
 80036dc:	4808      	ldr	r0, [pc, #32]	; (8003700 <vTaskSetTimeOutState+0x38>)
 80036de:	f003 fa7f 	bl	8006be0 <iprintf>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80036e2:	4b08      	ldr	r3, [pc, #32]	; (8003704 <vTaskSetTimeOutState+0x3c>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80036ea:	4b07      	ldr	r3, [pc, #28]	; (8003708 <vTaskSetTimeOutState+0x40>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	605a      	str	r2, [r3, #4]
}
 80036f2:	bf00      	nop
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	08007bf8 	.word	0x08007bf8
 8003700:	08007c0c 	.word	0x08007c0c
 8003704:	20006404 	.word	0x20006404
 8003708:	200063f0 	.word	0x200063f0

0800370c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d105      	bne.n	8003728 <xTaskCheckForTimeOut+0x1c>
 800371c:	f640 32cb 	movw	r2, #3019	; 0xbcb
 8003720:	4923      	ldr	r1, [pc, #140]	; (80037b0 <xTaskCheckForTimeOut+0xa4>)
 8003722:	4824      	ldr	r0, [pc, #144]	; (80037b4 <xTaskCheckForTimeOut+0xa8>)
 8003724:	f003 fa5c 	bl	8006be0 <iprintf>
	configASSERT( pxTicksToWait );
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d105      	bne.n	800373a <xTaskCheckForTimeOut+0x2e>
 800372e:	f640 32cc 	movw	r2, #3020	; 0xbcc
 8003732:	491f      	ldr	r1, [pc, #124]	; (80037b0 <xTaskCheckForTimeOut+0xa4>)
 8003734:	481f      	ldr	r0, [pc, #124]	; (80037b4 <xTaskCheckForTimeOut+0xa8>)
 8003736:	f003 fa53 	bl	8006be0 <iprintf>

	taskENTER_CRITICAL();
 800373a:	f7fd fcb5 	bl	80010a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800373e:	4b1e      	ldr	r3, [pc, #120]	; (80037b8 <xTaskCheckForTimeOut+0xac>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800374c:	d102      	bne.n	8003754 <xTaskCheckForTimeOut+0x48>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800374e:	2300      	movs	r3, #0
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	e026      	b.n	80037a2 <xTaskCheckForTimeOut+0x96>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4b18      	ldr	r3, [pc, #96]	; (80037bc <xTaskCheckForTimeOut+0xb0>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d007      	beq.n	8003770 <xTaskCheckForTimeOut+0x64>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	429a      	cmp	r2, r3
 8003768:	d802      	bhi.n	8003770 <xTaskCheckForTimeOut+0x64>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800376a:	2301      	movs	r3, #1
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	e018      	b.n	80037a2 <xTaskCheckForTimeOut+0x96>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	1ad2      	subs	r2, r2, r3
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d20e      	bcs.n	800379e <xTaskCheckForTimeOut+0x92>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6859      	ldr	r1, [r3, #4]
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	1acb      	subs	r3, r1, r3
 800378c:	441a      	add	r2, r3
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff ff98 	bl	80036c8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003798:	2300      	movs	r3, #0
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	e001      	b.n	80037a2 <xTaskCheckForTimeOut+0x96>
		}
		else
		{
			xReturn = pdTRUE;
 800379e:	2301      	movs	r3, #1
 80037a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037a2:	f7fd fcad 	bl	8001100 <vPortExitCritical>

	return xReturn;
 80037a6:	68fb      	ldr	r3, [r7, #12]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	08007bf8 	.word	0x08007bf8
 80037b4:	08007c0c 	.word	0x08007c0c
 80037b8:	200063f0 	.word	0x200063f0
 80037bc:	20006404 	.word	0x20006404

080037c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80037c4:	4b03      	ldr	r3, [pc, #12]	; (80037d4 <vTaskMissedYield+0x14>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	601a      	str	r2, [r3, #0]
}
 80037ca:	bf00      	nop
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	20006400 	.word	0x20006400

080037d8 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t *pxTCB;

		if( xTask != NULL )
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d005      	beq.n	80037f2 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = ( TCB_t * ) xTask;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxTaskNumber;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	e001      	b.n	80037f6 <uxTaskGetTaskNumber+0x1e>
		}
		else
		{
			uxReturn = 0U;
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]
		}

		return uxReturn;
 80037f6:	68fb      	ldr	r3, [r7, #12]
	}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800380c:	f000 f8b4 	bl	8003978 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003810:	4b1b      	ldr	r3, [pc, #108]	; (8003880 <prvIdleTask+0x7c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d907      	bls.n	8003828 <prvIdleTask+0x24>
			{
				taskYIELD();
 8003818:	4b1a      	ldr	r3, [pc, #104]	; (8003884 <prvIdleTask+0x80>)
 800381a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8003828:	f7ff fc0e 	bl	8003048 <prvGetExpectedIdleTime>
 800382c:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d9eb      	bls.n	800380c <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 8003834:	f7ff fbfa 	bl	800302c <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8003838:	4b13      	ldr	r3, [pc, #76]	; (8003888 <prvIdleTask+0x84>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4b13      	ldr	r3, [pc, #76]	; (800388c <prvIdleTask+0x88>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d205      	bcs.n	8003850 <prvIdleTask+0x4c>
 8003844:	f640 428c 	movw	r2, #3212	; 0xc8c
 8003848:	4911      	ldr	r1, [pc, #68]	; (8003890 <prvIdleTask+0x8c>)
 800384a:	4812      	ldr	r0, [pc, #72]	; (8003894 <prvIdleTask+0x90>)
 800384c:	f003 f9c8 	bl	8006be0 <iprintf>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8003850:	f7ff fbfa 	bl	8003048 <prvGetExpectedIdleTime>
 8003854:	60f8      	str	r0, [r7, #12]

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d90e      	bls.n	800387a <prvIdleTask+0x76>
					{
						traceLOW_POWER_IDLE_BEGIN();
 800385c:	2000      	movs	r0, #0
 800385e:	f001 fbd7 	bl	8005010 <prvTraceStoreLowPower>
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <prvIdleTask+0x94>)
 8003864:	2201      	movs	r2, #1
 8003866:	601a      	str	r2, [r3, #0]
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f7fd fcc5 	bl	80011f8 <vPortSuppressTicksAndSleep>
						traceLOW_POWER_IDLE_END();
 800386e:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <prvIdleTask+0x94>)
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	2001      	movs	r0, #1
 8003876:	f001 fbcb 	bl	8005010 <prvTraceStoreLowPower>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800387a:	f7ff fc1f 	bl	80030bc <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800387e:	e7c5      	b.n	800380c <prvIdleTask+0x8>
 8003880:	200060fc 	.word	0x200060fc
 8003884:	e000ed04 	.word	0xe000ed04
 8003888:	2000640c 	.word	0x2000640c
 800388c:	200063f0 	.word	0x200063f0
 8003890:	08007bf8 	.word	0x08007bf8
 8003894:	08007c0c 	.word	0x08007c0c
 8003898:	2000646c 	.word	0x2000646c

0800389c <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 80038a2:	2301      	movs	r3, #1
 80038a4:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 80038a6:	2301      	movs	r3, #1
 80038a8:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 80038aa:	4b0f      	ldr	r3, [pc, #60]	; (80038e8 <eTaskConfirmSleepModeStatus+0x4c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d002      	beq.n	80038b8 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80038b2:	2300      	movs	r3, #0
 80038b4:	71fb      	strb	r3, [r7, #7]
 80038b6:	e010      	b.n	80038da <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 80038b8:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <eTaskConfirmSleepModeStatus+0x50>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80038c0:	2300      	movs	r3, #0
 80038c2:	71fb      	strb	r3, [r7, #7]
 80038c4:	e009      	b.n	80038da <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 80038c6:	4b0a      	ldr	r3, [pc, #40]	; (80038f0 <eTaskConfirmSleepModeStatus+0x54>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4b0a      	ldr	r3, [pc, #40]	; (80038f4 <eTaskConfirmSleepModeStatus+0x58>)
 80038cc:	6819      	ldr	r1, [r3, #0]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	1acb      	subs	r3, r1, r3
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d101      	bne.n	80038da <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 80038d6:	2302      	movs	r3, #2
 80038d8:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 80038da:	79fb      	ldrb	r3, [r7, #7]
	}
 80038dc:	4618      	mov	r0, r3
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	200063ac 	.word	0x200063ac
 80038ec:	20006400 	.word	0x20006400
 80038f0:	200063d8 	.word	0x200063d8
 80038f4:	200063ec 	.word	0x200063ec

080038f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038fe:	2300      	movs	r3, #0
 8003900:	607b      	str	r3, [r7, #4]
 8003902:	e00c      	b.n	800391e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4a12      	ldr	r2, [pc, #72]	; (8003958 <prvInitialiseTaskLists+0x60>)
 8003910:	4413      	add	r3, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f7fd fa15 	bl	8000d42 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3301      	adds	r3, #1
 800391c:	607b      	str	r3, [r7, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b1f      	cmp	r3, #31
 8003922:	d9ef      	bls.n	8003904 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003924:	480d      	ldr	r0, [pc, #52]	; (800395c <prvInitialiseTaskLists+0x64>)
 8003926:	f7fd fa0c 	bl	8000d42 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800392a:	480d      	ldr	r0, [pc, #52]	; (8003960 <prvInitialiseTaskLists+0x68>)
 800392c:	f7fd fa09 	bl	8000d42 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003930:	480c      	ldr	r0, [pc, #48]	; (8003964 <prvInitialiseTaskLists+0x6c>)
 8003932:	f7fd fa06 	bl	8000d42 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003936:	480c      	ldr	r0, [pc, #48]	; (8003968 <prvInitialiseTaskLists+0x70>)
 8003938:	f7fd fa03 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800393c:	480b      	ldr	r0, [pc, #44]	; (800396c <prvInitialiseTaskLists+0x74>)
 800393e:	f7fd fa00 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <prvInitialiseTaskLists+0x78>)
 8003944:	4a05      	ldr	r2, [pc, #20]	; (800395c <prvInitialiseTaskLists+0x64>)
 8003946:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003948:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <prvInitialiseTaskLists+0x7c>)
 800394a:	4a05      	ldr	r2, [pc, #20]	; (8003960 <prvInitialiseTaskLists+0x68>)
 800394c:	601a      	str	r2, [r3, #0]
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	200060fc 	.word	0x200060fc
 800395c:	2000637c 	.word	0x2000637c
 8003960:	20006390 	.word	0x20006390
 8003964:	200063ac 	.word	0x200063ac
 8003968:	200063c0 	.word	0x200063c0
 800396c:	200063d8 	.word	0x200063d8
 8003970:	200063a4 	.word	0x200063a4
 8003974:	200063a8 	.word	0x200063a8

08003978 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800397e:	e028      	b.n	80039d2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003980:	f7ff fb54 	bl	800302c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003984:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <prvCheckTasksWaitingTermination+0x6c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	bf0c      	ite	eq
 800398c:	2301      	moveq	r3, #1
 800398e:	2300      	movne	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003994:	f7ff fb92 	bl	80030bc <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d119      	bne.n	80039d2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800399e:	f7fd fb83 	bl	80010a8 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80039a2:	4b10      	ldr	r3, [pc, #64]	; (80039e4 <prvCheckTasksWaitingTermination+0x6c>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	3304      	adds	r3, #4
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fd fa51 	bl	8000e56 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80039b4:	4b0c      	ldr	r3, [pc, #48]	; (80039e8 <prvCheckTasksWaitingTermination+0x70>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	4a0b      	ldr	r2, [pc, #44]	; (80039e8 <prvCheckTasksWaitingTermination+0x70>)
 80039bc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80039be:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <prvCheckTasksWaitingTermination+0x74>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	4a09      	ldr	r2, [pc, #36]	; (80039ec <prvCheckTasksWaitingTermination+0x74>)
 80039c6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 80039c8:	f7fd fb9a 	bl	8001100 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80039cc:	6838      	ldr	r0, [r7, #0]
 80039ce:	f000 f80f 	bl	80039f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039d2:	4b06      	ldr	r3, [pc, #24]	; (80039ec <prvCheckTasksWaitingTermination+0x74>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1d2      	bne.n	8003980 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	200063c0 	.word	0x200063c0
 80039e8:	200063ec 	.word	0x200063ec
 80039ec:	200063d4 	.word	0x200063d4

080039f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fd fe01 	bl	8001604 <vPortFree>
			vPortFree( pxTCB );
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd fdfe 	bl	8001604 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a08:	bf00      	nop
 8003a0a:	3708      	adds	r7, #8
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a16:	4b0f      	ldr	r3, [pc, #60]	; (8003a54 <prvResetNextTaskUnblockTime+0x44>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <prvResetNextTaskUnblockTime+0x14>
 8003a20:	2301      	movs	r3, #1
 8003a22:	e000      	b.n	8003a26 <prvResetNextTaskUnblockTime+0x16>
 8003a24:	2300      	movs	r3, #0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d004      	beq.n	8003a34 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <prvResetNextTaskUnblockTime+0x48>)
 8003a2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a30:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a32:	e008      	b.n	8003a46 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003a34:	4b07      	ldr	r3, [pc, #28]	; (8003a54 <prvResetNextTaskUnblockTime+0x44>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	4a05      	ldr	r2, [pc, #20]	; (8003a58 <prvResetNextTaskUnblockTime+0x48>)
 8003a44:	6013      	str	r3, [r2, #0]
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	200063a4 	.word	0x200063a4
 8003a58:	2000640c 	.word	0x2000640c

08003a5c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8003a62:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <xTaskGetCurrentTaskHandle+0x1c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	607b      	str	r3, [r7, #4]

		return xReturn;
 8003a68:	687b      	ldr	r3, [r7, #4]
	}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	200060f8 	.word	0x200060f8

08003a7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003a82:	4b0b      	ldr	r3, [pc, #44]	; (8003ab0 <xTaskGetSchedulerState+0x34>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d102      	bne.n	8003a90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	607b      	str	r3, [r7, #4]
 8003a8e:	e008      	b.n	8003aa2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a90:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <xTaskGetSchedulerState+0x38>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d102      	bne.n	8003a9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003a98:	2302      	movs	r3, #2
 8003a9a:	607b      	str	r3, [r7, #4]
 8003a9c:	e001      	b.n	8003aa2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003aa2:	687b      	ldr	r3, [r7, #4]
	}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	200063f8 	.word	0x200063f8
 8003ab4:	20006414 	.word	0x20006414

08003ab8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003ab8:	b590      	push	{r4, r7, lr}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f000 808b 	beq.w	8003be2 <vTaskPriorityInherit+0x12a>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad0:	4b46      	ldr	r3, [pc, #280]	; (8003bec <vTaskPriorityInherit+0x134>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	f080 8083 	bcs.w	8003be2 <vTaskPriorityInherit+0x12a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	db06      	blt.n	8003af2 <vTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae4:	4b41      	ldr	r3, [pc, #260]	; (8003bec <vTaskPriorityInherit+0x134>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	f1c3 0220 	rsb	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6959      	ldr	r1, [r3, #20]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afa:	4613      	mov	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	4413      	add	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4a3b      	ldr	r2, [pc, #236]	; (8003bf0 <vTaskPriorityInherit+0x138>)
 8003b04:	4413      	add	r3, r2
 8003b06:	4299      	cmp	r1, r3
 8003b08:	d101      	bne.n	8003b0e <vTaskPriorityInherit+0x56>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <vTaskPriorityInherit+0x58>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d041      	beq.n	8003b98 <vTaskPriorityInherit+0xe0>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	3304      	adds	r3, #4
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fd f99c 	bl	8000e56 <uxListRemove>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d115      	bne.n	8003b50 <vTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	4931      	ldr	r1, [pc, #196]	; (8003bf0 <vTaskPriorityInherit+0x138>)
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10a      	bne.n	8003b50 <vTaskPriorityInherit+0x98>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3e:	2201      	movs	r2, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43da      	mvns	r2, r3
 8003b46:	4b2b      	ldr	r3, [pc, #172]	; (8003bf4 <vTaskPriorityInherit+0x13c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	4a29      	ldr	r2, [pc, #164]	; (8003bf4 <vTaskPriorityInherit+0x13c>)
 8003b4e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003b50:	4b26      	ldr	r3, [pc, #152]	; (8003bec <vTaskPriorityInherit+0x134>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f001 f8d0 	bl	8004d00 <prvTraceGetTaskNumber>
 8003b60:	4603      	mov	r3, r0
 8003b62:	4618      	mov	r0, r3
 8003b64:	f001 f9de 	bl	8004f24 <prvTraceStoreTaskReady>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	4b20      	ldr	r3, [pc, #128]	; (8003bf4 <vTaskPriorityInherit+0x13c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	4a1f      	ldr	r2, [pc, #124]	; (8003bf4 <vTaskPriorityInherit+0x13c>)
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4a1a      	ldr	r2, [pc, #104]	; (8003bf0 <vTaskPriorityInherit+0x138>)
 8003b88:	441a      	add	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4610      	mov	r0, r2
 8003b92:	f7fd f903 	bl	8000d9c <vListInsertEnd>
 8003b96:	e004      	b.n	8003ba2 <vTaskPriorityInherit+0xea>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003b98:	4b14      	ldr	r3, [pc, #80]	; (8003bec <vTaskPriorityInherit+0x134>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f001 f8ac 	bl	8004d00 <prvTraceGetTaskNumber>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	461c      	mov	r4, r3
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f001 f8a7 	bl	8004d00 <prvTraceGetTaskNumber>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	2003      	movs	r0, #3
 8003bb8:	f001 feb4 	bl	8005924 <prvTraceGetPriorityProperty>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	4622      	mov	r2, r4
 8003bc0:	2103      	movs	r1, #3
 8003bc2:	208e      	movs	r0, #142	; 0x8e
 8003bc4:	f001 fbb2 	bl	800532c <prvTraceStoreKernelCallWithParam>
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f001 f899 	bl	8004d00 <prvTraceGetTaskNumber>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4b06      	ldr	r3, [pc, #24]	; (8003bec <vTaskPriorityInherit+0x134>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	461a      	mov	r2, r3
 8003bdc:	2003      	movs	r0, #3
 8003bde:	f001 fe65 	bl	80058ac <prvTraceSetPriorityProperty>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003be2:	bf00      	nop
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd90      	pop	{r4, r7, pc}
 8003bea:	bf00      	nop
 8003bec:	200060f8 	.word	0x200060f8
 8003bf0:	200060fc 	.word	0x200060fc
 8003bf4:	200063f4 	.word	0x200063f4

08003bf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003bf8:	b590      	push	{r4, r7, lr}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 808b 	beq.w	8003d26 <xTaskPriorityDisinherit+0x12e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003c10:	4b47      	ldr	r3, [pc, #284]	; (8003d30 <xTaskPriorityDisinherit+0x138>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d005      	beq.n	8003c26 <xTaskPriorityDisinherit+0x2e>
 8003c1a:	f640 62c7 	movw	r2, #3783	; 0xec7
 8003c1e:	4945      	ldr	r1, [pc, #276]	; (8003d34 <xTaskPriorityDisinherit+0x13c>)
 8003c20:	4845      	ldr	r0, [pc, #276]	; (8003d38 <xTaskPriorityDisinherit+0x140>)
 8003c22:	f002 ffdd 	bl	8006be0 <iprintf>

			configASSERT( pxTCB->uxMutexesHeld );
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d105      	bne.n	8003c3a <xTaskPriorityDisinherit+0x42>
 8003c2e:	f640 62c9 	movw	r2, #3785	; 0xec9
 8003c32:	4940      	ldr	r1, [pc, #256]	; (8003d34 <xTaskPriorityDisinherit+0x13c>)
 8003c34:	4840      	ldr	r0, [pc, #256]	; (8003d38 <xTaskPriorityDisinherit+0x140>)
 8003c36:	f002 ffd3 	bl	8006be0 <iprintf>
			( pxTCB->uxMutexesHeld )--;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	1e5a      	subs	r2, r3, #1
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d06a      	beq.n	8003d26 <xTaskPriorityDisinherit+0x12e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d166      	bne.n	8003d26 <xTaskPriorityDisinherit+0x12e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fd f8fa 	bl	8000e56 <uxListRemove>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d115      	bne.n	8003c94 <xTaskPriorityDisinherit+0x9c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c6c:	4933      	ldr	r1, [pc, #204]	; (8003d3c <xTaskPriorityDisinherit+0x144>)
 8003c6e:	4613      	mov	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10a      	bne.n	8003c94 <xTaskPriorityDisinherit+0x9c>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c82:	2201      	movs	r2, #1
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	4b2d      	ldr	r3, [pc, #180]	; (8003d40 <xTaskPriorityDisinherit+0x148>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	4a2b      	ldr	r2, [pc, #172]	; (8003d40 <xTaskPriorityDisinherit+0x148>)
 8003c92:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003c94:	68b8      	ldr	r0, [r7, #8]
 8003c96:	f001 f833 	bl	8004d00 <prvTraceGetTaskNumber>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	461c      	mov	r4, r3
 8003c9e:	68b8      	ldr	r0, [r7, #8]
 8003ca0:	f001 f82e 	bl	8004d00 <prvTraceGetTaskNumber>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	2003      	movs	r0, #3
 8003caa:	f001 fe3b 	bl	8005924 <prvTraceGetPriorityProperty>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	4622      	mov	r2, r4
 8003cb2:	2103      	movs	r1, #3
 8003cb4:	208f      	movs	r0, #143	; 0x8f
 8003cb6:	f001 fb39 	bl	800532c <prvTraceStoreKernelCallWithParam>
 8003cba:	68b8      	ldr	r0, [r7, #8]
 8003cbc:	f001 f820 	bl	8004d00 <prvTraceGetTaskNumber>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2003      	movs	r0, #3
 8003cce:	f001 fded 	bl	80058ac <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cde:	f1c3 0220 	rsb	r2, r3, #32
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003ce6:	68b8      	ldr	r0, [r7, #8]
 8003ce8:	f001 f80a 	bl	8004d00 <prvTraceGetTaskNumber>
 8003cec:	4603      	mov	r3, r0
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f001 f918 	bl	8004f24 <prvTraceStoreTaskReady>
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <xTaskPriorityDisinherit+0x148>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	4a0f      	ldr	r2, [pc, #60]	; (8003d40 <xTaskPriorityDisinherit+0x148>)
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <xTaskPriorityDisinherit+0x144>)
 8003d14:	441a      	add	r2, r3
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	3304      	adds	r3, #4
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4610      	mov	r0, r2
 8003d1e:	f7fd f83d 	bl	8000d9c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003d22:	2301      	movs	r3, #1
 8003d24:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003d26:	68fb      	ldr	r3, [r7, #12]
	}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd90      	pop	{r4, r7, pc}
 8003d30:	200060f8 	.word	0x200060f8
 8003d34:	08007bf8 	.word	0x08007bf8
 8003d38:	08007c0c 	.word	0x08007c0c
 8003d3c:	200060fc 	.word	0x200060fc
 8003d40:	200063f4 	.word	0x200063f4

08003d44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003d48:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d004      	beq.n	8003d5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d56:	3201      	adds	r2, #1
 8003d58:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 8003d5a:	4b03      	ldr	r3, [pc, #12]	; (8003d68 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
	}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	200060f8 	.word	0x200060f8

08003d6c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003d76:	4b29      	ldr	r3, [pc, #164]	; (8003e1c <prvAddCurrentTaskToDelayedList+0xb0>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d7c:	4b28      	ldr	r3, [pc, #160]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fd f867 	bl	8000e56 <uxListRemove>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003d8e:	4b24      	ldr	r3, [pc, #144]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	2201      	movs	r2, #1
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	43da      	mvns	r2, r3
 8003d9c:	4b21      	ldr	r3, [pc, #132]	; (8003e24 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4013      	ands	r3, r2
 8003da2:	4a20      	ldr	r2, [pc, #128]	; (8003e24 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003da4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dac:	d10a      	bne.n	8003dc4 <prvAddCurrentTaskToDelayedList+0x58>
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003db4:	4b1a      	ldr	r3, [pc, #104]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3304      	adds	r3, #4
 8003dba:	4619      	mov	r1, r3
 8003dbc:	481a      	ldr	r0, [pc, #104]	; (8003e28 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003dbe:	f7fc ffed 	bl	8000d9c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003dc2:	e026      	b.n	8003e12 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4413      	add	r3, r2
 8003dca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d209      	bcs.n	8003df0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ddc:	4b13      	ldr	r3, [pc, #76]	; (8003e2c <prvAddCurrentTaskToDelayedList+0xc0>)
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	4b0f      	ldr	r3, [pc, #60]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3304      	adds	r3, #4
 8003de6:	4619      	mov	r1, r3
 8003de8:	4610      	mov	r0, r2
 8003dea:	f7fc fffb 	bl	8000de4 <vListInsert>
}
 8003dee:	e010      	b.n	8003e12 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003df0:	4b0f      	ldr	r3, [pc, #60]	; (8003e30 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4610      	mov	r0, r2
 8003dfe:	f7fc fff1 	bl	8000de4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003e02:	4b0c      	ldr	r3, [pc, #48]	; (8003e34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d202      	bcs.n	8003e12 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003e0c:	4a09      	ldr	r2, [pc, #36]	; (8003e34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	6013      	str	r3, [r2, #0]
}
 8003e12:	bf00      	nop
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	200063f0 	.word	0x200063f0
 8003e20:	200060f8 	.word	0x200060f8
 8003e24:	200063f4 	.word	0x200063f4
 8003e28:	200063d8 	.word	0x200063d8
 8003e2c:	200063a8 	.word	0x200063a8
 8003e30:	200063a4 	.word	0x200063a4
 8003e34:	2000640c 	.word	0x2000640c

08003e38 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003e42:	f000 fb0d 	bl	8004460 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003e46:	4b0f      	ldr	r3, [pc, #60]	; (8003e84 <xTimerCreateTimerTask+0x4c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00b      	beq.n	8003e66 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003e4e:	4b0e      	ldr	r3, [pc, #56]	; (8003e88 <xTimerCreateTimerTask+0x50>)
 8003e50:	9301      	str	r3, [sp, #4]
 8003e52:	231f      	movs	r3, #31
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	2300      	movs	r3, #0
 8003e58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e5c:	490b      	ldr	r1, [pc, #44]	; (8003e8c <xTimerCreateTimerTask+0x54>)
 8003e5e:	480c      	ldr	r0, [pc, #48]	; (8003e90 <xTimerCreateTimerTask+0x58>)
 8003e60:	f7fe fd52 	bl	8002908 <xTaskCreate>
 8003e64:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d105      	bne.n	8003e78 <xTimerCreateTimerTask+0x40>
 8003e6c:	f240 1233 	movw	r2, #307	; 0x133
 8003e70:	4908      	ldr	r1, [pc, #32]	; (8003e94 <xTimerCreateTimerTask+0x5c>)
 8003e72:	4809      	ldr	r0, [pc, #36]	; (8003e98 <xTimerCreateTimerTask+0x60>)
 8003e74:	f002 feb4 	bl	8006be0 <iprintf>
	return xReturn;
 8003e78:	687b      	ldr	r3, [r7, #4]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20006450 	.word	0x20006450
 8003e88:	20006454 	.word	0x20006454
 8003e8c:	08007c4c 	.word	0x08007c4c
 8003e90:	08004089 	.word	0x08004089
 8003e94:	08007c54 	.word	0x08007c54
 8003e98:	08007c6c 	.word	0x08007c6c

08003e9c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b08a      	sub	sp, #40	; 0x28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d105      	bne.n	8003ec0 <xTimerGenericCommand+0x24>
 8003eb4:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8003eb8:	4950      	ldr	r1, [pc, #320]	; (8003ffc <xTimerGenericCommand+0x160>)
 8003eba:	4851      	ldr	r0, [pc, #324]	; (8004000 <xTimerGenericCommand+0x164>)
 8003ebc:	f002 fe90 	bl	8006be0 <iprintf>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003ec0:	4b50      	ldr	r3, [pc, #320]	; (8004004 <xTimerGenericCommand+0x168>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 8093 	beq.w	8003ff0 <xTimerGenericCommand+0x154>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b05      	cmp	r3, #5
 8003eda:	dc18      	bgt.n	8003f0e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003edc:	f7ff fdce 	bl	8003a7c <xTaskGetSchedulerState>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d109      	bne.n	8003efa <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ee6:	4b47      	ldr	r3, [pc, #284]	; (8004004 <xTimerGenericCommand+0x168>)
 8003ee8:	6818      	ldr	r0, [r3, #0]
 8003eea:	f107 0114 	add.w	r1, r7, #20
 8003eee:	2300      	movs	r3, #0
 8003ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ef2:	f7fd fdb1 	bl	8001a58 <xQueueGenericSend>
 8003ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8003ef8:	e012      	b.n	8003f20 <xTimerGenericCommand+0x84>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003efa:	4b42      	ldr	r3, [pc, #264]	; (8004004 <xTimerGenericCommand+0x168>)
 8003efc:	6818      	ldr	r0, [r3, #0]
 8003efe:	f107 0114 	add.w	r1, r7, #20
 8003f02:	2300      	movs	r3, #0
 8003f04:	2200      	movs	r2, #0
 8003f06:	f7fd fda7 	bl	8001a58 <xQueueGenericSend>
 8003f0a:	6278      	str	r0, [r7, #36]	; 0x24
 8003f0c:	e008      	b.n	8003f20 <xTimerGenericCommand+0x84>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003f0e:	4b3d      	ldr	r3, [pc, #244]	; (8004004 <xTimerGenericCommand+0x168>)
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	f107 0114 	add.w	r1, r7, #20
 8003f16:	2300      	movs	r3, #0
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	f7fd ff2b 	bl	8001d74 <xQueueGenericSendFromISR>
 8003f1e:	6278      	str	r0, [r7, #36]	; 0x24
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	dd64      	ble.n	8003ff0 <xTimerGenericCommand+0x154>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d113      	bne.n	8003f54 <xTimerGenericCommand+0xb8>
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <xTimerGenericCommand+0x9a>
 8003f32:	20b4      	movs	r0, #180	; 0xb4
 8003f34:	e000      	b.n	8003f38 <xTimerGenericCommand+0x9c>
 8003f36:	20bd      	movs	r0, #189	; 0xbd
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d004      	beq.n	8003f48 <xTimerGenericCommand+0xac>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	e000      	b.n	8003f4a <xTimerGenericCommand+0xae>
 8003f48:	2200      	movs	r2, #0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2105      	movs	r1, #5
 8003f4e:	f001 f9ed 	bl	800532c <prvTraceStoreKernelCallWithParam>
 8003f52:	e04d      	b.n	8003ff0 <xTimerGenericCommand+0x154>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b05      	cmp	r3, #5
 8003f58:	d134      	bne.n	8003fc4 <xTimerGenericCommand+0x128>
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d131      	bne.n	8003fc4 <xTimerGenericCommand+0x128>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <xTimerGenericCommand+0xd2>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	e000      	b.n	8003f70 <xTimerGenericCommand+0xd4>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	461a      	mov	r2, r3
 8003f72:	2105      	movs	r1, #5
 8003f74:	20b5      	movs	r0, #181	; 0xb5
 8003f76:	f001 f935 	bl	80051e4 <prvTraceStoreKernelCall>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <xTimerGenericCommand+0xec>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e000      	b.n	8003f8a <xTimerGenericCommand+0xee>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	2105      	movs	r1, #5
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 fbd3 	bl	8005738 <prvTraceStoreObjectNameOnCloseEvent>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <xTimerGenericCommand+0x104>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	e000      	b.n	8003fa2 <xTimerGenericCommand+0x106>
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	2105      	movs	r1, #5
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f001 fc19 	bl	80057dc <prvTraceStoreObjectPropertiesOnCloseEvent>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <xTimerGenericCommand+0x11c>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e000      	b.n	8003fba <xTimerGenericCommand+0x11e>
 8003fb8:	2300      	movs	r3, #0
 8003fba:	4619      	mov	r1, r3
 8003fbc:	2005      	movs	r0, #5
 8003fbe:	f001 ff33 	bl	8005e28 <prvTraceFreeObjectHandle>
 8003fc2:	e015      	b.n	8003ff0 <xTimerGenericCommand+0x154>
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d101      	bne.n	8003fce <xTimerGenericCommand+0x132>
 8003fca:	2200      	movs	r2, #0
 8003fcc:	e000      	b.n	8003fd0 <xTimerGenericCommand+0x134>
 8003fce:	2209      	movs	r2, #9
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <xTimerGenericCommand+0x14a>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	e000      	b.n	8003fe8 <xTimerGenericCommand+0x14c>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	2105      	movs	r1, #5
 8003fec:	f001 f8fa 	bl	80051e4 <prvTraceStoreKernelCall>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3728      	adds	r7, #40	; 0x28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	08007c54 	.word	0x08007c54
 8004000:	08007c6c 	.word	0x08007c6c
 8004004:	20006450 	.word	0x20006450

08004008 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af02      	add	r7, sp, #8
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004012:	4b1a      	ldr	r3, [pc, #104]	; (800407c <prvProcessExpiredTimer+0x74>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3304      	adds	r3, #4
 8004020:	4618      	mov	r0, r3
 8004022:	f7fc ff18 	bl	8000e56 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d11d      	bne.n	800406a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	18d1      	adds	r1, r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 f8c8 	bl	80041d0 <prvInsertTimerInActiveList>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d011      	beq.n	800406a <prvProcessExpiredTimer+0x62>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004046:	2300      	movs	r3, #0
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	2300      	movs	r3, #0
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	2100      	movs	r1, #0
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f7ff ff23 	bl	8003e9c <xTimerGenericCommand>
 8004056:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d105      	bne.n	800406a <prvProcessExpiredTimer+0x62>
 800405e:	f44f 7202 	mov.w	r2, #520	; 0x208
 8004062:	4907      	ldr	r1, [pc, #28]	; (8004080 <prvProcessExpiredTimer+0x78>)
 8004064:	4807      	ldr	r0, [pc, #28]	; (8004084 <prvProcessExpiredTimer+0x7c>)
 8004066:	f002 fdbb 	bl	8006be0 <iprintf>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	4798      	blx	r3
}
 8004072:	bf00      	nop
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20006448 	.word	0x20006448
 8004080:	08007c54 	.word	0x08007c54
 8004084:	08007c6c 	.word	0x08007c6c

08004088 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004090:	f107 0308 	add.w	r3, r7, #8
 8004094:	4618      	mov	r0, r3
 8004096:	f000 f857 	bl	8004148 <prvGetNextExpireTime>
 800409a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4619      	mov	r1, r3
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f000 f803 	bl	80040ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80040a6:	f000 f8d5 	bl	8004254 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80040aa:	e7f1      	b.n	8004090 <prvTimerTask+0x8>

080040ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80040b6:	f7fe ffb9 	bl	800302c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80040ba:	f107 0308 	add.w	r3, r7, #8
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f866 	bl	8004190 <prvSampleTimeNow>
 80040c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d130      	bne.n	800412e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10a      	bne.n	80040e8 <prvProcessTimerOrBlockTask+0x3c>
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d806      	bhi.n	80040e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80040da:	f7fe ffef 	bl	80030bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80040de:	68f9      	ldr	r1, [r7, #12]
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7ff ff91 	bl	8004008 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80040e6:	e024      	b.n	8004132 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d008      	beq.n	8004100 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80040ee:	4b13      	ldr	r3, [pc, #76]	; (800413c <prvProcessTimerOrBlockTask+0x90>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	bf0c      	ite	eq
 80040f8:	2301      	moveq	r3, #1
 80040fa:	2300      	movne	r3, #0
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004100:	4b0f      	ldr	r3, [pc, #60]	; (8004140 <prvProcessTimerOrBlockTask+0x94>)
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	4619      	mov	r1, r3
 800410e:	f7fe fb35 	bl	800277c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004112:	f7fe ffd3 	bl	80030bc <xTaskResumeAll>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10a      	bne.n	8004132 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800411c:	4b09      	ldr	r3, [pc, #36]	; (8004144 <prvProcessTimerOrBlockTask+0x98>)
 800411e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	f3bf 8f6f 	isb	sy
}
 800412c:	e001      	b.n	8004132 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800412e:	f7fe ffc5 	bl	80030bc <xTaskResumeAll>
}
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	2000644c 	.word	0x2000644c
 8004140:	20006450 	.word	0x20006450
 8004144:	e000ed04 	.word	0xe000ed04

08004148 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004150:	4b0e      	ldr	r3, [pc, #56]	; (800418c <prvGetNextExpireTime+0x44>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	bf0c      	ite	eq
 800415a:	2301      	moveq	r3, #1
 800415c:	2300      	movne	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	461a      	mov	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d105      	bne.n	800417a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800416e:	4b07      	ldr	r3, [pc, #28]	; (800418c <prvGetNextExpireTime+0x44>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	e001      	b.n	800417e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800417e:	68fb      	ldr	r3, [r7, #12]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	20006448 	.word	0x20006448

08004190 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004198:	f7ff f832 	bl	8003200 <xTaskGetTickCount>
 800419c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800419e:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <prvSampleTimeNow+0x3c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d205      	bcs.n	80041b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80041a8:	f000 f8fa 	bl	80043a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e002      	b.n	80041ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80041ba:	4a04      	ldr	r2, [pc, #16]	; (80041cc <prvSampleTimeNow+0x3c>)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80041c0:	68fb      	ldr	r3, [r7, #12]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20006458 	.word	0x20006458

080041d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d812      	bhi.n	800421c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	1ad2      	subs	r2, r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	429a      	cmp	r2, r3
 8004202:	d302      	bcc.n	800420a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004204:	2301      	movs	r3, #1
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e01b      	b.n	8004242 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <prvInsertTimerInActiveList+0x7c>)
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3304      	adds	r3, #4
 8004212:	4619      	mov	r1, r3
 8004214:	4610      	mov	r0, r2
 8004216:	f7fc fde5 	bl	8000de4 <vListInsert>
 800421a:	e012      	b.n	8004242 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d206      	bcs.n	8004232 <prvInsertTimerInActiveList+0x62>
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d302      	bcc.n	8004232 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800422c:	2301      	movs	r3, #1
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	e007      	b.n	8004242 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004232:	4b07      	ldr	r3, [pc, #28]	; (8004250 <prvInsertTimerInActiveList+0x80>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3304      	adds	r3, #4
 800423a:	4619      	mov	r1, r3
 800423c:	4610      	mov	r0, r2
 800423e:	f7fc fdd1 	bl	8000de4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004242:	697b      	ldr	r3, [r7, #20]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	2000644c 	.word	0x2000644c
 8004250:	20006448 	.word	0x20006448

08004254 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08c      	sub	sp, #48	; 0x30
 8004258:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800425a:	e08b      	b.n	8004374 <prvProcessReceivedCommands+0x120>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	da14      	bge.n	800428c <prvProcessReceivedCommands+0x38>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004262:	f107 0308 	add.w	r3, r7, #8
 8004266:	3304      	adds	r3, #4
 8004268:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	2b00      	cmp	r3, #0
 800426e:	d105      	bne.n	800427c <prvProcessReceivedCommands+0x28>
 8004270:	f240 22e7 	movw	r2, #743	; 0x2e7
 8004274:	4947      	ldr	r1, [pc, #284]	; (8004394 <prvProcessReceivedCommands+0x140>)
 8004276:	4848      	ldr	r0, [pc, #288]	; (8004398 <prvProcessReceivedCommands+0x144>)
 8004278:	f002 fcb2 	bl	8006be0 <iprintf>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800427c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004282:	6850      	ldr	r0, [r2, #4]
 8004284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004286:	6892      	ldr	r2, [r2, #8]
 8004288:	4611      	mov	r1, r2
 800428a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b00      	cmp	r3, #0
 8004290:	db70      	blt.n	8004374 <prvProcessReceivedCommands+0x120>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d004      	beq.n	80042a8 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800429e:	6a3b      	ldr	r3, [r7, #32]
 80042a0:	3304      	adds	r3, #4
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fc fdd7 	bl	8000e56 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042a8:	1d3b      	adds	r3, r7, #4
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff ff70 	bl	8004190 <prvSampleTimeNow>
 80042b0:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b09      	cmp	r3, #9
 80042b6:	d85c      	bhi.n	8004372 <prvProcessReceivedCommands+0x11e>
 80042b8:	a201      	add	r2, pc, #4	; (adr r2, 80042c0 <prvProcessReceivedCommands+0x6c>)
 80042ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042be:	bf00      	nop
 80042c0:	080042e9 	.word	0x080042e9
 80042c4:	080042e9 	.word	0x080042e9
 80042c8:	080042e9 	.word	0x080042e9
 80042cc:	08004375 	.word	0x08004375
 80042d0:	0800433d 	.word	0x0800433d
 80042d4:	0800436b 	.word	0x0800436b
 80042d8:	080042e9 	.word	0x080042e9
 80042dc:	080042e9 	.word	0x080042e9
 80042e0:	08004375 	.word	0x08004375
 80042e4:	0800433d 	.word	0x0800433d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	18d1      	adds	r1, r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	69fa      	ldr	r2, [r7, #28]
 80042f4:	6a38      	ldr	r0, [r7, #32]
 80042f6:	f7ff ff6b 	bl	80041d0 <prvInsertTimerInActiveList>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d039      	beq.n	8004374 <prvProcessReceivedCommands+0x120>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	6a38      	ldr	r0, [r7, #32]
 8004306:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d131      	bne.n	8004374 <prvProcessReceivedCommands+0x120>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	441a      	add	r2, r3
 8004318:	2300      	movs	r3, #0
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	2300      	movs	r3, #0
 800431e:	2100      	movs	r1, #0
 8004320:	6a38      	ldr	r0, [r7, #32]
 8004322:	f7ff fdbb 	bl	8003e9c <xTimerGenericCommand>
 8004326:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d122      	bne.n	8004374 <prvProcessReceivedCommands+0x120>
 800432e:	f240 3221 	movw	r2, #801	; 0x321
 8004332:	4918      	ldr	r1, [pc, #96]	; (8004394 <prvProcessReceivedCommands+0x140>)
 8004334:	4818      	ldr	r0, [pc, #96]	; (8004398 <prvProcessReceivedCommands+0x144>)
 8004336:	f002 fc53 	bl	8006be0 <iprintf>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800433a:	e01b      	b.n	8004374 <prvProcessReceivedCommands+0x120>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004342:	6a3b      	ldr	r3, [r7, #32]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d105      	bne.n	8004356 <prvProcessReceivedCommands+0x102>
 800434a:	f44f 724e 	mov.w	r2, #824	; 0x338
 800434e:	4911      	ldr	r1, [pc, #68]	; (8004394 <prvProcessReceivedCommands+0x140>)
 8004350:	4811      	ldr	r0, [pc, #68]	; (8004398 <prvProcessReceivedCommands+0x144>)
 8004352:	f002 fc45 	bl	8006be0 <iprintf>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	18d1      	adds	r1, r2, r3
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	6a38      	ldr	r0, [r7, #32]
 8004364:	f7ff ff34 	bl	80041d0 <prvInsertTimerInActiveList>
					break;
 8004368:	e004      	b.n	8004374 <prvProcessReceivedCommands+0x120>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800436a:	6a38      	ldr	r0, [r7, #32]
 800436c:	f7fd f94a 	bl	8001604 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004370:	e000      	b.n	8004374 <prvProcessReceivedCommands+0x120>

				default	:
					/* Don't expect to get here. */
					break;
 8004372:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004374:	4b09      	ldr	r3, [pc, #36]	; (800439c <prvProcessReceivedCommands+0x148>)
 8004376:	6818      	ldr	r0, [r3, #0]
 8004378:	f107 0108 	add.w	r1, r7, #8
 800437c:	2300      	movs	r3, #0
 800437e:	2200      	movs	r2, #0
 8004380:	f7fd febe 	bl	8002100 <xQueueGenericReceive>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	f47f af68 	bne.w	800425c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800438c:	bf00      	nop
 800438e:	3728      	adds	r7, #40	; 0x28
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	08007c54 	.word	0x08007c54
 8004398:	08007c6c 	.word	0x08007c6c
 800439c:	20006450 	.word	0x20006450

080043a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b088      	sub	sp, #32
 80043a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80043a6:	e040      	b.n	800442a <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043a8:	4b29      	ldr	r3, [pc, #164]	; (8004450 <prvSwitchTimerLists+0xb0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043b2:	4b27      	ldr	r3, [pc, #156]	; (8004450 <prvSwitchTimerLists+0xb0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	3304      	adds	r3, #4
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fc fd48 	bl	8000e56 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	6938      	ldr	r0, [r7, #16]
 80043cc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d129      	bne.n	800442a <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	4413      	add	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d90e      	bls.n	8004406 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80043f4:	4b16      	ldr	r3, [pc, #88]	; (8004450 <prvSwitchTimerLists+0xb0>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f7fc fcf0 	bl	8000de4 <vListInsert>
 8004404:	e011      	b.n	800442a <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004406:	2300      	movs	r3, #0
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	2100      	movs	r1, #0
 8004410:	6938      	ldr	r0, [r7, #16]
 8004412:	f7ff fd43 	bl	8003e9c <xTimerGenericCommand>
 8004416:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d105      	bne.n	800442a <prvSwitchTimerLists+0x8a>
 800441e:	f240 3292 	movw	r2, #914	; 0x392
 8004422:	490c      	ldr	r1, [pc, #48]	; (8004454 <prvSwitchTimerLists+0xb4>)
 8004424:	480c      	ldr	r0, [pc, #48]	; (8004458 <prvSwitchTimerLists+0xb8>)
 8004426:	f002 fbdb 	bl	8006be0 <iprintf>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800442a:	4b09      	ldr	r3, [pc, #36]	; (8004450 <prvSwitchTimerLists+0xb0>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1b9      	bne.n	80043a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004434:	4b06      	ldr	r3, [pc, #24]	; (8004450 <prvSwitchTimerLists+0xb0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800443a:	4b08      	ldr	r3, [pc, #32]	; (800445c <prvSwitchTimerLists+0xbc>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a04      	ldr	r2, [pc, #16]	; (8004450 <prvSwitchTimerLists+0xb0>)
 8004440:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004442:	4a06      	ldr	r2, [pc, #24]	; (800445c <prvSwitchTimerLists+0xbc>)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6013      	str	r3, [r2, #0]
}
 8004448:	bf00      	nop
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	20006448 	.word	0x20006448
 8004454:	08007c54 	.word	0x08007c54
 8004458:	08007c6c 	.word	0x08007c6c
 800445c:	2000644c 	.word	0x2000644c

08004460 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004464:	f7fc fe20 	bl	80010a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004468:	4b12      	ldr	r3, [pc, #72]	; (80044b4 <prvCheckForValidListAndQueue+0x54>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d11d      	bne.n	80044ac <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8004470:	4811      	ldr	r0, [pc, #68]	; (80044b8 <prvCheckForValidListAndQueue+0x58>)
 8004472:	f7fc fc66 	bl	8000d42 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004476:	4811      	ldr	r0, [pc, #68]	; (80044bc <prvCheckForValidListAndQueue+0x5c>)
 8004478:	f7fc fc63 	bl	8000d42 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800447c:	4b10      	ldr	r3, [pc, #64]	; (80044c0 <prvCheckForValidListAndQueue+0x60>)
 800447e:	4a0e      	ldr	r2, [pc, #56]	; (80044b8 <prvCheckForValidListAndQueue+0x58>)
 8004480:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004482:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <prvCheckForValidListAndQueue+0x64>)
 8004484:	4a0d      	ldr	r2, [pc, #52]	; (80044bc <prvCheckForValidListAndQueue+0x5c>)
 8004486:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004488:	2200      	movs	r2, #0
 800448a:	2110      	movs	r1, #16
 800448c:	2005      	movs	r0, #5
 800448e:	f7fd fa39 	bl	8001904 <xQueueGenericCreate>
 8004492:	4602      	mov	r2, r0
 8004494:	4b07      	ldr	r3, [pc, #28]	; (80044b4 <prvCheckForValidListAndQueue+0x54>)
 8004496:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004498:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <prvCheckForValidListAndQueue+0x54>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80044a0:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <prvCheckForValidListAndQueue+0x54>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4908      	ldr	r1, [pc, #32]	; (80044c8 <prvCheckForValidListAndQueue+0x68>)
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fe f930 	bl	800270c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044ac:	f7fc fe28 	bl	8001100 <vPortExitCritical>
}
 80044b0:	bf00      	nop
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	20006450 	.word	0x20006450
 80044b8:	20006420 	.word	0x20006420
 80044bc:	20006434 	.word	0x20006434
 80044c0:	20006448 	.word	0x20006448
 80044c4:	2000644c 	.word	0x2000644c
 80044c8:	08007c7c 	.word	0x08007c7c

080044cc <BEEP_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF8		    
//BEEP IO
void BEEP_Init(void)
{   
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//GPIOF
 80044d2:	2101      	movs	r1, #1
 80044d4:	2020      	movs	r0, #32
 80044d6:	f7fc f95b 	bl	8000790 <RCC_AHB1PeriphClockCmd>
  
  //GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;//BEEP
 80044da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044de:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
 80044e0:	2301      	movs	r3, #1
 80044e2:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
 80044e4:	2300      	movs	r3, #0
 80044e6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 80044e8:	2303      	movs	r3, #3
 80044ea:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//
 80044ec:	2302      	movs	r3, #2
 80044ee:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOF, &GPIO_InitStructure);//GPIO
 80044f0:	463b      	mov	r3, r7
 80044f2:	4619      	mov	r1, r3
 80044f4:	4805      	ldr	r0, [pc, #20]	; (800450c <BEEP_Init+0x40>)
 80044f6:	f7fb ff93 	bl	8000420 <GPIO_Init>
	
  GPIO_ResetBits(GPIOF,GPIO_Pin_8);  //GPIOF8 
 80044fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80044fe:	4803      	ldr	r0, [pc, #12]	; (800450c <BEEP_Init+0x40>)
 8004500:	f7fc f845 	bl	800058e <GPIO_ResetBits>
}
 8004504:	bf00      	nop
 8004506:	3708      	adds	r7, #8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40021400 	.word	0x40021400

08004510 <EXTI4_IRQHandler>:
//
 TaskHandle_t Task2Task_Handler;

//4
void EXTI4_IRQHandler(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
	BaseType_t YieldRequired;
	
	delay_xms(20);	//
 8004516:	2014      	movs	r0, #20
 8004518:	f000 faec 	bl	8004af4 <delay_xms>
	if(KEY0==0)	 
 800451c:	2110      	movs	r1, #16
 800451e:	4812      	ldr	r0, [pc, #72]	; (8004568 <EXTI4_IRQHandler+0x58>)
 8004520:	f7fc f80c 	bl	800053c <GPIO_ReadInputDataBit>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d116      	bne.n	8004558 <EXTI4_IRQHandler+0x48>
	{				 
		YieldRequired=xTaskResumeFromISR(Task2Task_Handler);//2
 800452a:	4b10      	ldr	r3, [pc, #64]	; (800456c <EXTI4_IRQHandler+0x5c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f7fe fcae 	bl	8002e90 <xTaskResumeFromISR>
 8004534:	6078      	str	r0, [r7, #4]
		printf("2!\r\n");
 8004536:	480e      	ldr	r0, [pc, #56]	; (8004570 <EXTI4_IRQHandler+0x60>)
 8004538:	f002 fbc6 	bl	8006cc8 <puts>
		if(YieldRequired==pdTRUE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d10a      	bne.n	8004558 <EXTI4_IRQHandler+0x48>
		{
			/*xTaskResumeFromISR()pdTRUE
			(),
			*/
			portYIELD_FROM_ISR(YieldRequired);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d007      	beq.n	8004558 <EXTI4_IRQHandler+0x48>
 8004548:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <EXTI4_IRQHandler+0x64>)
 800454a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	f3bf 8f6f 	isb	sy
		}
	}		 
	 EXTI_ClearITPendingBit(EXTI_Line4);//LINE4  
 8004558:	2010      	movs	r0, #16
 800455a:	f7fb ff51 	bl	8000400 <EXTI_ClearITPendingBit>
}
 800455e:	bf00      	nop
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	200065cc 	.word	0x200065cc
 8004570:	08007c84 	.word	0x08007c84
 8004574:	e000ed04 	.word	0xe000ed04

08004578 <KEY_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	 

//
void KEY_Init(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//GPIOA,GPIOE
 800457e:	2101      	movs	r1, #1
 8004580:	2011      	movs	r0, #17
 8004582:	f7fc f905 	bl	8000790 <RCC_AHB1PeriphClockCmd>
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2
 8004586:	231c      	movs	r3, #28
 8004588:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//
 800458a:	2300      	movs	r3, #0
 800458c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
 800458e:	2303      	movs	r3, #3
 8004590:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//
 8004592:	2301      	movs	r3, #1
 8004594:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOE, &GPIO_InitStructure);//GPIOE2,3,4
 8004596:	463b      	mov	r3, r7
 8004598:	4619      	mov	r1, r3
 800459a:	4808      	ldr	r0, [pc, #32]	; (80045bc <KEY_Init+0x44>)
 800459c:	f7fb ff40 	bl	8000420 <GPIO_Init>
	
	 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//WK_UPPA0
 80045a0:	2301      	movs	r3, #1
 80045a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN ;//
 80045a4:	2302      	movs	r3, #2
 80045a6:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);//GPIOA0
 80045a8:	463b      	mov	r3, r7
 80045aa:	4619      	mov	r1, r3
 80045ac:	4804      	ldr	r0, [pc, #16]	; (80045c0 <KEY_Init+0x48>)
 80045ae:	f7fb ff37 	bl	8000420 <GPIO_Init>
 
} 
 80045b2:	bf00      	nop
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40020000 	.word	0x40020000

080045c4 <LED_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF9PF10.		    
//LED IO
void LED_Init(void)
{    	 
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	//GPIOF
 80045ca:	2101      	movs	r1, #1
 80045cc:	2020      	movs	r0, #32
 80045ce:	f7fc f8df 	bl	8000790 <RCC_AHB1PeriphClockCmd>

	//GPIOF9,F10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;	//LED0LED1IO
 80045d2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80045d6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;			//
 80045d8:	2301      	movs	r3, #1
 80045da:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//
 80045dc:	2300      	movs	r3, #0
 80045de:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;		//100MHz
 80045e0:	2303      	movs	r3, #3
 80045e2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//
 80045e4:	2301      	movs	r3, #1
 80045e6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);					//GPIO
 80045e8:	463b      	mov	r3, r7
 80045ea:	4619      	mov	r1, r3
 80045ec:	4805      	ldr	r0, [pc, #20]	; (8004604 <LED_Init+0x40>)
 80045ee:	f7fb ff17 	bl	8000420 <GPIO_Init>
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);			//GPIOF9,F10
 80045f2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80045f6:	4803      	ldr	r0, [pc, #12]	; (8004604 <LED_Init+0x40>)
 80045f8:	f7fb ffba 	bl	8000570 <GPIO_SetBits>

}
 80045fc:	bf00      	nop
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40021400 	.word	0x40021400

08004608 <ConfigureTimeForRunTimeStats>:
//FreeRTOS
volatile unsigned long long FreeRTOSRunTimeTicks;

//TIM3FreeRTOS
void ConfigureTimeForRunTimeStats(void)
{
 8004608:	b598      	push	{r3, r4, r7, lr}
 800460a:	af00      	add	r7, sp, #0
	//384M84-13
	//84M/84=1M50-150us
	FreeRTOSRunTimeTicks=0;
 800460c:	4a06      	ldr	r2, [pc, #24]	; (8004628 <ConfigureTimeForRunTimeStats+0x20>)
 800460e:	f04f 0300 	mov.w	r3, #0
 8004612:	f04f 0400 	mov.w	r4, #0
 8004616:	e882 0018 	stmia.w	r2, {r3, r4}
	TIM3_Int_Init(50-1,84-1);	//TIM3
 800461a:	2153      	movs	r1, #83	; 0x53
 800461c:	2031      	movs	r0, #49	; 0x31
 800461e:	f000 f805 	bl	800462c <TIM3_Int_Init>
}
 8004622:	bf00      	nop
 8004624:	bd98      	pop	{r3, r4, r7, pc}
 8004626:	bf00      	nop
 8004628:	200065d0 	.word	0x200065d0

0800462c <TIM3_Int_Init>:
//psc
//:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=,:Mhz
//3!
void TIM3_Int_Init(u16 arr,u16 psc)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	4603      	mov	r3, r0
 8004634:	460a      	mov	r2, r1
 8004636:	80fb      	strh	r3, [r7, #6]
 8004638:	4613      	mov	r3, r2
 800463a:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);  ///TIM3
 800463c:	2101      	movs	r1, #1
 800463e:	2002      	movs	r0, #2
 8004640:	f7fc f8c6 	bl	80007d0 <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseInitStructure.TIM_Period = arr; 	//
 8004644:	88fb      	ldrh	r3, [r7, #6]
 8004646:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler=psc;  //
 8004648:	88bb      	ldrh	r3, [r7, #4]
 800464a:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //
 800464c:	2300      	movs	r3, #0
 800464e:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8004650:	2300      	movs	r3, #0
 8004652:	82bb      	strh	r3, [r7, #20]
	
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);//TIM3
 8004654:	f107 030c 	add.w	r3, r7, #12
 8004658:	4619      	mov	r1, r3
 800465a:	480e      	ldr	r0, [pc, #56]	; (8004694 <TIM3_Int_Init+0x68>)
 800465c:	f7fc f8f8 	bl	8000850 <TIM_TimeBaseInit>
	
	TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE); //3
 8004660:	2201      	movs	r2, #1
 8004662:	2101      	movs	r1, #1
 8004664:	480b      	ldr	r0, [pc, #44]	; (8004694 <TIM3_Int_Init+0x68>)
 8004666:	f7fc f97f 	bl	8000968 <TIM_ITConfig>
	TIM_Cmd(TIM3,ENABLE); //3
 800466a:	2101      	movs	r1, #1
 800466c:	4809      	ldr	r0, [pc, #36]	; (8004694 <TIM3_Int_Init+0x68>)
 800466e:	f7fc f95b 	bl	8000928 <TIM_Cmd>
	
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQn; //3
 8004672:	231d      	movs	r3, #29
 8004674:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //1
 8004676:	2301      	movs	r3, #1
 8004678:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x00; //0
 800467a:	2300      	movs	r3, #0
 800467c:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
 800467e:	2301      	movs	r3, #1
 8004680:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8004682:	f107 0308 	add.w	r3, r7, #8
 8004686:	4618      	mov	r0, r3
 8004688:	f7fb fe3c 	bl	8000304 <NVIC_Init>
}
 800468c:	bf00      	nop
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40000400 	.word	0x40000400

08004698 <TIM3_IRQHandler>:

//3
void TIM3_IRQHandler(void)
{
 8004698:	b598      	push	{r3, r4, r7, lr}
 800469a:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //
 800469c:	2101      	movs	r1, #1
 800469e:	480a      	ldr	r0, [pc, #40]	; (80046c8 <TIM3_IRQHandler+0x30>)
 80046a0:	f7fc f986 	bl	80009b0 <TIM_GetITStatus>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d107      	bne.n	80046ba <TIM3_IRQHandler+0x22>
	{
		FreeRTOSRunTimeTicks++;
 80046aa:	4b08      	ldr	r3, [pc, #32]	; (80046cc <TIM3_IRQHandler+0x34>)
 80046ac:	cb18      	ldmia	r3, {r3, r4}
 80046ae:	3301      	adds	r3, #1
 80046b0:	f144 0400 	adc.w	r4, r4, #0
 80046b4:	4a05      	ldr	r2, [pc, #20]	; (80046cc <TIM3_IRQHandler+0x34>)
 80046b6:	e882 0018 	stmia.w	r2, {r3, r4}
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update);  //
 80046ba:	2101      	movs	r1, #1
 80046bc:	4802      	ldr	r0, [pc, #8]	; (80046c8 <TIM3_IRQHandler+0x30>)
 80046be:	f7fc f9a1 	bl	8000a04 <TIM_ClearITPendingBit>
}
 80046c2:	bf00      	nop
 80046c4:	bd98      	pop	{r3, r4, r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40000400 	.word	0x40000400
 80046cc:	200065d0 	.word	0x200065d0

080046d0 <mymemset>:
//
//*s:
//c :
//count:()
void mymemset(void *s,u8 c,u32 count)  
{  
 80046d0:	b480      	push	{r7}
 80046d2:	b087      	sub	sp, #28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	460b      	mov	r3, r1
 80046da:	607a      	str	r2, [r7, #4]
 80046dc:	72fb      	strb	r3, [r7, #11]
    u8 *xs = s;  
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	617b      	str	r3, [r7, #20]
    while(count--)*xs++=c;  
 80046e2:	e004      	b.n	80046ee <mymemset+0x1e>
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	617a      	str	r2, [r7, #20]
 80046ea:	7afa      	ldrb	r2, [r7, #11]
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	1e5a      	subs	r2, r3, #1
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f5      	bne.n	80046e4 <mymemset+0x14>
}	   
 80046f8:	bf00      	nop
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <my_mem_init>:
//  
//memx:
void my_mem_init(u8 memx)  
{  
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
    mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//  
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	4a12      	ldr	r2, [pc, #72]	; (800475c <my_mem_init+0x58>)
 8004712:	3304      	adds	r3, #4
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	6858      	ldr	r0, [r3, #4]
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	4a10      	ldr	r2, [pc, #64]	; (8004760 <my_mem_init+0x5c>)
 800471e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	461a      	mov	r2, r3
 8004726:	2100      	movs	r1, #0
 8004728:	f7ff ffd2 	bl	80046d0 <mymemset>
	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//  
 800472c:	79fb      	ldrb	r3, [r7, #7]
 800472e:	4a0b      	ldr	r2, [pc, #44]	; (800475c <my_mem_init+0x58>)
 8004730:	3302      	adds	r3, #2
 8004732:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	4a0a      	ldr	r2, [pc, #40]	; (8004764 <my_mem_init+0x60>)
 800473a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800473e:	461a      	mov	r2, r3
 8004740:	2100      	movs	r1, #0
 8004742:	f7ff ffc5 	bl	80046d0 <mymemset>
	mallco_dev.memrdy[memx]=1;								//OK  
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	4a04      	ldr	r2, [pc, #16]	; (800475c <my_mem_init+0x58>)
 800474a:	4413      	add	r3, r2
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2020 	strb.w	r2, [r3, #32]
}  
 8004752:	bf00      	nop
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	20000014 	.word	0x20000014
 8004760:	08009094 	.word	0x08009094
 8004764:	080090ac 	.word	0x080090ac

08004768 <my_mem_perused>:
//
//memx:
//:(0~100)
u8 my_mem_perused(u8 memx)  
{  
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]
    u32 used=0;  
 8004772:	2300      	movs	r3, #0
 8004774:	60fb      	str	r3, [r7, #12]
    u32 i;  
    for(i=0;i<memtblsize[memx];i++)  
 8004776:	2300      	movs	r3, #0
 8004778:	60bb      	str	r3, [r7, #8]
 800477a:	e011      	b.n	80047a0 <my_mem_perused+0x38>
    {  
        if(mallco_dev.memmap[memx][i])used++; 
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	4a14      	ldr	r2, [pc, #80]	; (80047d0 <my_mem_perused+0x68>)
 8004780:	3304      	adds	r3, #4
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	4413      	add	r3, r2
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <my_mem_perused+0x32>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3301      	adds	r3, #1
 8004798:	60fb      	str	r3, [r7, #12]
    for(i=0;i<memtblsize[memx];i++)  
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	3301      	adds	r3, #1
 800479e:	60bb      	str	r3, [r7, #8]
 80047a0:	79fb      	ldrb	r3, [r7, #7]
 80047a2:	4a0c      	ldr	r2, [pc, #48]	; (80047d4 <my_mem_perused+0x6c>)
 80047a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d8e6      	bhi.n	800477c <my_mem_perused+0x14>
    } 
    return (used*100)/(memtblsize[memx]);  
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2264      	movs	r2, #100	; 0x64
 80047b2:	fb02 f203 	mul.w	r2, r2, r3
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	4906      	ldr	r1, [pc, #24]	; (80047d4 <my_mem_perused+0x6c>)
 80047ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80047be:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c2:	b2db      	uxtb	r3, r3
}  
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	20000014 	.word	0x20000014
 80047d4:	08009094 	.word	0x08009094

080047d8 <my_mem_malloc>:
//()
//memx:
//size:()
//:0XFFFFFFFF,;, 
u32 my_mem_malloc(u8 memx,u32 size)  
{  
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	4603      	mov	r3, r0
 80047e0:	6039      	str	r1, [r7, #0]
 80047e2:	71fb      	strb	r3, [r7, #7]
    signed long offset=0;  
 80047e4:	2300      	movs	r3, #0
 80047e6:	617b      	str	r3, [r7, #20]
    u32 nmemb;	//  
	u32 cmemb=0;//
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
    u32 i;  
    if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//, 
 80047ec:	79fb      	ldrb	r3, [r7, #7]
 80047ee:	4a38      	ldr	r2, [pc, #224]	; (80048d0 <my_mem_malloc+0xf8>)
 80047f0:	4413      	add	r3, r2
 80047f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d104      	bne.n	8004804 <my_mem_malloc+0x2c>
 80047fa:	4b35      	ldr	r3, [pc, #212]	; (80048d0 <my_mem_malloc+0xf8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	79fa      	ldrb	r2, [r7, #7]
 8004800:	4610      	mov	r0, r2
 8004802:	4798      	blx	r3
    if(size==0)return 0XFFFFFFFF;//
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <my_mem_malloc+0x38>
 800480a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800480e:	e05b      	b.n	80048c8 <my_mem_malloc+0xf0>
    nmemb=size/memblksize[memx];  	//
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	4a30      	ldr	r2, [pc, #192]	; (80048d4 <my_mem_malloc+0xfc>)
 8004814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	fbb2 f3f3 	udiv	r3, r2, r3
 800481e:	613b      	str	r3, [r7, #16]
    if(size%memblksize[memx])nmemb++;  
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	4a2c      	ldr	r2, [pc, #176]	; (80048d4 <my_mem_malloc+0xfc>)
 8004824:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	fbb3 f1f2 	udiv	r1, r3, r2
 800482e:	fb02 f201 	mul.w	r2, r2, r1
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <my_mem_malloc+0x66>
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	3301      	adds	r3, #1
 800483c:	613b      	str	r3, [r7, #16]
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	4a25      	ldr	r2, [pc, #148]	; (80048d8 <my_mem_malloc+0x100>)
 8004842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004846:	3b01      	subs	r3, #1
 8004848:	617b      	str	r3, [r7, #20]
 800484a:	e038      	b.n	80048be <my_mem_malloc+0xe6>
    {     
		if(!mallco_dev.memmap[memx][offset])cmemb++;//
 800484c:	79fb      	ldrb	r3, [r7, #7]
 800484e:	4a20      	ldr	r2, [pc, #128]	; (80048d0 <my_mem_malloc+0xf8>)
 8004850:	3304      	adds	r3, #4
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	4413      	add	r3, r2
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d103      	bne.n	800486c <my_mem_malloc+0x94>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	3301      	adds	r3, #1
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	e001      	b.n	8004870 <my_mem_malloc+0x98>
		else cmemb=0;								//
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]
		if(cmemb==nmemb)							//nmemb
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	429a      	cmp	r2, r3
 8004876:	d11f      	bne.n	80048b8 <my_mem_malloc+0xe0>
		{
            for(i=0;i<nmemb;i++)  					// 
 8004878:	2300      	movs	r3, #0
 800487a:	60bb      	str	r3, [r7, #8]
 800487c:	e010      	b.n	80048a0 <my_mem_malloc+0xc8>
            {  
                mallco_dev.memmap[memx][offset+i]=nmemb;  
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	4a13      	ldr	r2, [pc, #76]	; (80048d0 <my_mem_malloc+0xf8>)
 8004882:	3304      	adds	r3, #4
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	6979      	ldr	r1, [r7, #20]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	440b      	add	r3, r1
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	4413      	add	r3, r2
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	b292      	uxth	r2, r2
 8004898:	801a      	strh	r2, [r3, #0]
            for(i=0;i<nmemb;i++)  					// 
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	3301      	adds	r3, #1
 800489e:	60bb      	str	r3, [r7, #8]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d3ea      	bcc.n	800487e <my_mem_malloc+0xa6>
            }  
            return (offset*memblksize[memx]);//  
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	4a0a      	ldr	r2, [pc, #40]	; (80048d4 <my_mem_malloc+0xfc>)
 80048ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	e007      	b.n	80048c8 <my_mem_malloc+0xf0>
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	617b      	str	r3, [r7, #20]
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	dac3      	bge.n	800484c <my_mem_malloc+0x74>
		}
    }  
    return 0XFFFFFFFF;//  
 80048c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}  
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	20000014 	.word	0x20000014
 80048d4:	080090a0 	.word	0x080090a0
 80048d8:	08009094 	.word	0x08009094

080048dc <my_mem_free>:
//() 
//memx:
//offset:
//:0,;1,;  
u8 my_mem_free(u8 memx,u32 offset)  
{  
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	6039      	str	r1, [r7, #0]
 80048e6:	71fb      	strb	r3, [r7, #7]
    int i;  
    if(!mallco_dev.memrdy[memx])//,
 80048e8:	79fb      	ldrb	r3, [r7, #7]
 80048ea:	4a22      	ldr	r2, [pc, #136]	; (8004974 <my_mem_free+0x98>)
 80048ec:	4413      	add	r3, r2
 80048ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d106      	bne.n	8004904 <my_mem_free+0x28>
	{
		mallco_dev.init(memx);    
 80048f6:	4b1f      	ldr	r3, [pc, #124]	; (8004974 <my_mem_free+0x98>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	79fa      	ldrb	r2, [r7, #7]
 80048fc:	4610      	mov	r0, r2
 80048fe:	4798      	blx	r3
        return 1;//  
 8004900:	2301      	movs	r3, #1
 8004902:	e033      	b.n	800496c <my_mem_free+0x90>
    }  
    if(offset<memsize[memx])//. 
 8004904:	79fb      	ldrb	r3, [r7, #7]
 8004906:	4a1c      	ldr	r2, [pc, #112]	; (8004978 <my_mem_free+0x9c>)
 8004908:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	429a      	cmp	r2, r3
 8004910:	d92b      	bls.n	800496a <my_mem_free+0x8e>
    {  
        int index=offset/memblksize[memx];			//  
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	4a19      	ldr	r2, [pc, #100]	; (800497c <my_mem_free+0xa0>)
 8004916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004920:	613b      	str	r3, [r7, #16]
        int nmemb=mallco_dev.memmap[memx][index];	//
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	4a13      	ldr	r2, [pc, #76]	; (8004974 <my_mem_free+0x98>)
 8004926:	3304      	adds	r3, #4
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	4413      	add	r3, r2
 8004934:	881b      	ldrh	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]
        for(i=0;i<nmemb;i++)  						//
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	e00f      	b.n	800495e <my_mem_free+0x82>
        {  
            mallco_dev.memmap[memx][index+i]=0;  
 800493e:	79fb      	ldrb	r3, [r7, #7]
 8004940:	4a0c      	ldr	r2, [pc, #48]	; (8004974 <my_mem_free+0x98>)
 8004942:	3304      	adds	r3, #4
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	4413      	add	r3, r2
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	6939      	ldr	r1, [r7, #16]
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	440b      	add	r3, r1
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	4413      	add	r3, r2
 8004954:	2200      	movs	r2, #0
 8004956:	801a      	strh	r2, [r3, #0]
        for(i=0;i<nmemb;i++)  						//
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	3301      	adds	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	429a      	cmp	r2, r3
 8004964:	dbeb      	blt.n	800493e <my_mem_free+0x62>
        }  
        return 0;  
 8004966:	2300      	movs	r3, #0
 8004968:	e000      	b.n	800496c <my_mem_free+0x90>
    }else return 2;//.  
 800496a:	2302      	movs	r3, #2
}  
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000014 	.word	0x20000014
 8004978:	080090ac 	.word	0x080090ac
 800497c:	080090a0 	.word	0x080090a0

08004980 <myfree>:
//() 
//memx:
//ptr: 
void myfree(u8 memx,void *ptr)  
{  
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	4603      	mov	r3, r0
 8004988:	6039      	str	r1, [r7, #0]
 800498a:	71fb      	strb	r3, [r7, #7]
	u32 offset;   
	if(ptr==NULL)return;//0.  
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00d      	beq.n	80049ae <myfree+0x2e>
 	offset=(u32)ptr-(u32)mallco_dev.membase[memx];     
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	79fa      	ldrb	r2, [r7, #7]
 8004996:	4908      	ldr	r1, [pc, #32]	; (80049b8 <myfree+0x38>)
 8004998:	3202      	adds	r2, #2
 800499a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800499e:	1a9b      	subs	r3, r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]
    my_mem_free(memx,offset);	//      
 80049a2:	79fb      	ldrb	r3, [r7, #7]
 80049a4:	68f9      	ldr	r1, [r7, #12]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7ff ff98 	bl	80048dc <my_mem_free>
 80049ac:	e000      	b.n	80049b0 <myfree+0x30>
	if(ptr==NULL)return;//0.  
 80049ae:	bf00      	nop
}  
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000014 	.word	0x20000014

080049bc <mymalloc>:
//()
//memx:
//size:()
//:.
void *mymalloc(u8 memx,u32 size)  
{  
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	6039      	str	r1, [r7, #0]
 80049c6:	71fb      	strb	r3, [r7, #7]
    u32 offset;   
	offset=my_mem_malloc(memx,size);  	   	 	   
 80049c8:	79fb      	ldrb	r3, [r7, #7]
 80049ca:	6839      	ldr	r1, [r7, #0]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff ff03 	bl	80047d8 <my_mem_malloc>
 80049d2:	60f8      	str	r0, [r7, #12]
    if(offset==0XFFFFFFFF)return NULL;  
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049da:	d101      	bne.n	80049e0 <mymalloc+0x24>
 80049dc:	2300      	movs	r3, #0
 80049de:	e007      	b.n	80049f0 <mymalloc+0x34>
    else return (void*)((u32)mallco_dev.membase[memx]+offset);  
 80049e0:	79fb      	ldrb	r3, [r7, #7]
 80049e2:	4a05      	ldr	r2, [pc, #20]	; (80049f8 <mymalloc+0x3c>)
 80049e4:	3302      	adds	r3, #2
 80049e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ea:	461a      	mov	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4413      	add	r3, r2
}  
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	20000014 	.word	0x20000014

080049fc <SysTick_Handler>:
 
extern void xPortSysTickHandler(void);
 
//systick,OS
void SysTick_Handler(void)
{	
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
    if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//
 8004a00:	f7ff f83c 	bl	8003a7c <xTaskGetSchedulerState>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d001      	beq.n	8004a0e <SysTick_Handler+0x12>
    {
        xPortSysTickHandler();	
 8004a0a:	f7fc fbd5 	bl	80011b8 <xPortSysTickHandler>
    }
}
 8004a0e:	bf00      	nop
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <delay_init>:
//
//SYSTICKAHBSYSTICKAHB/8
//FreeRTOSSYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	71fb      	strb	r3, [r7, #7]
	u32 reload;
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK); 
 8004a1e:	2004      	movs	r0, #4
 8004a20:	f7fb fcd2 	bl	80003c8 <SysTick_CLKSourceConfig>
	fac_us=SYSCLK;							//OS,fac_us
 8004a24:	4a10      	ldr	r2, [pc, #64]	; (8004a68 <delay_init+0x54>)
 8004a26:	79fb      	ldrb	r3, [r7, #7]
 8004a28:	7013      	strb	r3, [r2, #0]
	reload=SYSCLK;							// M	   
 8004a2a:	79fb      	ldrb	r3, [r7, #7]
 8004a2c:	60fb      	str	r3, [r7, #12]
	reload*=1000000/configTICK_RATE_HZ;		//delay_ostickspersec
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	60fb      	str	r3, [r7, #12]
											//reload24,:16777216,168M,0.0998s	
	fac_ms=1000/configTICK_RATE_HZ;			//OS	   
 8004a3a:	4b0c      	ldr	r3, [pc, #48]	; (8004a6c <delay_init+0x58>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
 8004a40:	4a0b      	ldr	r2, [pc, #44]	; (8004a70 <delay_init+0x5c>)
 8004a42:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <delay_init+0x5c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f043 0302 	orr.w	r3, r3, #2
 8004a4a:	6013      	str	r3, [r2, #0]
	SysTick->LOAD=reload; 					//1/configTICK_RATE_HZ	
 8004a4c:	4a08      	ldr	r2, [pc, #32]	; (8004a70 <delay_init+0x5c>)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6053      	str	r3, [r2, #4]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK     
 8004a52:	4a07      	ldr	r2, [pc, #28]	; (8004a70 <delay_init+0x5c>)
 8004a54:	4b06      	ldr	r3, [pc, #24]	; (8004a70 <delay_init+0x5c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f043 0301 	orr.w	r3, r3, #1
 8004a5c:	6013      	str	r3, [r2, #0]
}								    
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	2000645c 	.word	0x2000645c
 8004a6c:	2000645e 	.word	0x2000645e
 8004a70:	e000e010 	.word	0xe000e010

08004a74 <delay_us>:

//nus
//nus:us.	
//nus:0~204522252(2^32/fac_us@fac_us=168)	    								   
void delay_us(u32 nus)
{		
 8004a74:	b480      	push	{r7}
 8004a76:	b089      	sub	sp, #36	; 0x24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8004a80:	4b1a      	ldr	r3, [pc, #104]	; (8004aec <delay_us+0x78>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 8004a86:	4b1a      	ldr	r3, [pc, #104]	; (8004af0 <delay_us+0x7c>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	fb03 f302 	mul.w	r3, r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8004a94:	4b15      	ldr	r3, [pc, #84]	; (8004aec <delay_us+0x78>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8004a9a:	4b14      	ldr	r3, [pc, #80]	; (8004aec <delay_us+0x78>)
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d0f8      	beq.n	8004a9a <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d206      	bcs.n	8004abe <delay_us+0x4a>
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4413      	add	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
 8004abc:	e007      	b.n	8004ace <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	1ad2      	subs	r2, r2, r3
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	4413      	add	r3, r2
 8004acc:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d200      	bcs.n	8004adc <delay_us+0x68>
		tnow=SysTick->VAL;	
 8004ada:	e7de      	b.n	8004a9a <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 8004adc:	bf00      	nop
		}  
	};										    
}  
 8004ade:	bf00      	nop
 8004ae0:	3724      	adds	r7, #36	; 0x24
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	e000e010 	.word	0xe000e010
 8004af0:	2000645c 	.word	0x2000645c

08004af4 <delay_xms>:
}

//nms,
//nms:ms
void delay_xms(u32 nms)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 8004afc:	2300      	movs	r3, #0
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e006      	b.n	8004b10 <delay_xms+0x1c>
 8004b02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b06:	f7ff ffb5 	bl	8004a74 <delay_us>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d3f4      	bcc.n	8004b02 <delay_xms+0xe>
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <uart_init>:
//bit13~0	
u16 USART_RX_STA=0;       //	

//IO 1 
//bound:
void uart_init(u32 bound){
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b08a      	sub	sp, #40	; 0x28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	//GPIO
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //GPIOA
 8004b28:	2101      	movs	r1, #1
 8004b2a:	2001      	movs	r0, #1
 8004b2c:	f7fb fe30 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//USART1
 8004b30:	2101      	movs	r1, #1
 8004b32:	2010      	movs	r0, #16
 8004b34:	f7fb fe6c 	bl	8000810 <RCC_APB2PeriphClockCmd>
 
	//1
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9USART1
 8004b38:	2207      	movs	r2, #7
 8004b3a:	2109      	movs	r1, #9
 8004b3c:	4824      	ldr	r0, [pc, #144]	; (8004bd0 <uart_init+0xb0>)
 8004b3e:	f7fb fd35 	bl	80005ac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10USART1
 8004b42:	2207      	movs	r2, #7
 8004b44:	210a      	movs	r1, #10
 8004b46:	4822      	ldr	r0, [pc, #136]	; (8004bd0 <uart_init+0xb0>)
 8004b48:	f7fb fd30 	bl	80005ac <GPIO_PinAFConfig>
	
	//USART1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 8004b4c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004b50:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//
 8004b52:	2302      	movs	r3, #2
 8004b54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//50MHz
 8004b58:	2302      	movs	r3, #2
 8004b5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 8004b64:	2301      	movs	r3, #1
 8004b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //PA9PA10
 8004b6a:	f107 0320 	add.w	r3, r7, #32
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4817      	ldr	r0, [pc, #92]	; (8004bd0 <uart_init+0xb0>)
 8004b72:	f7fb fc55 	bl	8000420 <GPIO_Init>

   //USART1 
	USART_InitStructure.USART_BaudRate = bound;//
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//8
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//
 8004b7e:	2300      	movs	r3, #0
 8004b80:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//
 8004b82:	2300      	movs	r3, #0
 8004b84:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//
 8004b86:	2300      	movs	r3, #0
 8004b88:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//
 8004b8a:	230c      	movs	r3, #12
 8004b8c:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //1
 8004b8e:	f107 0310 	add.w	r3, r7, #16
 8004b92:	4619      	mov	r1, r3
 8004b94:	480f      	ldr	r0, [pc, #60]	; (8004bd4 <uart_init+0xb4>)
 8004b96:	f7fb ff47 	bl	8000a28 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //1 
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	480d      	ldr	r0, [pc, #52]	; (8004bd4 <uart_init+0xb4>)
 8004b9e:	f7fb fffd 	bl	8000b9c <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f240 5125 	movw	r1, #1317	; 0x525
 8004ba8:	480a      	ldr	r0, [pc, #40]	; (8004bd4 <uart_init+0xb4>)
 8004baa:	f7fc f827 	bl	8000bfc <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1
 8004bae:	2325      	movs	r3, #37	; 0x25
 8004bb0:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=7;//7
 8004bb2:	2307      	movs	r3, #7
 8004bb4:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;		//0
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ
 8004bba:	2301      	movs	r3, #1
 8004bbc:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//VIC
 8004bbe:	f107 030c 	add.w	r3, r7, #12
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fb fb9e 	bl	8000304 <NVIC_Init>

#endif
	
}
 8004bc8:	bf00      	nop
 8004bca:	3728      	adds	r7, #40	; 0x28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40020000 	.word	0x40020000
 8004bd4:	40011000 	.word	0x40011000

08004bd8 <USART1_IRQHandler>:

extern SemaphoreHandle_t BinarySemaphore;	//

void USART1_IRQHandler(void)                	//1
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
	u8 Res;
	BaseType_t xHigherPriorityTaskWoken;
	
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //(0x0d 0x0a)
 8004bde:	f240 5125 	movw	r1, #1317	; 0x525
 8004be2:	4832      	ldr	r0, [pc, #200]	; (8004cac <USART1_IRQHandler+0xd4>)
 8004be4:	f7fc f852 	bl	8000c8c <USART_GetITStatus>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d03f      	beq.n	8004c6e <USART1_IRQHandler+0x96>
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//
 8004bee:	482f      	ldr	r0, [pc, #188]	; (8004cac <USART1_IRQHandler+0xd4>)
 8004bf0:	f7fb fff4 	bl	8000bdc <USART_ReceiveData>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	71fb      	strb	r3, [r7, #7]
		
		if((USART_RX_STA&0x8000)==0)//
 8004bf8:	4b2d      	ldr	r3, [pc, #180]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b21b      	sxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	db35      	blt.n	8004c6e <USART1_IRQHandler+0x96>
		{
			if(USART_RX_STA&0x4000)//0x0d
 8004c02:	4b2b      	ldr	r3, [pc, #172]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c04:	881b      	ldrh	r3, [r3, #0]
 8004c06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d010      	beq.n	8004c30 <USART1_IRQHandler+0x58>
			{
				if(Res!=0x0a)USART_RX_STA=0;//,
 8004c0e:	79fb      	ldrb	r3, [r7, #7]
 8004c10:	2b0a      	cmp	r3, #10
 8004c12:	d003      	beq.n	8004c1c <USART1_IRQHandler+0x44>
 8004c14:	4b26      	ldr	r3, [pc, #152]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	801a      	strh	r2, [r3, #0]
 8004c1a:	e028      	b.n	8004c6e <USART1_IRQHandler+0x96>
				else USART_RX_STA|=0x8000;	// 
 8004c1c:	4b24      	ldr	r3, [pc, #144]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	4b21      	ldr	r3, [pc, #132]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c2c:	801a      	strh	r2, [r3, #0]
 8004c2e:	e01e      	b.n	8004c6e <USART1_IRQHandler+0x96>
			}
			else //0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	2b0d      	cmp	r3, #13
 8004c34:	d107      	bne.n	8004c46 <USART1_IRQHandler+0x6e>
 8004c36:	4b1e      	ldr	r3, [pc, #120]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c38:	881b      	ldrh	r3, [r3, #0]
 8004c3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	4b1b      	ldr	r3, [pc, #108]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c42:	801a      	strh	r2, [r3, #0]
 8004c44:	e013      	b.n	8004c6e <USART1_IRQHandler+0x96>
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 8004c46:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c48:	881b      	ldrh	r3, [r3, #0]
 8004c4a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c4e:	4919      	ldr	r1, [pc, #100]	; (8004cb4 <USART1_IRQHandler+0xdc>)
 8004c50:	79fa      	ldrb	r2, [r7, #7]
 8004c52:	54ca      	strb	r2, [r1, r3]
					USART_RX_STA++;
 8004c54:	4b16      	ldr	r3, [pc, #88]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c56:	881b      	ldrh	r3, [r3, #0]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	4b14      	ldr	r3, [pc, #80]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c5e:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//,	  
 8004c60:	4b13      	ldr	r3, [pc, #76]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c62:	881b      	ldrh	r3, [r3, #0]
 8004c64:	2bc7      	cmp	r3, #199	; 0xc7
 8004c66:	d902      	bls.n	8004c6e <USART1_IRQHandler+0x96>
 8004c68:	4b11      	ldr	r3, [pc, #68]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	801a      	strh	r2, [r3, #0]
			}
		}   		 
	} 
	
	//
	if((USART_RX_STA&0x8000)&&(BinarySemaphore!=NULL))//
 8004c6e:	4b10      	ldr	r3, [pc, #64]	; (8004cb0 <USART1_IRQHandler+0xd8>)
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b21b      	sxth	r3, r3
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	da15      	bge.n	8004ca4 <USART1_IRQHandler+0xcc>
 8004c78:	4b0f      	ldr	r3, [pc, #60]	; (8004cb8 <USART1_IRQHandler+0xe0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d011      	beq.n	8004ca4 <USART1_IRQHandler+0xcc>
	{
		xSemaphoreGiveFromISR(BinarySemaphore,&xHigherPriorityTaskWoken);	//
 8004c80:	4b0d      	ldr	r3, [pc, #52]	; (8004cb8 <USART1_IRQHandler+0xe0>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	463a      	mov	r2, r7
 8004c86:	4611      	mov	r1, r2
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fd f95d 	bl	8001f48 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);//
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d007      	beq.n	8004ca4 <USART1_IRQHandler+0xcc>
 8004c94:	4b09      	ldr	r3, [pc, #36]	; (8004cbc <USART1_IRQHandler+0xe4>)
 8004c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	f3bf 8f6f 	isb	sy
	}
} 
 8004ca4:	bf00      	nop
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40011000 	.word	0x40011000
 8004cb0:	20006460 	.word	0x20006460
 8004cb4:	20014f98 	.word	0x20014f98
 8004cb8:	2001f974 	.word	0x2001f974
 8004cbc:	e000ed04 	.word	0xe000ed04

08004cc0 <prvTraceGetCurrentTaskHandle>:
{
	prvTraceSetObjectName(TRACE_GET_OBJECT_TRACE_CLASS(TRC_UNUSED, object), TRACE_GET_OBJECT_NUMBER(TRC_UNUSED, object), name);
}

void* prvTraceGetCurrentTaskHandle()
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 8004cc4:	f7fe feca 	bl	8003a5c <xTaskGetCurrentTaskHandle>
 8004cc8:	4603      	mov	r3, r0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <prvTraceGetObjectNumber>:
{
	return (traceHandle) ucQueueGetQueueNumber(handle);
}
#else /* For FreeRTOS v8 and later */
traceHandle prvTraceGetObjectNumber(void* handle)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b082      	sub	sp, #8
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
	return (traceHandle) uxQueueGetQueueNumber(handle);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f7fd fbe0 	bl	800249c <uxQueueGetQueueNumber>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	b2db      	uxtb	r3, r3
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <prvTraceGetObjectType>:
#endif

uint8_t prvTraceGetObjectType(void* handle)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	return ucQueueGetQueueType(handle);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7fd fbdf 	bl	80024b4 <ucQueueGetQueueType>
 8004cf6:	4603      	mov	r3, r0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <prvTraceGetTaskNumber>:

traceHandle prvTraceGetTaskNumber(void* handle)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
	return (traceHandle)uxTaskGetTaskNumber(handle);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f7fe fd65 	bl	80037d8 <uxTaskGetTaskNumber>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	b2db      	uxtb	r3, r3
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
	...

08004d1c <pszTraceGetErrorNotEnoughHandles>:
	objectHandleStacks.highestIndexOfClass[6] = TRC_CFG_NQUEUE + TRC_CFG_NSEMAPHORE + TRC_CFG_NMUTEX + TRC_CFG_NTASK + TRC_CFG_NISR + TRC_CFG_NTIMER + TRC_CFG_NEVENTGROUP - 1;
}

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
	switch(objectclass)
 8004d26:	79fb      	ldrb	r3, [r7, #7]
 8004d28:	2b06      	cmp	r3, #6
 8004d2a:	d81f      	bhi.n	8004d6c <pszTraceGetErrorNotEnoughHandles+0x50>
 8004d2c:	a201      	add	r2, pc, #4	; (adr r2, 8004d34 <pszTraceGetErrorNotEnoughHandles+0x18>)
 8004d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d32:	bf00      	nop
 8004d34:	08004d61 	.word	0x08004d61
 8004d38:	08004d59 	.word	0x08004d59
 8004d3c:	08004d5d 	.word	0x08004d5d
 8004d40:	08004d51 	.word	0x08004d51
 8004d44:	08004d55 	.word	0x08004d55
 8004d48:	08004d65 	.word	0x08004d65
 8004d4c:	08004d69 	.word	0x08004d69
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase TRC_CFG_NTASK in trcSnapshotConfig.h";
 8004d50:	4b0a      	ldr	r3, [pc, #40]	; (8004d7c <pszTraceGetErrorNotEnoughHandles+0x60>)
 8004d52:	e00c      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase TRC_CFG_NISR in trcSnapshotConfig.h";
 8004d54:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <pszTraceGetErrorNotEnoughHandles+0x64>)
 8004d56:	e00a      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase TRC_CFG_NSEMAPHORE in trcSnapshotConfig.h";
 8004d58:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <pszTraceGetErrorNotEnoughHandles+0x68>)
 8004d5a:	e008      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase TRC_CFG_NMUTEX in trcSnapshotConfig.h";
 8004d5c:	4b0a      	ldr	r3, [pc, #40]	; (8004d88 <pszTraceGetErrorNotEnoughHandles+0x6c>)
 8004d5e:	e006      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase TRC_CFG_NQUEUE in trcSnapshotConfig.h";
 8004d60:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <pszTraceGetErrorNotEnoughHandles+0x70>)
 8004d62:	e004      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase TRC_CFG_NTIMER in trcSnapshotConfig.h";
 8004d64:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <pszTraceGetErrorNotEnoughHandles+0x74>)
 8004d66:	e002      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase TRC_CFG_NEVENTGROUP in trcSnapshotConfig.h";		
 8004d68:	4b0a      	ldr	r3, [pc, #40]	; (8004d94 <pszTraceGetErrorNotEnoughHandles+0x78>)
 8004d6a:	e000      	b.n	8004d6e <pszTraceGetErrorNotEnoughHandles+0x52>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
 8004d6c:	4b0a      	ldr	r3, [pc, #40]	; (8004d98 <pszTraceGetErrorNotEnoughHandles+0x7c>)
	}
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	08007cb0 	.word	0x08007cb0
 8004d80:	08007cf8 	.word	0x08007cf8
 8004d84:	08007d40 	.word	0x08007d40
 8004d88:	08007d94 	.word	0x08007d94
 8004d8c:	08007de0 	.word	0x08007de0
 8004d90:	08007e2c 	.word	0x08007e2c
 8004d94:	08007e78 	.word	0x08007e78
 8004d98:	08007ecc 	.word	0x08007ecc

08004d9c <uiTraceIsObjectExcluded>:

/* Returns the exclude state of the object */
uint8_t uiTraceIsObjectExcluded(traceObjectClass objectclass, traceHandle handle)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	4603      	mov	r3, r0
 8004da4:	460a      	mov	r2, r1
 8004da6:	71fb      	strb	r3, [r7, #7]
 8004da8:	4613      	mov	r3, r2
 8004daa:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, "prvIsObjectExcluded: objectclass >= TRACE_NCLASSES", 1);
 8004dac:	79fb      	ldrb	r3, [r7, #7]
 8004dae:	2b06      	cmp	r3, #6
 8004db0:	d904      	bls.n	8004dbc <uiTraceIsObjectExcluded+0x20>
 8004db2:	484d      	ldr	r0, [pc, #308]	; (8004ee8 <uiTraceIsObjectExcluded+0x14c>)
 8004db4:	f001 f97c 	bl	80060b0 <prvTraceError>
 8004db8:	2301      	movs	r3, #1
 8004dba:	e091      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], "prvIsObjectExcluded: Invalid value for handle", 1);
 8004dbc:	4b4b      	ldr	r3, [pc, #300]	; (8004eec <uiTraceIsObjectExcluded+0x150>)
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004dc8:	79ba      	ldrb	r2, [r7, #6]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d904      	bls.n	8004dd8 <uiTraceIsObjectExcluded+0x3c>
 8004dce:	4848      	ldr	r0, [pc, #288]	; (8004ef0 <uiTraceIsObjectExcluded+0x154>)
 8004dd0:	f001 f96e 	bl	80060b0 <prvTraceError>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e083      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	
	switch(objectclass)
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	2b06      	cmp	r3, #6
 8004ddc:	d87c      	bhi.n	8004ed8 <uiTraceIsObjectExcluded+0x13c>
 8004dde:	a201      	add	r2, pc, #4	; (adr r2, 8004de4 <uiTraceIsObjectExcluded+0x48>)
 8004de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de4:	08004e6d 	.word	0x08004e6d
 8004de8:	08004e25 	.word	0x08004e25
 8004dec:	08004e49 	.word	0x08004e49
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004ed9 	.word	0x08004ed9
 8004df8:	08004e91 	.word	0x08004e91
 8004dfc:	08004eb5 	.word	0x08004eb5
	{
	case TRACE_CLASS_TASK:
		return (uint8_t) TRACE_GET_TASK_FLAG_ISEXCLUDED(handle);
 8004e00:	79bb      	ldrb	r3, [r7, #6]
 8004e02:	3321      	adds	r3, #33	; 0x21
 8004e04:	10db      	asrs	r3, r3, #3
 8004e06:	4a3b      	ldr	r2, [pc, #236]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004e08:	5cd3      	ldrb	r3, [r2, r3]
 8004e0a:	b25a      	sxtb	r2, r3
 8004e0c:	79bb      	ldrb	r3, [r7, #6]
 8004e0e:	3321      	adds	r3, #33	; 0x21
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	2101      	movs	r1, #1
 8004e16:	fa01 f303 	lsl.w	r3, r1, r3
 8004e1a:	b25b      	sxtb	r3, r3
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	b25b      	sxtb	r3, r3
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	e05d      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_SEMAPHORE:
		return (uint8_t) TRACE_GET_SEMAPHORE_FLAG_ISEXCLUDED(handle);
 8004e24:	79bb      	ldrb	r3, [r7, #6]
 8004e26:	330b      	adds	r3, #11
 8004e28:	10db      	asrs	r3, r3, #3
 8004e2a:	4a32      	ldr	r2, [pc, #200]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004e2c:	5cd3      	ldrb	r3, [r2, r3]
 8004e2e:	b25a      	sxtb	r2, r3
 8004e30:	79bb      	ldrb	r3, [r7, #6]
 8004e32:	330b      	adds	r3, #11
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	2101      	movs	r1, #1
 8004e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3e:	b25b      	sxtb	r3, r3
 8004e40:	4013      	ands	r3, r2
 8004e42:	b25b      	sxtb	r3, r3
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	e04b      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_MUTEX:
		return (uint8_t) TRACE_GET_MUTEX_FLAG_ISEXCLUDED(handle);
 8004e48:	79bb      	ldrb	r3, [r7, #6]
 8004e4a:	3316      	adds	r3, #22
 8004e4c:	10db      	asrs	r3, r3, #3
 8004e4e:	4a29      	ldr	r2, [pc, #164]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004e50:	5cd3      	ldrb	r3, [r2, r3]
 8004e52:	b25a      	sxtb	r2, r3
 8004e54:	79bb      	ldrb	r3, [r7, #6]
 8004e56:	3316      	adds	r3, #22
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e62:	b25b      	sxtb	r3, r3
 8004e64:	4013      	ands	r3, r2
 8004e66:	b25b      	sxtb	r3, r3
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	e039      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_QUEUE:
		return (uint8_t) TRACE_GET_QUEUE_FLAG_ISEXCLUDED(handle);
 8004e6c:	79bb      	ldrb	r3, [r7, #6]
 8004e6e:	08db      	lsrs	r3, r3, #3
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	461a      	mov	r2, r3
 8004e74:	4b1f      	ldr	r3, [pc, #124]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004e76:	5c9b      	ldrb	r3, [r3, r2]
 8004e78:	b25a      	sxtb	r2, r3
 8004e7a:	79bb      	ldrb	r3, [r7, #6]
 8004e7c:	f003 0307 	and.w	r3, r3, #7
 8004e80:	2101      	movs	r1, #1
 8004e82:	fa01 f303 	lsl.w	r3, r1, r3
 8004e86:	b25b      	sxtb	r3, r3
 8004e88:	4013      	ands	r3, r2
 8004e8a:	b25b      	sxtb	r3, r3
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	e027      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_TIMER:
		return (uint8_t) TRACE_GET_TIMER_FLAG_ISEXCLUDED(handle);
 8004e90:	79bb      	ldrb	r3, [r7, #6]
 8004e92:	3363      	adds	r3, #99	; 0x63
 8004e94:	10db      	asrs	r3, r3, #3
 8004e96:	4a17      	ldr	r2, [pc, #92]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004e98:	5cd3      	ldrb	r3, [r2, r3]
 8004e9a:	b25a      	sxtb	r2, r3
 8004e9c:	79bb      	ldrb	r3, [r7, #6]
 8004e9e:	3363      	adds	r3, #99	; 0x63
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eaa:	b25b      	sxtb	r3, r3
 8004eac:	4013      	ands	r3, r2
 8004eae:	b25b      	sxtb	r3, r3
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	e015      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_EVENTGROUP:
		return (uint8_t) TRACE_GET_EVENTGROUP_FLAG_ISEXCLUDED(handle);
 8004eb4:	79bb      	ldrb	r3, [r7, #6]
 8004eb6:	3369      	adds	r3, #105	; 0x69
 8004eb8:	10db      	asrs	r3, r3, #3
 8004eba:	4a0e      	ldr	r2, [pc, #56]	; (8004ef4 <uiTraceIsObjectExcluded+0x158>)
 8004ebc:	5cd3      	ldrb	r3, [r2, r3]
 8004ebe:	b25a      	sxtb	r2, r3
 8004ec0:	79bb      	ldrb	r3, [r7, #6]
 8004ec2:	3369      	adds	r3, #105	; 0x69
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	2101      	movs	r1, #1
 8004eca:	fa01 f303 	lsl.w	r3, r1, r3
 8004ece:	b25b      	sxtb	r3, r3
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	b25b      	sxtb	r3, r3
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	e003      	b.n	8004ee0 <uiTraceIsObjectExcluded+0x144>
	}
	
	prvTraceError("Invalid object class ID in prvIsObjectExcluded!");
 8004ed8:	4807      	ldr	r0, [pc, #28]	; (8004ef8 <uiTraceIsObjectExcluded+0x15c>)
 8004eda:	f001 f8e9 	bl	80060b0 <prvTraceError>
	
	/* Must never reach */
	return 1;
 8004ede:	2301      	movs	r3, #1
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	08007efc 	.word	0x08007efc
 8004eec:	20006568 	.word	0x20006568
 8004ef0:	08007f40 	.word	0x08007f40
 8004ef4:	2000648c 	.word	0x2000648c
 8004ef8:	08007f7c 	.word	0x08007f7c

08004efc <vTraceStop>:
 *
 * Stops the recorder. The recording can be resumed by calling vTraceStart.
 * This does not reset the recorder. Use vTraceClear if that is desired.
 ******************************************************************************/
void vTraceStop(void)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	af00      	add	r7, sp, #0
	RecorderDataPtr->recorderActive = 0;
 8004f00:	4b06      	ldr	r3, [pc, #24]	; (8004f1c <vTraceStop+0x20>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2200      	movs	r2, #0
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30

	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 8004f08:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <vTraceStop+0x24>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d002      	beq.n	8004f16 <vTraceStop+0x1a>
	{
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8004f10:	4b03      	ldr	r3, [pc, #12]	; (8004f20 <vTraceStop+0x24>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4798      	blx	r3
	}
}
 8004f16:	bf00      	nop
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20006568 	.word	0x20006568
 8004f20:	20006484 	.word	0x20006484

08004f24 <prvTraceStoreTaskReady>:
 * prvTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void prvTraceStoreTaskReady(traceHandle handle) 
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b088      	sub	sp, #32
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	71fb      	strb	r3, [r7, #7]
	TREvent* tr;
	uint8_t hnd8;

	TRACE_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
 8004f2e:	79fb      	ldrb	r3, [r7, #7]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d05a      	beq.n	8004fea <prvTraceStoreTaskReady+0xc6>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
 8004f34:	4b30      	ldr	r3, [pc, #192]	; (8004ff8 <prvTraceStoreTaskReady+0xd4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d058      	beq.n	8004fee <prvTraceStoreTaskReady+0xca>
		a "hidden" (not traced) task, we must therefore disable recording 
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= TRC_CFG_NTASK, "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
 8004f3c:	79fb      	ldrb	r3, [r7, #7]
 8004f3e:	2b41      	cmp	r3, #65	; 0x41
 8004f40:	d903      	bls.n	8004f4a <prvTraceStoreTaskReady+0x26>
 8004f42:	482e      	ldr	r0, [pc, #184]	; (8004ffc <prvTraceStoreTaskReady+0xd8>)
 8004f44:	f001 f8b4 	bl	80060b0 <prvTraceError>
 8004f48:	e052      	b.n	8004ff0 <prvTraceStoreTaskReady+0xcc>

	if (recorder_busy)
 8004f4a:	4b2d      	ldr	r3, [pc, #180]	; (8005000 <prvTraceStoreTaskReady+0xdc>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <prvTraceStoreTaskReady+0x36>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8004f52:	482c      	ldr	r0, [pc, #176]	; (8005004 <prvTraceStoreTaskReady+0xe0>)
 8004f54:	f001 f8ac 	bl	80060b0 <prvTraceError>
		return;
 8004f58:	e04a      	b.n	8004ff0 <prvTraceStoreTaskReady+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f5a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f60:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 8004f62:	61fb      	str	r3, [r7, #28]
 8004f64:	2301      	movs	r3, #1
 8004f66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	f383 8810 	msr	PRIMASK, r3
 8004f6e:	4b24      	ldr	r3, [pc, #144]	; (8005000 <prvTraceStoreTaskReady+0xdc>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	3301      	adds	r3, #1
 8004f74:	4a22      	ldr	r2, [pc, #136]	; (8005000 <prvTraceStoreTaskReady+0xdc>)
 8004f76:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8004f78:	4b23      	ldr	r3, [pc, #140]	; (8005008 <prvTraceStoreTaskReady+0xe4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d028      	beq.n	8004fd4 <prvTraceStoreTaskReady+0xb0>
	{
		if (!TRACE_GET_TASK_FLAG_ISEXCLUDED(handle))
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	3321      	adds	r3, #33	; 0x21
 8004f86:	10db      	asrs	r3, r3, #3
 8004f88:	4a20      	ldr	r2, [pc, #128]	; (800500c <prvTraceStoreTaskReady+0xe8>)
 8004f8a:	5cd3      	ldrb	r3, [r2, r3]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	79fb      	ldrb	r3, [r7, #7]
 8004f90:	3321      	adds	r3, #33	; 0x21
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	fa42 f303 	asr.w	r3, r2, r3
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d118      	bne.n	8004fd4 <prvTraceStoreTaskReady+0xb0>
		{
			dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8004fa2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004fa6:	f001 f8cb 	bl	8006140 <prvTraceGetDTS>
 8004faa:	4603      	mov	r3, r0
 8004fac:	837b      	strh	r3, [r7, #26]
			hnd8 = prvTraceGet8BitHandle(handle);
 8004fae:	79fb      	ldrb	r3, [r7, #7]
 8004fb0:	767b      	strb	r3, [r7, #25]
			tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 8004fb2:	f000 fd97 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 8004fb6:	6178      	str	r0, [r7, #20]
			if (tr != NULL)
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <prvTraceStoreTaskReady+0xb0>
			{
				tr->type = DIV_TASK_READY;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	701a      	strb	r2, [r3, #0]
				tr->dts = dts3;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	8b7a      	ldrh	r2, [r7, #26]
 8004fc8:	805a      	strh	r2, [r3, #2]
				tr->objHandle = hnd8;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	7e7a      	ldrb	r2, [r7, #25]
 8004fce:	705a      	strb	r2, [r3, #1]
				prvTraceUpdateCounters();
 8004fd0:	f001 f896 	bl	8006100 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8004fd4:	4b0a      	ldr	r3, [pc, #40]	; (8005000 <prvTraceStoreTaskReady+0xdc>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	4a09      	ldr	r2, [pc, #36]	; (8005000 <prvTraceStoreTaskReady+0xdc>)
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	60bb      	str	r3, [r7, #8]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f383 8810 	msr	PRIMASK, r3
 8004fe8:	e002      	b.n	8004ff0 <prvTraceStoreTaskReady+0xcc>
		return;
 8004fea:	bf00      	nop
 8004fec:	e000      	b.n	8004ff0 <prvTraceStoreTaskReady+0xcc>
		return;
 8004fee:	bf00      	nop
}
 8004ff0:	3720      	adds	r7, #32
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000040 	.word	0x20000040
 8004ffc:	08008354 	.word	0x08008354
 8005000:	20006474 	.word	0x20006474
 8005004:	08008394 	.word	0x08008394
 8005008:	20006568 	.word	0x20006568
 800500c:	2000648c 	.word	0x2000648c

08005010 <prvTraceStoreLowPower>:
 * prvTraceStoreLowPower
 *
 * This function stores a low power state.
 ******************************************************************************/
void prvTraceStoreLowPower(uint32_t flag) 
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
	uint16_t dts;
	LPEvent* lp;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(flag <= 1, "prvTraceStoreLowPower: Invalid flag value", TRC_UNUSED);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d903      	bls.n	8005026 <prvTraceStoreLowPower+0x16>
 800501e:	4822      	ldr	r0, [pc, #136]	; (80050a8 <prvTraceStoreLowPower+0x98>)
 8005020:	f001 f846 	bl	80060b0 <prvTraceError>
 8005024:	e03c      	b.n	80050a0 <prvTraceStoreLowPower+0x90>

	if (recorder_busy)
 8005026:	4b21      	ldr	r3, [pc, #132]	; (80050ac <prvTraceStoreLowPower+0x9c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <prvTraceStoreLowPower+0x26>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 800502e:	4820      	ldr	r0, [pc, #128]	; (80050b0 <prvTraceStoreLowPower+0xa0>)
 8005030:	f001 f83e 	bl	80060b0 <prvTraceError>
		return;
 8005034:	e034      	b.n	80050a0 <prvTraceStoreLowPower+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005036:	f3ef 8310 	mrs	r3, PRIMASK
 800503a:	60fb      	str	r3, [r7, #12]
  return(result);
 800503c:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 800503e:	61fb      	str	r3, [r7, #28]
 8005040:	2301      	movs	r3, #1
 8005042:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f383 8810 	msr	PRIMASK, r3
 800504a:	4b18      	ldr	r3, [pc, #96]	; (80050ac <prvTraceStoreLowPower+0x9c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	3301      	adds	r3, #1
 8005050:	4a16      	ldr	r2, [pc, #88]	; (80050ac <prvTraceStoreLowPower+0x9c>)
 8005052:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 8005054:	4b17      	ldr	r3, [pc, #92]	; (80050b4 <prvTraceStoreLowPower+0xa4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505a:	2b00      	cmp	r3, #0
 800505c:	d016      	beq.n	800508c <prvTraceStoreLowPower+0x7c>
	{
		dts = (uint16_t)prvTraceGetDTS(0xFFFF);
 800505e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005062:	f001 f86d 	bl	8006140 <prvTraceGetDTS>
 8005066:	4603      	mov	r3, r0
 8005068:	837b      	strh	r3, [r7, #26]
		lp = (LPEvent*)prvTraceNextFreeEventBufferSlot();
 800506a:	f000 fd3b 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 800506e:	6178      	str	r0, [r7, #20]
		if (lp != NULL)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <prvTraceStoreLowPower+0x7c>
		{
			lp->type = (uint8_t) (LOW_POWER_BEGIN + ( uint8_t ) flag); /* BEGIN or END depending on flag */
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	b2db      	uxtb	r3, r3
 800507a:	3b54      	subs	r3, #84	; 0x54
 800507c:	b2da      	uxtb	r2, r3
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	701a      	strb	r2, [r3, #0]
			lp->dts = dts;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	8b7a      	ldrh	r2, [r7, #26]
 8005086:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8005088:	f001 f83a 	bl	8006100 <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 800508c:	4b07      	ldr	r3, [pc, #28]	; (80050ac <prvTraceStoreLowPower+0x9c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	3b01      	subs	r3, #1
 8005092:	4a06      	ldr	r2, [pc, #24]	; (80050ac <prvTraceStoreLowPower+0x9c>)
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	60bb      	str	r3, [r7, #8]
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f383 8810 	msr	PRIMASK, r3
}
 80050a0:	3720      	adds	r7, #32
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	080083cc 	.word	0x080083cc
 80050ac:	20006474 	.word	0x20006474
 80050b0:	08008394 	.word	0x08008394
 80050b4:	20006568 	.word	0x20006568

080050b8 <vTraceStoreMemMangEvent>:
 * Note: On "free" calls, the signed_size parameter should be negative.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_MEMMANG_EVENTS == 1)
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void vTraceStoreMemMangEvent(uint32_t ecode, uint32_t address, int32_t signed_size)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08e      	sub	sp, #56	; 0x38
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]
	uint16_t addr_low;
	uint8_t addr_high;
	uint32_t size;
	TRACE_ALLOC_CRITICAL_SECTION();

	if (RecorderDataPtr == NULL)
 80050c4:	4b42      	ldr	r3, [pc, #264]	; (80051d0 <vTraceStoreMemMangEvent+0x118>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d07d      	beq.n	80051c8 <vTraceStoreMemMangEvent+0x110>
	{
		/* Occurs in vTraceInitTraceData, if using dynamic allocation. */
		return;
	}
	
	if (signed_size < 0)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	da03      	bge.n	80050da <vTraceStoreMemMangEvent+0x22>
		size = (uint32_t)(- signed_size);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	425b      	negs	r3, r3
 80050d6:	637b      	str	r3, [r7, #52]	; 0x34
 80050d8:	e001      	b.n	80050de <vTraceStoreMemMangEvent+0x26>
	else
		size = (uint32_t)(signed_size);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80050de:	f3ef 8310 	mrs	r3, PRIMASK
 80050e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80050e4:	69bb      	ldr	r3, [r7, #24]

	trcCRITICAL_SECTION_BEGIN();
 80050e6:	633b      	str	r3, [r7, #48]	; 0x30
 80050e8:	2301      	movs	r3, #1
 80050ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f383 8810 	msr	PRIMASK, r3
 80050f2:	4b38      	ldr	r3, [pc, #224]	; (80051d4 <vTraceStoreMemMangEvent+0x11c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3301      	adds	r3, #1
 80050f8:	4a36      	ldr	r2, [pc, #216]	; (80051d4 <vTraceStoreMemMangEvent+0x11c>)
 80050fa:	6013      	str	r3, [r2, #0]
	
	heapMemUsage = heapMemUsage + (uint32_t)signed_size;
 80050fc:	4b36      	ldr	r3, [pc, #216]	; (80051d8 <vTraceStoreMemMangEvent+0x120>)
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4413      	add	r3, r2
 8005104:	4a34      	ldr	r2, [pc, #208]	; (80051d8 <vTraceStoreMemMangEvent+0x120>)
 8005106:	6013      	str	r3, [r2, #0]
	
	if (RecorderDataPtr->recorderActive)
 8005108:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <vTraceStoreMemMangEvent+0x118>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	2b00      	cmp	r3, #0
 8005110:	d04f      	beq.n	80051b2 <vTraceStoreMemMangEvent+0xfa>
	{
		/* If it is an ISR or NOT an excluded task, this kernel call will be stored in the trace */
		if (nISRactive || !inExcludedTask)
 8005112:	4b32      	ldr	r3, [pc, #200]	; (80051dc <vTraceStoreMemMangEvent+0x124>)
 8005114:	f993 3000 	ldrsb.w	r3, [r3]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d103      	bne.n	8005124 <vTraceStoreMemMangEvent+0x6c>
 800511c:	4b30      	ldr	r3, [pc, #192]	; (80051e0 <vTraceStoreMemMangEvent+0x128>)
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d146      	bne.n	80051b2 <vTraceStoreMemMangEvent+0xfa>
		{
			dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 8005124:	20ff      	movs	r0, #255	; 0xff
 8005126:	f001 f80b 	bl	8006140 <prvTraceGetDTS>
 800512a:	4603      	mov	r3, r0
 800512c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			size_low = (uint16_t)prvTraceGetParam(0xFFFF, size);
 8005130:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005132:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005136:	f000 f9a7 	bl	8005488 <prvTraceGetParam>
 800513a:	4603      	mov	r3, r0
 800513c:	85bb      	strh	r3, [r7, #44]	; 0x2c
			ms = (MemEventSize *)prvTraceNextFreeEventBufferSlot();
 800513e:	f000 fcd1 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 8005142:	62b8      	str	r0, [r7, #40]	; 0x28

			if (ms != NULL)
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	2b00      	cmp	r3, #0
 8005148:	d033      	beq.n	80051b2 <vTraceStoreMemMangEvent+0xfa>
			{
				ms->dts = dts1;
 800514a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8005150:	705a      	strb	r2, [r3, #1]
				ms->type = NULL_EVENT; /* Updated when all events are written */
 8005152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
				ms->size = size_low;
 8005158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800515c:	805a      	strh	r2, [r3, #2]
				prvTraceUpdateCounters();
 800515e:	f000 ffcf 	bl	8006100 <prvTraceUpdateCounters>
					addr_low = address & 0xFFFF;          
					addr_high = (address >> 16) & 0xFF;
				#else
				    /* The whole 32 bit address is stored using a second event record
					for the upper 16 bit */
					addr_low = (uint16_t)prvTraceGetParam(0xFFFF, address);
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005168:	f000 f98e 	bl	8005488 <prvTraceGetParam>
 800516c:	4603      	mov	r3, r0
 800516e:	84fb      	strh	r3, [r7, #38]	; 0x26
					addr_high = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				#endif

				ma = (MemEventAddr *) prvTraceNextFreeEventBufferSlot();
 8005176:	f000 fcb5 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 800517a:	6238      	str	r0, [r7, #32]
				if (ma != NULL)
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d017      	beq.n	80051b2 <vTraceStoreMemMangEvent+0xfa>
				{
					ma->addr_low = addr_low;
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005186:	805a      	strh	r2, [r3, #2]
					ma->addr_high = addr_high;
 8005188:	6a3b      	ldr	r3, [r7, #32]
 800518a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800518e:	705a      	strb	r2, [r3, #1]
					ma->type = (uint8_t) (ecode  + 1); /* Note this! */
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	3301      	adds	r3, #1
 8005196:	b2da      	uxtb	r2, r3
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	701a      	strb	r2, [r3, #0]
					ms->type = (uint8_t) ecode;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	701a      	strb	r2, [r3, #0]
					prvTraceUpdateCounters();					
 80051a4:	f000 ffac 	bl	8006100 <prvTraceUpdateCounters>
					RecorderDataPtr->heapMemUsage = heapMemUsage;
 80051a8:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <vTraceStoreMemMangEvent+0x118>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a0a      	ldr	r2, [pc, #40]	; (80051d8 <vTraceStoreMemMangEvent+0x120>)
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	651a      	str	r2, [r3, #80]	; 0x50
				}
			}
		}
	}
	trcCRITICAL_SECTION_END();
 80051b2:	4b08      	ldr	r3, [pc, #32]	; (80051d4 <vTraceStoreMemMangEvent+0x11c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	4a06      	ldr	r2, [pc, #24]	; (80051d4 <vTraceStoreMemMangEvent+0x11c>)
 80051ba:	6013      	str	r3, [r2, #0]
 80051bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051be:	617b      	str	r3, [r7, #20]
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f383 8810 	msr	PRIMASK, r3
 80051c6:	e000      	b.n	80051ca <vTraceStoreMemMangEvent+0x112>
		return;
 80051c8:	bf00      	nop
}
 80051ca:	3738      	adds	r7, #56	; 0x38
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	20006568 	.word	0x20006568
 80051d4:	20006474 	.word	0x20006474
 80051d8:	20006488 	.word	0x20006488
 80051dc:	20006480 	.word	0x20006480
 80051e0:	20006482 	.word	0x20006482

080051e4 <prvTraceStoreKernelCall>:
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b08a      	sub	sp, #40	; 0x28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	460b      	mov	r3, r1
 80051ee:	607a      	str	r2, [r7, #4]
 80051f0:	72fb      	strb	r3, [r7, #11]
	KernelCall * kse;
	uint16_t dts1;
	uint8_t hnd8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2bfe      	cmp	r3, #254	; 0xfe
 80051f6:	d903      	bls.n	8005200 <prvTraceStoreKernelCall+0x1c>
 80051f8:	4842      	ldr	r0, [pc, #264]	; (8005304 <prvTraceStoreKernelCall+0x120>)
 80051fa:	f000 ff59 	bl	80060b0 <prvTraceError>
 80051fe:	e07d      	b.n	80052fc <prvTraceStoreKernelCall+0x118>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8005200:	7afb      	ldrb	r3, [r7, #11]
 8005202:	2b06      	cmp	r3, #6
 8005204:	d903      	bls.n	800520e <prvTraceStoreKernelCall+0x2a>
 8005206:	4840      	ldr	r0, [pc, #256]	; (8005308 <prvTraceStoreKernelCall+0x124>)
 8005208:	f000 ff52 	bl	80060b0 <prvTraceError>
 800520c:	e076      	b.n	80052fc <prvTraceStoreKernelCall+0x118>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
 800520e:	4b3f      	ldr	r3, [pc, #252]	; (800530c <prvTraceStoreKernelCall+0x128>)
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	7afb      	ldrb	r3, [r7, #11]
 8005214:	4413      	add	r3, r2
 8005216:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800521a:	461a      	mov	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	429a      	cmp	r2, r3
 8005220:	d203      	bcs.n	800522a <prvTraceStoreKernelCall+0x46>
 8005222:	483b      	ldr	r0, [pc, #236]	; (8005310 <prvTraceStoreKernelCall+0x12c>)
 8005224:	f000 ff44 	bl	80060b0 <prvTraceError>
 8005228:	e068      	b.n	80052fc <prvTraceStoreKernelCall+0x118>

	if (recorder_busy)
 800522a:	4b3a      	ldr	r3, [pc, #232]	; (8005314 <prvTraceStoreKernelCall+0x130>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <prvTraceStoreKernelCall+0x56>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8005232:	4839      	ldr	r0, [pc, #228]	; (8005318 <prvTraceStoreKernelCall+0x134>)
 8005234:	f000 ff3c 	bl	80060b0 <prvTraceError>
		return;
 8005238:	e060      	b.n	80052fc <prvTraceStoreKernelCall+0x118>
	}

	if (handle_of_last_logged_task == 0)
 800523a:	4b38      	ldr	r3, [pc, #224]	; (800531c <prvTraceStoreKernelCall+0x138>)
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d05b      	beq.n	80052fa <prvTraceStoreKernelCall+0x116>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005242:	f3ef 8310 	mrs	r3, PRIMASK
 8005246:	617b      	str	r3, [r7, #20]
  return(result);
 8005248:	697b      	ldr	r3, [r7, #20]
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
 800524a:	627b      	str	r3, [r7, #36]	; 0x24
 800524c:	2301      	movs	r3, #1
 800524e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	f383 8810 	msr	PRIMASK, r3
 8005256:	4b2f      	ldr	r3, [pc, #188]	; (8005314 <prvTraceStoreKernelCall+0x130>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	4a2d      	ldr	r2, [pc, #180]	; (8005314 <prvTraceStoreKernelCall+0x130>)
 800525e:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 8005260:	4b2a      	ldr	r3, [pc, #168]	; (800530c <prvTraceStoreKernelCall+0x128>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	2b00      	cmp	r3, #0
 8005268:	d03c      	beq.n	80052e4 <prvTraceStoreKernelCall+0x100>
	{
		/* If it is an ISR or NOT an excluded task, this kernel call will be stored in the trace */
		if (nISRactive || !inExcludedTask)
 800526a:	4b2d      	ldr	r3, [pc, #180]	; (8005320 <prvTraceStoreKernelCall+0x13c>)
 800526c:	f993 3000 	ldrsb.w	r3, [r3]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d103      	bne.n	800527c <prvTraceStoreKernelCall+0x98>
 8005274:	4b2b      	ldr	r3, [pc, #172]	; (8005324 <prvTraceStoreKernelCall+0x140>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d133      	bne.n	80052e4 <prvTraceStoreKernelCall+0x100>
		{
			/* Check if the referenced object or the event code is excluded */
			if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) && !TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(ecode))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	b2da      	uxtb	r2, r3
 8005280:	7afb      	ldrb	r3, [r7, #11]
 8005282:	4611      	mov	r1, r2
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fd89 	bl	8004d9c <uiTraceIsObjectExcluded>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d129      	bne.n	80052e4 <prvTraceStoreKernelCall+0x100>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	08db      	lsrs	r3, r3, #3
 8005294:	4a24      	ldr	r2, [pc, #144]	; (8005328 <prvTraceStoreKernelCall+0x144>)
 8005296:	5cd3      	ldrb	r3, [r2, r3]
 8005298:	461a      	mov	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	fa42 f303 	asr.w	r3, r2, r3
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d11b      	bne.n	80052e4 <prvTraceStoreKernelCall+0x100>
			{
				dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80052ac:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80052b0:	f000 ff46 	bl	8006140 <prvTraceGetDTS>
 80052b4:	4603      	mov	r3, r0
 80052b6:	847b      	strh	r3, [r7, #34]	; 0x22
				hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 80052be:	f000 fc11 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 80052c2:	61f8      	str	r0, [r7, #28]
				if (kse != NULL)
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00c      	beq.n	80052e4 <prvTraceStoreKernelCall+0x100>
				{
					kse->dts = dts1;
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80052ce:	805a      	strh	r2, [r3, #2]
					kse->type = (uint8_t)ecode;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	701a      	strb	r2, [r3, #0]
					kse->objHandle = hnd8;
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80052de:	705a      	strb	r2, [r3, #1]
					prvTraceUpdateCounters();
 80052e0:	f000 ff0e 	bl	8006100 <prvTraceUpdateCounters>
				}
			}
		}
	}
	trcCRITICAL_SECTION_END();
 80052e4:	4b0b      	ldr	r3, [pc, #44]	; (8005314 <prvTraceStoreKernelCall+0x130>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3b01      	subs	r3, #1
 80052ea:	4a0a      	ldr	r2, [pc, #40]	; (8005314 <prvTraceStoreKernelCall+0x130>)
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f383 8810 	msr	PRIMASK, r3
 80052f8:	e000      	b.n	80052fc <prvTraceStoreKernelCall+0x118>
		return;
 80052fa:	bf00      	nop
}
 80052fc:	3728      	adds	r7, #40	; 0x28
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	08008404 	.word	0x08008404
 8005308:	0800843c 	.word	0x0800843c
 800530c:	20006568 	.word	0x20006568
 8005310:	08008484 	.word	0x08008484
 8005314:	20006474 	.word	0x20006474
 8005318:	080084cc 	.word	0x080084cc
 800531c:	20006481 	.word	0x20006481
 8005320:	20006480 	.word	0x20006480
 8005324:	20006482 	.word	0x20006482
 8005328:	2000649c 	.word	0x2000649c

0800532c <prvTraceStoreKernelCallWithParam>:
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithParam(uint32_t evtcode,
									traceObjectClass objectClass,
									uint32_t objectNumber,
									uint32_t param)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b08a      	sub	sp, #40	; 0x28
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	607a      	str	r2, [r7, #4]
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	460b      	mov	r3, r1
 800533a:	72fb      	strb	r3, [r7, #11]
	uint8_t dts2;
	uint8_t hnd8;
	uint8_t p8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2bfe      	cmp	r3, #254	; 0xfe
 8005340:	d903      	bls.n	800534a <prvTraceStoreKernelCallWithParam+0x1e>
 8005342:	4847      	ldr	r0, [pc, #284]	; (8005460 <prvTraceStoreKernelCallWithParam+0x134>)
 8005344:	f000 feb4 	bl	80060b0 <prvTraceError>
 8005348:	e087      	b.n	800545a <prvTraceStoreKernelCallWithParam+0x12e>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 800534a:	7afb      	ldrb	r3, [r7, #11]
 800534c:	2b06      	cmp	r3, #6
 800534e:	d903      	bls.n	8005358 <prvTraceStoreKernelCallWithParam+0x2c>
 8005350:	4844      	ldr	r0, [pc, #272]	; (8005464 <prvTraceStoreKernelCallWithParam+0x138>)
 8005352:	f000 fead 	bl	80060b0 <prvTraceError>
 8005356:	e080      	b.n	800545a <prvTraceStoreKernelCallWithParam+0x12e>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
 8005358:	4b43      	ldr	r3, [pc, #268]	; (8005468 <prvTraceStoreKernelCallWithParam+0x13c>)
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	7afb      	ldrb	r3, [r7, #11]
 800535e:	4413      	add	r3, r2
 8005360:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005364:	461a      	mov	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	429a      	cmp	r2, r3
 800536a:	d203      	bcs.n	8005374 <prvTraceStoreKernelCallWithParam+0x48>
 800536c:	483f      	ldr	r0, [pc, #252]	; (800546c <prvTraceStoreKernelCallWithParam+0x140>)
 800536e:	f000 fe9f 	bl	80060b0 <prvTraceError>
 8005372:	e072      	b.n	800545a <prvTraceStoreKernelCallWithParam+0x12e>

	if (recorder_busy)
 8005374:	4b3e      	ldr	r3, [pc, #248]	; (8005470 <prvTraceStoreKernelCallWithParam+0x144>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <prvTraceStoreKernelCallWithParam+0x58>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 800537c:	483d      	ldr	r0, [pc, #244]	; (8005474 <prvTraceStoreKernelCallWithParam+0x148>)
 800537e:	f000 fe97 	bl	80060b0 <prvTraceError>
		return;
 8005382:	e06a      	b.n	800545a <prvTraceStoreKernelCallWithParam+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005384:	f3ef 8310 	mrs	r3, PRIMASK
 8005388:	617b      	str	r3, [r7, #20]
  return(result);
 800538a:	697b      	ldr	r3, [r7, #20]
	}

	trcCRITICAL_SECTION_BEGIN();
 800538c:	627b      	str	r3, [r7, #36]	; 0x24
 800538e:	2301      	movs	r3, #1
 8005390:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	f383 8810 	msr	PRIMASK, r3
 8005398:	4b35      	ldr	r3, [pc, #212]	; (8005470 <prvTraceStoreKernelCallWithParam+0x144>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	3301      	adds	r3, #1
 800539e:	4a34      	ldr	r2, [pc, #208]	; (8005470 <prvTraceStoreKernelCallWithParam+0x144>)
 80053a0:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task && (! inExcludedTask || nISRactive))
 80053a2:	4b31      	ldr	r3, [pc, #196]	; (8005468 <prvTraceStoreKernelCallWithParam+0x13c>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d04c      	beq.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
 80053ac:	4b32      	ldr	r3, [pc, #200]	; (8005478 <prvTraceStoreKernelCallWithParam+0x14c>)
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d048      	beq.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
 80053b4:	4b31      	ldr	r3, [pc, #196]	; (800547c <prvTraceStoreKernelCallWithParam+0x150>)
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d004      	beq.n	80053c6 <prvTraceStoreKernelCallWithParam+0x9a>
 80053bc:	4b30      	ldr	r3, [pc, #192]	; (8005480 <prvTraceStoreKernelCallWithParam+0x154>)
 80053be:	f993 3000 	ldrsb.w	r3, [r3]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d03f      	beq.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
	{
		/* Check if the referenced object or the event code is excluded */
		if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) &&
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	7afb      	ldrb	r3, [r7, #11]
 80053cc:	4611      	mov	r1, r2
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7ff fce4 	bl	8004d9c <uiTraceIsObjectExcluded>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d135      	bne.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
			!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	08db      	lsrs	r3, r3, #3
 80053de:	4a29      	ldr	r2, [pc, #164]	; (8005484 <prvTraceStoreKernelCallWithParam+0x158>)
 80053e0:	5cd3      	ldrb	r3, [r2, r3]
 80053e2:	461a      	mov	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	fa42 f303 	asr.w	r3, r2, r3
 80053ee:	f003 0301 	and.w	r3, r3, #1
		if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) &&
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d127      	bne.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
		{
			dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 80053f6:	20ff      	movs	r0, #255	; 0xff
 80053f8:	f000 fea2 	bl	8006140 <prvTraceGetDTS>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			p8 = (uint8_t) prvTraceGetParam(0xFF, param);
 8005402:	6839      	ldr	r1, [r7, #0]
 8005404:	20ff      	movs	r0, #255	; 0xff
 8005406:	f000 f83f 	bl	8005488 <prvTraceGetParam>
 800540a:	4603      	mov	r3, r0
 800540c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
 8005416:	f000 fb65 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 800541a:	61f8      	str	r0, [r7, #28]
			if (kse != NULL)
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d011      	beq.n	8005446 <prvTraceStoreKernelCallWithParam+0x11a>
			{
				kse->dts = dts2;
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005428:	70da      	strb	r2, [r3, #3]
				kse->type = (uint8_t)evtcode;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	b2da      	uxtb	r2, r3
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	701a      	strb	r2, [r3, #0]
				kse->objHandle = hnd8;
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8005438:	705a      	strb	r2, [r3, #1]
				kse->param = p8;
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8005440:	709a      	strb	r2, [r3, #2]
				prvTraceUpdateCounters();
 8005442:	f000 fe5d 	bl	8006100 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8005446:	4b0a      	ldr	r3, [pc, #40]	; (8005470 <prvTraceStoreKernelCallWithParam+0x144>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3b01      	subs	r3, #1
 800544c:	4a08      	ldr	r2, [pc, #32]	; (8005470 <prvTraceStoreKernelCallWithParam+0x144>)
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	613b      	str	r3, [r7, #16]
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f383 8810 	msr	PRIMASK, r3
}
 800545a:	3728      	adds	r7, #40	; 0x28
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	08008504 	.word	0x08008504
 8005464:	08008544 	.word	0x08008544
 8005468:	20006568 	.word	0x20006568
 800546c:	08008594 	.word	0x08008594
 8005470:	20006474 	.word	0x20006474
 8005474:	080085e4 	.word	0x080085e4
 8005478:	20006481 	.word	0x20006481
 800547c:	20006482 	.word	0x20006482
 8005480:	20006480 	.word	0x20006480
 8005484:	2000649c 	.word	0x2000649c

08005488 <prvTraceGetParam>:
 *
 * May only be called within a critical section!
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2bff      	cmp	r3, #255	; 0xff
 8005496:	d009      	beq.n	80054ac <prvTraceGetParam+0x24>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800549e:	4293      	cmp	r3, r2
 80054a0:	d004      	beq.n	80054ac <prvTraceGetParam+0x24>
 80054a2:	4816      	ldr	r0, [pc, #88]	; (80054fc <prvTraceGetParam+0x74>)
 80054a4:	f000 fe04 	bl	80060b0 <prvTraceError>
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	e023      	b.n	80054f4 <prvTraceGetParam+0x6c>
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d801      	bhi.n	80054b8 <prvTraceGetParam+0x30>
	{
		return param;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	e01d      	b.n	80054f4 <prvTraceGetParam+0x6c>
	}
	else
	{
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 80054b8:	f000 fb14 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 80054bc:	60f8      	str	r0, [r7, #12]
		if (xps != NULL)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d014      	beq.n	80054ee <prvTraceGetParam+0x66>
		{
			xps->type = DIV_XPS;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	43da      	mvns	r2, r3
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	4013      	ands	r3, r2
 80054d2:	0a1b      	lsrs	r3, r3, #8
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	705a      	strb	r2, [r3, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	43da      	mvns	r2, r3
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	4013      	ands	r3, r2
 80054e2:	0c1b      	lsrs	r3, r3, #16
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 80054ea:	f000 fe09 	bl	8006100 <prvTraceUpdateCounters>
		}

		return param & param_max;
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4013      	ands	r3, r2
	}
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	0800861c 	.word	0x0800861c

08005500 <prvTraceStoreKernelCallWithNumericParamOnly>:
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b08a      	sub	sp, #40	; 0x28
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
	KernelCallWithParam16 * kse;
	uint8_t dts6;
	uint16_t restParam;
	TRACE_ALLOC_CRITICAL_SECTION();

	restParam = 0;
 800550a:	2300      	movs	r3, #0
 800550c:	84fb      	strh	r3, [r7, #38]	; 0x26

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2bfe      	cmp	r3, #254	; 0xfe
 8005512:	d903      	bls.n	800551c <prvTraceStoreKernelCallWithNumericParamOnly+0x1c>
 8005514:	4832      	ldr	r0, [pc, #200]	; (80055e0 <prvTraceStoreKernelCallWithNumericParamOnly+0xe0>)
 8005516:	f000 fdcb 	bl	80060b0 <prvTraceError>
 800551a:	e05e      	b.n	80055da <prvTraceStoreKernelCallWithNumericParamOnly+0xda>

	if (recorder_busy)
 800551c:	4b31      	ldr	r3, [pc, #196]	; (80055e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <prvTraceStoreKernelCallWithNumericParamOnly+0x2c>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 8005524:	4830      	ldr	r0, [pc, #192]	; (80055e8 <prvTraceStoreKernelCallWithNumericParamOnly+0xe8>)
 8005526:	f000 fdc3 	bl	80060b0 <prvTraceError>
		return;
 800552a:	e056      	b.n	80055da <prvTraceStoreKernelCallWithNumericParamOnly+0xda>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800552c:	f3ef 8310 	mrs	r3, PRIMASK
 8005530:	613b      	str	r3, [r7, #16]
  return(result);
 8005532:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
 8005534:	623b      	str	r3, [r7, #32]
 8005536:	2301      	movs	r3, #1
 8005538:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f383 8810 	msr	PRIMASK, r3
 8005540:	4b28      	ldr	r3, [pc, #160]	; (80055e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	3301      	adds	r3, #1
 8005546:	4a27      	ldr	r2, [pc, #156]	; (80055e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 8005548:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task
 800554a:	4b28      	ldr	r3, [pc, #160]	; (80055ec <prvTraceStoreKernelCallWithNumericParamOnly+0xec>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005550:	2b00      	cmp	r3, #0
 8005552:	d038      	beq.n	80055c6 <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
 8005554:	4b26      	ldr	r3, [pc, #152]	; (80055f0 <prvTraceStoreKernelCallWithNumericParamOnly+0xf0>)
 8005556:	781b      	ldrb	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d034      	beq.n	80055c6 <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
		&& (! inExcludedTask || nISRactive))
 800555c:	4b25      	ldr	r3, [pc, #148]	; (80055f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xf4>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d004      	beq.n	800556e <prvTraceStoreKernelCallWithNumericParamOnly+0x6e>
 8005564:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <prvTraceStoreKernelCallWithNumericParamOnly+0xf8>)
 8005566:	f993 3000 	ldrsb.w	r3, [r3]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d02b      	beq.n	80055c6 <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
	{
		/* Check if the event code is excluded */
		if (!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	08db      	lsrs	r3, r3, #3
 8005572:	4a22      	ldr	r2, [pc, #136]	; (80055fc <prvTraceStoreKernelCallWithNumericParamOnly+0xfc>)
 8005574:	5cd3      	ldrb	r3, [r2, r3]
 8005576:	461a      	mov	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f003 0307 	and.w	r3, r3, #7
 800557e:	fa42 f303 	asr.w	r3, r2, r3
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d11d      	bne.n	80055c6 <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
		{
			dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 800558a:	20ff      	movs	r0, #255	; 0xff
 800558c:	f000 fdd8 	bl	8006140 <prvTraceGetDTS>
 8005590:	4603      	mov	r3, r0
 8005592:	77fb      	strb	r3, [r7, #31]
			restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 8005594:	6839      	ldr	r1, [r7, #0]
 8005596:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800559a:	f7ff ff75 	bl	8005488 <prvTraceGetParam>
 800559e:	4603      	mov	r3, r0
 80055a0:	84fb      	strh	r3, [r7, #38]	; 0x26
			kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 80055a2:	f000 fa9f 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 80055a6:	61b8      	str	r0, [r7, #24]
			if (kse != NULL)
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00b      	beq.n	80055c6 <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
			{
				kse->dts = dts6;
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	7ffa      	ldrb	r2, [r7, #31]
 80055b2:	705a      	strb	r2, [r3, #1]
				kse->type = (uint8_t)evtcode;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	701a      	strb	r2, [r3, #0]
				kse->param = restParam;
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80055c0:	805a      	strh	r2, [r3, #2]
				prvTraceUpdateCounters();
 80055c2:	f000 fd9d 	bl	8006100 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 80055c6:	4b07      	ldr	r3, [pc, #28]	; (80055e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	4a05      	ldr	r2, [pc, #20]	; (80055e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f383 8810 	msr	PRIMASK, r3
}
 80055da:	3728      	adds	r7, #40	; 0x28
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	08008658 	.word	0x08008658
 80055e4:	20006474 	.word	0x20006474
 80055e8:	080086b0 	.word	0x080086b0
 80055ec:	20006568 	.word	0x20006568
 80055f0:	20006481 	.word	0x20006481
 80055f4:	20006482 	.word	0x20006482
 80055f8:	20006480 	.word	0x20006480
 80055fc:	2000649c 	.word	0x2000649c

08005600 <prvTraceStoreTaskswitch>:
 * prvTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void prvTraceStoreTaskswitch(traceHandle task_handle)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b08a      	sub	sp, #40	; 0x28
 8005604:	af00      	add	r7, sp, #0
 8005606:	4603      	mov	r3, r0
 8005608:	71fb      	strb	r3, [r7, #7]
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
	extern int32_t isPendingContextSwitch;
#endif
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	skipEvent = 0;
 800560a:	2300      	movs	r3, #0
 800560c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	TRACE_ASSERT(task_handle <= TRC_CFG_NTASK,
 8005610:	79fb      	ldrb	r3, [r7, #7]
 8005612:	2b41      	cmp	r3, #65	; 0x41
 8005614:	d903      	bls.n	800561e <prvTraceStoreTaskswitch+0x1e>
 8005616:	4841      	ldr	r0, [pc, #260]	; (800571c <prvTraceStoreTaskswitch+0x11c>)
 8005618:	f000 fd4a 	bl	80060b0 <prvTraceError>
 800561c:	e07a      	b.n	8005714 <prvTraceStoreTaskswitch+0x114>
		"prvTraceStoreTaskswitch: Invalid value for task_handle", TRC_UNUSED);

	/* Skip the event if the task has been excluded, using vTraceExcludeTask */
	if (TRACE_GET_TASK_FLAG_ISEXCLUDED(task_handle))
 800561e:	79fb      	ldrb	r3, [r7, #7]
 8005620:	3321      	adds	r3, #33	; 0x21
 8005622:	10db      	asrs	r3, r3, #3
 8005624:	4a3e      	ldr	r2, [pc, #248]	; (8005720 <prvTraceStoreTaskswitch+0x120>)
 8005626:	5cd3      	ldrb	r3, [r2, r3]
 8005628:	461a      	mov	r2, r3
 800562a:	79fb      	ldrb	r3, [r7, #7]
 800562c:	3321      	adds	r3, #33	; 0x21
 800562e:	f003 0307 	and.w	r3, r3, #7
 8005632:	fa42 f303 	asr.w	r3, r2, r3
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d006      	beq.n	800564c <prvTraceStoreTaskswitch+0x4c>
	{
		skipEvent = 1;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		inExcludedTask = 1;
 8005644:	4b37      	ldr	r3, [pc, #220]	; (8005724 <prvTraceStoreTaskswitch+0x124>)
 8005646:	2201      	movs	r2, #1
 8005648:	701a      	strb	r2, [r3, #0]
 800564a:	e002      	b.n	8005652 <prvTraceStoreTaskswitch+0x52>
	}
	else
	{
		inExcludedTask = 0;
 800564c:	4b35      	ldr	r3, [pc, #212]	; (8005724 <prvTraceStoreTaskswitch+0x124>)
 800564e:	2200      	movs	r2, #0
 8005650:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005652:	f3ef 8310 	mrs	r3, PRIMASK
 8005656:	613b      	str	r3, [r7, #16]
  return(result);
 8005658:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 800565a:	623b      	str	r3, [r7, #32]
 800565c:	2301      	movs	r3, #1
 800565e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f383 8810 	msr	PRIMASK, r3
 8005666:	4b30      	ldr	r3, [pc, #192]	; (8005728 <prvTraceStoreTaskswitch+0x128>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	3301      	adds	r3, #1
 800566c:	4a2e      	ldr	r2, [pc, #184]	; (8005728 <prvTraceStoreTaskswitch+0x128>)
 800566e:	6013      	str	r3, [r2, #0]

	/* Skip the event if the same task is scheduled */
	if (task_handle == handle_of_last_logged_task)
 8005670:	4b2e      	ldr	r3, [pc, #184]	; (800572c <prvTraceStoreTaskswitch+0x12c>)
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	79fa      	ldrb	r2, [r7, #7]
 8005676:	429a      	cmp	r2, r3
 8005678:	d102      	bne.n	8005680 <prvTraceStoreTaskswitch+0x80>
	{
		skipEvent = 1;
 800567a:	2301      	movs	r3, #1
 800567c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	if (!RecorderDataPtr->recorderActive)
 8005680:	4b2b      	ldr	r3, [pc, #172]	; (8005730 <prvTraceStoreTaskswitch+0x130>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <prvTraceStoreTaskswitch+0x90>
	{
		skipEvent = 1;
 800568a:	2301      	movs	r3, #1
 800568c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* If this event should be logged, log it! */
	if (skipEvent == 0)
 8005690:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005694:	2b00      	cmp	r3, #0
 8005696:	d133      	bne.n	8005700 <prvTraceStoreTaskswitch+0x100>
	{
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
		isPendingContextSwitch = 0;
 8005698:	4b26      	ldr	r3, [pc, #152]	; (8005734 <prvTraceStoreTaskswitch+0x134>)
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]
#endif

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 800569e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80056a2:	f000 fd4d 	bl	8006140 <prvTraceGetDTS>
 80056a6:	4603      	mov	r3, r0
 80056a8:	83fb      	strh	r3, [r7, #30]
		handle_of_last_logged_task = task_handle;
 80056aa:	4a20      	ldr	r2, [pc, #128]	; (800572c <prvTraceStoreTaskswitch+0x12c>)
 80056ac:	79fb      	ldrb	r3, [r7, #7]
 80056ae:	7013      	strb	r3, [r2, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
 80056b0:	4b1e      	ldr	r3, [pc, #120]	; (800572c <prvTraceStoreTaskswitch+0x12c>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	777b      	strb	r3, [r7, #29]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 80056b6:	f000 fa15 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 80056ba:	61b8      	str	r0, [r7, #24]

		if (ts != NULL)
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d01e      	beq.n	8005700 <prvTraceStoreTaskswitch+0x100>
		{
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 80056c2:	4b1a      	ldr	r3, [pc, #104]	; (800572c <prvTraceStoreTaskswitch+0x12c>)
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	4619      	mov	r1, r3
 80056c8:	2003      	movs	r0, #3
 80056ca:	f000 f9a5 	bl	8005a18 <prvTraceGetObjectState>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d103      	bne.n	80056dc <prvTraceStoreTaskswitch+0xdc>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	2207      	movs	r2, #7
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	e002      	b.n	80056e2 <prvTraceStoreTaskswitch+0xe2>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	2206      	movs	r2, #6
 80056e0:	701a      	strb	r2, [r3, #0]
			}

			ts->dts = dts3;
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	8bfa      	ldrh	r2, [r7, #30]
 80056e6:	805a      	strh	r2, [r3, #2]
			ts->objHandle = hnd8;
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	7f7a      	ldrb	r2, [r7, #29]
 80056ec:	705a      	strb	r2, [r3, #1]

			prvTraceSetObjectState(TRACE_CLASS_TASK,
 80056ee:	4b0f      	ldr	r3, [pc, #60]	; (800572c <prvTraceStoreTaskswitch+0x12c>)
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4619      	mov	r1, r3
 80056f6:	2003      	movs	r0, #3
 80056f8:	f000 f952 	bl	80059a0 <prvTraceSetObjectState>
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
 80056fc:	f000 fd00 	bl	8006100 <prvTraceUpdateCounters>
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 8005700:	4b09      	ldr	r3, [pc, #36]	; (8005728 <prvTraceStoreTaskswitch+0x128>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3b01      	subs	r3, #1
 8005706:	4a08      	ldr	r2, [pc, #32]	; (8005728 <prvTraceStoreTaskswitch+0x128>)
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f383 8810 	msr	PRIMASK, r3
}
 8005714:	3728      	adds	r7, #40	; 0x28
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	080086e8 	.word	0x080086e8
 8005720:	2000648c 	.word	0x2000648c
 8005724:	20006482 	.word	0x20006482
 8005728:	20006474 	.word	0x20006474
 800572c:	20006481 	.word	0x20006481
 8005730:	20006568 	.word	0x20006568
 8005734:	20006464 	.word	0x20006464

08005738 <prvTraceStoreObjectNameOnCloseEvent>:
 * "old" one, valid up until this point.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_OBJECT_DELETE == 1)
void prvTraceStoreObjectNameOnCloseEvent(traceHandle handle,
										traceObjectClass objectclass)
{
 8005738:	b590      	push	{r4, r7, lr}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	460a      	mov	r2, r1
 8005742:	71fb      	strb	r3, [r7, #7]
 8005744:	4613      	mov	r3, r2
 8005746:	71bb      	strb	r3, [r7, #6]
	ObjCloseNameEvent * ce;
	const char * name;
	traceString idx;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005748:	79bb      	ldrb	r3, [r7, #6]
 800574a:	2b06      	cmp	r3, #6
 800574c:	d903      	bls.n	8005756 <prvTraceStoreObjectNameOnCloseEvent+0x1e>
 800574e:	4820      	ldr	r0, [pc, #128]	; (80057d0 <prvTraceStoreObjectNameOnCloseEvent+0x98>)
 8005750:	f000 fcae 	bl	80060b0 <prvTraceError>
 8005754:	e039      	b.n	80057ca <prvTraceStoreObjectNameOnCloseEvent+0x92>
		"prvTraceStoreObjectNameOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005756:	4b1f      	ldr	r3, [pc, #124]	; (80057d4 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	79bb      	ldrb	r3, [r7, #6]
 800575c:	4413      	add	r3, r2
 800575e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005762:	79fa      	ldrb	r2, [r7, #7]
 8005764:	429a      	cmp	r2, r3
 8005766:	d903      	bls.n	8005770 <prvTraceStoreObjectNameOnCloseEvent+0x38>
 8005768:	481b      	ldr	r0, [pc, #108]	; (80057d8 <prvTraceStoreObjectNameOnCloseEvent+0xa0>)
 800576a:	f000 fca1 	bl	80060b0 <prvTraceError>
 800576e:	e02c      	b.n	80057ca <prvTraceStoreObjectNameOnCloseEvent+0x92>
		"prvTraceStoreObjectNameOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 8005770:	4b18      	ldr	r3, [pc, #96]	; (80057d4 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005776:	2b00      	cmp	r3, #0
 8005778:	d027      	beq.n	80057ca <prvTraceStoreObjectNameOnCloseEvent+0x92>
	{
		uint8_t hnd8 = prvTraceGet8BitHandle(handle);
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	75fb      	strb	r3, [r7, #23]
		name = TRACE_PROPERTY_NAME_GET(objectclass, handle);
 800577e:	4b15      	ldr	r3, [pc, #84]	; (80057d4 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8005780:	681c      	ldr	r4, [r3, #0]
 8005782:	79ba      	ldrb	r2, [r7, #6]
 8005784:	79fb      	ldrb	r3, [r7, #7]
 8005786:	4611      	mov	r1, r2
 8005788:	4618      	mov	r0, r3
 800578a:	f000 f9cf 	bl	8005b2c <uiIndexOfObject>
 800578e:	4603      	mov	r3, r0
 8005790:	3388      	adds	r3, #136	; 0x88
 8005792:	4423      	add	r3, r4
 8005794:	3304      	adds	r3, #4
 8005796:	613b      	str	r3, [r7, #16]
		idx = prvTraceOpenSymbol(name, 0);
 8005798:	2100      	movs	r1, #0
 800579a:	6938      	ldr	r0, [r7, #16]
 800579c:	f000 fc38 	bl	8006010 <prvTraceOpenSymbol>
 80057a0:	4603      	mov	r3, r0
 80057a2:	81fb      	strh	r3, [r7, #14]

		// Interrupt disable not necessary, already done in trcHooks.h macro
		ce = (ObjCloseNameEvent*) prvTraceNextFreeEventBufferSlot();
 80057a4:	f000 f99e 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 80057a8:	60b8      	str	r0, [r7, #8]
		if (ce != NULL)
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00c      	beq.n	80057ca <prvTraceStoreObjectNameOnCloseEvent+0x92>
		{
			ce->type = (uint8_t) (EVENTGROUP_OBJCLOSE_NAME + objectclass);
 80057b0:	79bb      	ldrb	r3, [r7, #6]
 80057b2:	3308      	adds	r3, #8
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	701a      	strb	r2, [r3, #0]
			ce->objHandle = hnd8;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	7dfa      	ldrb	r2, [r7, #23]
 80057be:	705a      	strb	r2, [r3, #1]
			ce->symbolIndex = idx;
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	89fa      	ldrh	r2, [r7, #14]
 80057c4:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 80057c6:	f000 fc9b 	bl	8006100 <prvTraceUpdateCounters>
		}
	}
}
 80057ca:	371c      	adds	r7, #28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd90      	pop	{r4, r7, pc}
 80057d0:	08008730 	.word	0x08008730
 80057d4:	20006568 	.word	0x20006568
 80057d8:	08008784 	.word	0x08008784

080057dc <prvTraceStoreObjectPropertiesOnCloseEvent>:

void prvTraceStoreObjectPropertiesOnCloseEvent(traceHandle handle,
											 traceObjectClass objectclass)
{
 80057dc:	b590      	push	{r4, r7, lr}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	460a      	mov	r2, r1
 80057e6:	71fb      	strb	r3, [r7, #7]
 80057e8:	4613      	mov	r3, r2
 80057ea:	71bb      	strb	r3, [r7, #6]
	ObjClosePropEvent * pe;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80057ec:	79bb      	ldrb	r3, [r7, #6]
 80057ee:	2b06      	cmp	r3, #6
 80057f0:	d903      	bls.n	80057fa <prvTraceStoreObjectPropertiesOnCloseEvent+0x1e>
 80057f2:	482b      	ldr	r0, [pc, #172]	; (80058a0 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc4>)
 80057f4:	f000 fc5c 	bl	80060b0 <prvTraceError>
 80057f8:	e04f      	b.n	800589a <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		"prvTraceStoreObjectPropertiesOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80057fa:	4b2a      	ldr	r3, [pc, #168]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	79bb      	ldrb	r3, [r7, #6]
 8005800:	4413      	add	r3, r2
 8005802:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005806:	79fa      	ldrb	r2, [r7, #7]
 8005808:	429a      	cmp	r2, r3
 800580a:	d903      	bls.n	8005814 <prvTraceStoreObjectPropertiesOnCloseEvent+0x38>
 800580c:	4826      	ldr	r0, [pc, #152]	; (80058a8 <prvTraceStoreObjectPropertiesOnCloseEvent+0xcc>)
 800580e:	f000 fc4f 	bl	80060b0 <prvTraceError>
 8005812:	e042      	b.n	800589a <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		"prvTraceStoreObjectPropertiesOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 8005814:	4b23      	ldr	r3, [pc, #140]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581a:	2b00      	cmp	r3, #0
 800581c:	d03d      	beq.n	800589a <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
	{
		// Interrupt disable not necessary, already done in trcHooks.h macro
		pe = (ObjClosePropEvent*) prvTraceNextFreeEventBufferSlot();
 800581e:	f000 f961 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 8005822:	60f8      	str	r0, [r7, #12]
		if (pe != NULL)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d037      	beq.n	800589a <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		{
			if (objectclass == TRACE_CLASS_TASK)
 800582a:	79bb      	ldrb	r3, [r7, #6]
 800582c:	2b03      	cmp	r3, #3
 800582e:	d117      	bne.n	8005860 <prvTraceStoreObjectPropertiesOnCloseEvent+0x84>
			{
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
 8005830:	4b1c      	ldr	r3, [pc, #112]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005832:	681c      	ldr	r4, [r3, #0]
 8005834:	79ba      	ldrb	r2, [r7, #6]
 8005836:	79fb      	ldrb	r3, [r7, #7]
 8005838:	4611      	mov	r1, r2
 800583a:	4618      	mov	r0, r3
 800583c:	f000 f976 	bl	8005b2c <uiIndexOfObject>
 8005840:	4603      	mov	r3, r0
 8005842:	4619      	mov	r1, r3
 8005844:	4b17      	ldr	r3, [pc, #92]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	79bb      	ldrb	r3, [r7, #6]
 800584a:	4413      	add	r3, r2
 800584c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005850:	440b      	add	r3, r1
 8005852:	3301      	adds	r3, #1
 8005854:	4423      	add	r3, r4
 8005856:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	705a      	strb	r2, [r3, #1]
 800585e:	e015      	b.n	800588c <prvTraceStoreObjectPropertiesOnCloseEvent+0xb0>
			}
			else
			{
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
 8005860:	4b10      	ldr	r3, [pc, #64]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005862:	681c      	ldr	r4, [r3, #0]
 8005864:	79ba      	ldrb	r2, [r7, #6]
 8005866:	79fb      	ldrb	r3, [r7, #7]
 8005868:	4611      	mov	r1, r2
 800586a:	4618      	mov	r0, r3
 800586c:	f000 f95e 	bl	8005b2c <uiIndexOfObject>
 8005870:	4603      	mov	r3, r0
 8005872:	4619      	mov	r1, r3
 8005874:	4b0b      	ldr	r3, [pc, #44]	; (80058a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	79bb      	ldrb	r3, [r7, #6]
 800587a:	4413      	add	r3, r2
 800587c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005880:	440b      	add	r3, r1
 8005882:	4423      	add	r3, r4
 8005884:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	705a      	strb	r2, [r3, #1]
			}
			pe->type = (uint8_t) (EVENTGROUP_OBJCLOSE_PROP + objectclass);
 800588c:	79bb      	ldrb	r3, [r7, #6]
 800588e:	3310      	adds	r3, #16
 8005890:	b2da      	uxtb	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	701a      	strb	r2, [r3, #0]
			prvTraceUpdateCounters();
 8005896:	f000 fc33 	bl	8006100 <prvTraceUpdateCounters>
		}
	}
}
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	bd90      	pop	{r4, r7, pc}
 80058a0:	080087d0 	.word	0x080087d0
 80058a4:	20006568 	.word	0x20006568
 80058a8:	08008828 	.word	0x08008828

080058ac <prvTraceSetPriorityProperty>:
#endif

void prvTraceSetPriorityProperty(uint8_t objectclass, traceHandle id, uint8_t value)
{
 80058ac:	b590      	push	{r4, r7, lr}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	71fb      	strb	r3, [r7, #7]
 80058b6:	460b      	mov	r3, r1
 80058b8:	71bb      	strb	r3, [r7, #6]
 80058ba:	4613      	mov	r3, r2
 80058bc:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80058be:	79fb      	ldrb	r3, [r7, #7]
 80058c0:	2b06      	cmp	r3, #6
 80058c2:	d903      	bls.n	80058cc <prvTraceSetPriorityProperty+0x20>
 80058c4:	4814      	ldr	r0, [pc, #80]	; (8005918 <prvTraceSetPriorityProperty+0x6c>)
 80058c6:	f000 fbf3 	bl	80060b0 <prvTraceError>
 80058ca:	e022      	b.n	8005912 <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80058cc:	4b13      	ldr	r3, [pc, #76]	; (800591c <prvTraceSetPriorityProperty+0x70>)
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	4413      	add	r3, r2
 80058d4:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80058d8:	79ba      	ldrb	r2, [r7, #6]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d903      	bls.n	80058e6 <prvTraceSetPriorityProperty+0x3a>
 80058de:	4810      	ldr	r0, [pc, #64]	; (8005920 <prvTraceSetPriorityProperty+0x74>)
 80058e0:	f000 fbe6 	bl	80060b0 <prvTraceError>
 80058e4:	e015      	b.n	8005912 <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <prvTraceSetPriorityProperty+0x70>)
 80058e8:	681c      	ldr	r4, [r3, #0]
 80058ea:	79fa      	ldrb	r2, [r7, #7]
 80058ec:	79bb      	ldrb	r3, [r7, #6]
 80058ee:	4611      	mov	r1, r2
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f91b 	bl	8005b2c <uiIndexOfObject>
 80058f6:	4603      	mov	r3, r0
 80058f8:	4619      	mov	r1, r3
 80058fa:	4b08      	ldr	r3, [pc, #32]	; (800591c <prvTraceSetPriorityProperty+0x70>)
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	79fb      	ldrb	r3, [r7, #7]
 8005900:	4413      	add	r3, r2
 8005902:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005906:	440b      	add	r3, r1
 8005908:	3301      	adds	r3, #1
 800590a:	4423      	add	r3, r4
 800590c:	797a      	ldrb	r2, [r7, #5]
 800590e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	bd90      	pop	{r4, r7, pc}
 8005918:	0800887c 	.word	0x0800887c
 800591c:	20006568 	.word	0x20006568
 8005920:	080088c8 	.word	0x080088c8

08005924 <prvTraceGetPriorityProperty>:

uint8_t prvTraceGetPriorityProperty(uint8_t objectclass, traceHandle id)
{
 8005924:	b590      	push	{r4, r7, lr}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	4603      	mov	r3, r0
 800592c:	460a      	mov	r2, r1
 800592e:	71fb      	strb	r3, [r7, #7]
 8005930:	4613      	mov	r3, r2
 8005932:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	2b06      	cmp	r3, #6
 8005938:	d904      	bls.n	8005944 <prvTraceGetPriorityProperty+0x20>
 800593a:	4816      	ldr	r0, [pc, #88]	; (8005994 <prvTraceGetPriorityProperty+0x70>)
 800593c:	f000 fbb8 	bl	80060b0 <prvTraceError>
 8005940:	2300      	movs	r3, #0
 8005942:	e022      	b.n	800598a <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005944:	4b14      	ldr	r3, [pc, #80]	; (8005998 <prvTraceGetPriorityProperty+0x74>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	79fb      	ldrb	r3, [r7, #7]
 800594a:	4413      	add	r3, r2
 800594c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005950:	79ba      	ldrb	r2, [r7, #6]
 8005952:	429a      	cmp	r2, r3
 8005954:	d904      	bls.n	8005960 <prvTraceGetPriorityProperty+0x3c>
 8005956:	4811      	ldr	r0, [pc, #68]	; (800599c <prvTraceGetPriorityProperty+0x78>)
 8005958:	f000 fbaa 	bl	80060b0 <prvTraceError>
 800595c:	2300      	movs	r3, #0
 800595e:	e014      	b.n	800598a <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
 8005960:	4b0d      	ldr	r3, [pc, #52]	; (8005998 <prvTraceGetPriorityProperty+0x74>)
 8005962:	681c      	ldr	r4, [r3, #0]
 8005964:	79fa      	ldrb	r2, [r7, #7]
 8005966:	79bb      	ldrb	r3, [r7, #6]
 8005968:	4611      	mov	r1, r2
 800596a:	4618      	mov	r0, r3
 800596c:	f000 f8de 	bl	8005b2c <uiIndexOfObject>
 8005970:	4603      	mov	r3, r0
 8005972:	4619      	mov	r1, r3
 8005974:	4b08      	ldr	r3, [pc, #32]	; (8005998 <prvTraceGetPriorityProperty+0x74>)
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	79fb      	ldrb	r3, [r7, #7]
 800597a:	4413      	add	r3, r2
 800597c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005980:	440b      	add	r3, r1
 8005982:	3301      	adds	r3, #1
 8005984:	4423      	add	r3, r4
 8005986:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 800598a:	4618      	mov	r0, r3
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	bd90      	pop	{r4, r7, pc}
 8005992:	bf00      	nop
 8005994:	08008908 	.word	0x08008908
 8005998:	20006568 	.word	0x20006568
 800599c:	08008954 	.word	0x08008954

080059a0 <prvTraceSetObjectState>:

void prvTraceSetObjectState(uint8_t objectclass, traceHandle id, uint8_t value)
{
 80059a0:	b590      	push	{r4, r7, lr}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	4603      	mov	r3, r0
 80059a8:	71fb      	strb	r3, [r7, #7]
 80059aa:	460b      	mov	r3, r1
 80059ac:	71bb      	strb	r3, [r7, #6]
 80059ae:	4613      	mov	r3, r2
 80059b0:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80059b2:	79fb      	ldrb	r3, [r7, #7]
 80059b4:	2b06      	cmp	r3, #6
 80059b6:	d903      	bls.n	80059c0 <prvTraceSetObjectState+0x20>
 80059b8:	4814      	ldr	r0, [pc, #80]	; (8005a0c <prvTraceSetObjectState+0x6c>)
 80059ba:	f000 fb79 	bl	80060b0 <prvTraceError>
 80059be:	e021      	b.n	8005a04 <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80059c0:	4b13      	ldr	r3, [pc, #76]	; (8005a10 <prvTraceSetObjectState+0x70>)
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	79fb      	ldrb	r3, [r7, #7]
 80059c6:	4413      	add	r3, r2
 80059c8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80059cc:	79ba      	ldrb	r2, [r7, #6]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d903      	bls.n	80059da <prvTraceSetObjectState+0x3a>
 80059d2:	4810      	ldr	r0, [pc, #64]	; (8005a14 <prvTraceSetObjectState+0x74>)
 80059d4:	f000 fb6c 	bl	80060b0 <prvTraceError>
 80059d8:	e014      	b.n	8005a04 <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 80059da:	4b0d      	ldr	r3, [pc, #52]	; (8005a10 <prvTraceSetObjectState+0x70>)
 80059dc:	681c      	ldr	r4, [r3, #0]
 80059de:	79fa      	ldrb	r2, [r7, #7]
 80059e0:	79bb      	ldrb	r3, [r7, #6]
 80059e2:	4611      	mov	r1, r2
 80059e4:	4618      	mov	r0, r3
 80059e6:	f000 f8a1 	bl	8005b2c <uiIndexOfObject>
 80059ea:	4603      	mov	r3, r0
 80059ec:	4619      	mov	r1, r3
 80059ee:	4b08      	ldr	r3, [pc, #32]	; (8005a10 <prvTraceSetObjectState+0x70>)
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	79fb      	ldrb	r3, [r7, #7]
 80059f4:	4413      	add	r3, r2
 80059f6:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80059fa:	440b      	add	r3, r1
 80059fc:	4423      	add	r3, r4
 80059fe:	797a      	ldrb	r2, [r7, #5]
 8005a00:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd90      	pop	{r4, r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	08008994 	.word	0x08008994
 8005a10:	20006568 	.word	0x20006568
 8005a14:	080089d8 	.word	0x080089d8

08005a18 <prvTraceGetObjectState>:

uint8_t prvTraceGetObjectState(uint8_t objectclass, traceHandle id)
{
 8005a18:	b590      	push	{r4, r7, lr}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	460a      	mov	r2, r1
 8005a22:	71fb      	strb	r3, [r7, #7]
 8005a24:	4613      	mov	r3, r2
 8005a26:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	2b06      	cmp	r3, #6
 8005a2c:	d904      	bls.n	8005a38 <prvTraceGetObjectState+0x20>
 8005a2e:	4815      	ldr	r0, [pc, #84]	; (8005a84 <prvTraceGetObjectState+0x6c>)
 8005a30:	f000 fb3e 	bl	80060b0 <prvTraceError>
 8005a34:	2300      	movs	r3, #0
 8005a36:	e021      	b.n	8005a7c <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005a38:	4b13      	ldr	r3, [pc, #76]	; (8005a88 <prvTraceGetObjectState+0x70>)
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	79fb      	ldrb	r3, [r7, #7]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005a44:	79ba      	ldrb	r2, [r7, #6]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d904      	bls.n	8005a54 <prvTraceGetObjectState+0x3c>
 8005a4a:	4810      	ldr	r0, [pc, #64]	; (8005a8c <prvTraceGetObjectState+0x74>)
 8005a4c:	f000 fb30 	bl	80060b0 <prvTraceError>
 8005a50:	2300      	movs	r3, #0
 8005a52:	e013      	b.n	8005a7c <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 8005a54:	4b0c      	ldr	r3, [pc, #48]	; (8005a88 <prvTraceGetObjectState+0x70>)
 8005a56:	681c      	ldr	r4, [r3, #0]
 8005a58:	79fa      	ldrb	r2, [r7, #7]
 8005a5a:	79bb      	ldrb	r3, [r7, #6]
 8005a5c:	4611      	mov	r1, r2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 f864 	bl	8005b2c <uiIndexOfObject>
 8005a64:	4603      	mov	r3, r0
 8005a66:	4619      	mov	r1, r3
 8005a68:	4b07      	ldr	r3, [pc, #28]	; (8005a88 <prvTraceGetObjectState+0x70>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	79fb      	ldrb	r3, [r7, #7]
 8005a6e:	4413      	add	r3, r2
 8005a70:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005a74:	440b      	add	r3, r1
 8005a76:	4423      	add	r3, r4
 8005a78:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd90      	pop	{r4, r7, pc}
 8005a84:	08008a14 	.word	0x08008a14
 8005a88:	20006568 	.word	0x20006568
 8005a8c:	08008a58 	.word	0x08008a58

08005a90 <prvTraceSetTaskInstanceFinished>:

void prvTraceSetTaskInstanceFinished(traceHandle handle)
{
 8005a90:	b590      	push	{r4, r7, lr}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8005a9a:	4b10      	ldr	r3, [pc, #64]	; (8005adc <prvTraceSetTaskInstanceFinished+0x4c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8005aa2:	79fa      	ldrb	r2, [r7, #7]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d903      	bls.n	8005ab0 <prvTraceSetTaskInstanceFinished+0x20>
 8005aa8:	480d      	ldr	r0, [pc, #52]	; (8005ae0 <prvTraceSetTaskInstanceFinished+0x50>)
 8005aaa:	f000 fb01 	bl	80060b0 <prvTraceError>
 8005aae:	e011      	b.n	8005ad4 <prvTraceSetTaskInstanceFinished+0x44>
		"prvTraceSetTaskInstanceFinished: Invalid value for handle", TRC_UNUSED);

#if (TRC_CFG_USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 8005ab0:	4b0a      	ldr	r3, [pc, #40]	; (8005adc <prvTraceSetTaskInstanceFinished+0x4c>)
 8005ab2:	681c      	ldr	r4, [r3, #0]
 8005ab4:	79fb      	ldrb	r3, [r7, #7]
 8005ab6:	2103      	movs	r1, #3
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f000 f837 	bl	8005b2c <uiIndexOfObject>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4b06      	ldr	r3, [pc, #24]	; (8005adc <prvTraceSetTaskInstanceFinished+0x4c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8005aca:	4413      	add	r3, r2
 8005acc:	4423      	add	r3, r4
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
#endif
}
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd90      	pop	{r4, r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20006568 	.word	0x20006568
 8005ae0:	08008a94 	.word	0x08008a94

08005ae4 <prvTraceNextFreeEventBufferSlot>:
#endif
}


void* prvTraceNextFreeEventBufferSlot(void)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	af00      	add	r7, sp, #0
	if (! RecorderDataPtr->recorderActive)
 8005ae8:	4b0e      	ldr	r3, [pc, #56]	; (8005b24 <prvTraceNextFreeEventBufferSlot+0x40>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <prvTraceNextFreeEventBufferSlot+0x12>
	{
		/* If an XTS or XPS event prior to the main event has filled the buffer
		before saving the main event, and store mode is "stop when full". */
		return NULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	e014      	b.n	8005b20 <prvTraceNextFreeEventBufferSlot+0x3c>
	}

	if (RecorderDataPtr->nextFreeIndex >= TRC_CFG_EVENT_BUFFER_SIZE)
 8005af6:	4b0b      	ldr	r3, [pc, #44]	; (8005b24 <prvTraceNextFreeEventBufferSlot+0x40>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	f242 720f 	movw	r2, #9999	; 0x270f
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d904      	bls.n	8005b0e <prvTraceNextFreeEventBufferSlot+0x2a>
	{
		prvTraceError("Attempt to index outside event buffer!");
 8005b04:	4808      	ldr	r0, [pc, #32]	; (8005b28 <prvTraceNextFreeEventBufferSlot+0x44>)
 8005b06:	f000 fad3 	bl	80060b0 <prvTraceError>
		return NULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	e008      	b.n	8005b20 <prvTraceNextFreeEventBufferSlot+0x3c>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 8005b0e:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <prvTraceNextFreeEventBufferSlot+0x40>)
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	4b04      	ldr	r3, [pc, #16]	; (8005b24 <prvTraceNextFreeEventBufferSlot+0x40>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69db      	ldr	r3, [r3, #28]
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	f503 6345 	add.w	r3, r3, #3152	; 0xc50
 8005b1e:	4413      	add	r3, r2
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	20006568 	.word	0x20006568
 8005b28:	08008af0 	.word	0x08008af0

08005b2c <uiIndexOfObject>:

uint16_t uiIndexOfObject(traceHandle objecthandle, uint8_t objectclass)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4603      	mov	r3, r0
 8005b34:	460a      	mov	r2, r1
 8005b36:	71fb      	strb	r3, [r7, #7]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005b3c:	79bb      	ldrb	r3, [r7, #6]
 8005b3e:	2b06      	cmp	r3, #6
 8005b40:	d904      	bls.n	8005b4c <uiIndexOfObject+0x20>
 8005b42:	4822      	ldr	r0, [pc, #136]	; (8005bcc <uiIndexOfObject+0xa0>)
 8005b44:	f000 fab4 	bl	80060b0 <prvTraceError>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e03a      	b.n	8005bc2 <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8005b4c:	79fb      	ldrb	r3, [r7, #7]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d008      	beq.n	8005b64 <uiIndexOfObject+0x38>
 8005b52:	4b1f      	ldr	r3, [pc, #124]	; (8005bd0 <uiIndexOfObject+0xa4>)
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	79bb      	ldrb	r3, [r7, #6]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005b5e:	79fa      	ldrb	r2, [r7, #7]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d904      	bls.n	8005b6e <uiIndexOfObject+0x42>
 8005b64:	481b      	ldr	r0, [pc, #108]	; (8005bd4 <uiIndexOfObject+0xa8>)
 8005b66:	f000 faa3 	bl	80060b0 <prvTraceError>
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	e029      	b.n	8005bc2 <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 8005b6e:	79bb      	ldrb	r3, [r7, #6]
 8005b70:	2b06      	cmp	r3, #6
 8005b72:	d822      	bhi.n	8005bba <uiIndexOfObject+0x8e>
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d01f      	beq.n	8005bba <uiIndexOfObject+0x8e>
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
 8005b7a:	4b15      	ldr	r3, [pc, #84]	; (8005bd0 <uiIndexOfObject+0xa4>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	79bb      	ldrb	r3, [r7, #6]
 8005b80:	4413      	add	r3, r2
 8005b82:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 8005b86:	79fa      	ldrb	r2, [r7, #7]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d816      	bhi.n	8005bba <uiIndexOfObject+0x8e>
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8005b8c:	4b10      	ldr	r3, [pc, #64]	; (8005bd0 <uiIndexOfObject+0xa4>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	79bb      	ldrb	r3, [r7, #6]
 8005b92:	333c      	adds	r3, #60	; 0x3c
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	4413      	add	r3, r2
 8005b98:	889a      	ldrh	r2, [r3, #4]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8005b9a:	4b0d      	ldr	r3, [pc, #52]	; (8005bd0 <uiIndexOfObject+0xa4>)
 8005b9c:	6819      	ldr	r1, [r3, #0]
 8005b9e:	79bb      	ldrb	r3, [r7, #6]
 8005ba0:	440b      	add	r3, r1
 8005ba2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8005ba6:	b299      	uxth	r1, r3
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8005ba8:	79fb      	ldrb	r3, [r7, #7]
 8005baa:	3b01      	subs	r3, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	fb11 f303 	smulbb	r3, r1, r3
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	4413      	add	r3, r2
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	e003      	b.n	8005bc2 <uiIndexOfObject+0x96>
	}

	prvTraceError("Object table lookup with invalid object handle or object class!");
 8005bba:	4807      	ldr	r0, [pc, #28]	; (8005bd8 <uiIndexOfObject+0xac>)
 8005bbc:	f000 fa78 	bl	80060b0 <prvTraceError>
	return 0;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	08008b18 	.word	0x08008b18
 8005bd0:	20006568 	.word	0x20006568
 8005bd4:	08008b58 	.word	0x08008b58
 8005bd8:	08008b98 	.word	0x08008b98

08005bdc <prvTraceGetObjectHandle>:

traceHandle prvTraceGetObjectHandle(traceObjectClass objectclass)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	4603      	mov	r3, r0
 8005be4:	71fb      	strb	r3, [r7, #7]
	traceHandle handle;
	static int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005be6:	79fb      	ldrb	r3, [r7, #7]
 8005be8:	2b06      	cmp	r3, #6
 8005bea:	d904      	bls.n	8005bf6 <prvTraceGetObjectHandle+0x1a>
 8005bec:	488a      	ldr	r0, [pc, #552]	; (8005e18 <prvTraceGetObjectHandle+0x23c>)
 8005bee:	f000 fa5f 	bl	80060b0 <prvTraceError>
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	e10c      	b.n	8005e10 <prvTraceGetObjectHandle+0x234>
		"prvTraceGetObjectHandle: Invalid value for objectclass", (traceHandle)0);

	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005bf6:	79fb      	ldrb	r3, [r7, #7]
 8005bf8:	4a88      	ldr	r2, [pc, #544]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	4b87      	ldr	r3, [pc, #540]	; (8005e20 <prvTraceGetObjectHandle+0x244>)
 8005c02:	601a      	str	r2, [r3, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 8005c04:	4b86      	ldr	r3, [pc, #536]	; (8005e20 <prvTraceGetObjectHandle+0x244>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a84      	ldr	r2, [pc, #528]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d114      	bne.n	8005c3e <prvTraceGetObjectHandle+0x62>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
 8005c14:	4b82      	ldr	r3, [pc, #520]	; (8005e20 <prvTraceGetObjectHandle+0x244>)
 8005c16:	681a      	ldr	r2, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
 8005c18:	4b81      	ldr	r3, [pc, #516]	; (8005e20 <prvTraceGetObjectHandle+0x244>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	b2d9      	uxtb	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	487e      	ldr	r0, [pc, #504]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c22:	3304      	adds	r3, #4
 8005c24:	005b      	lsls	r3, r3, #1
 8005c26:	4403      	add	r3, r0
 8005c28:	88db      	ldrh	r3, [r3, #6]
			(traceHandle)(1 + indexOfHandle -
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	1acb      	subs	r3, r1, r3
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	3301      	adds	r3, #1
 8005c32:	b2d9      	uxtb	r1, r3
		objectHandleStacks.objectHandles[indexOfHandle] =
 8005c34:	4b79      	ldr	r3, [pc, #484]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c36:	4413      	add	r3, r2
 8005c38:	460a      	mov	r2, r1
 8005c3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8005c3e:	4b78      	ldr	r3, [pc, #480]	; (8005e20 <prvTraceGetObjectHandle+0x244>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a76      	ldr	r2, [pc, #472]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c44:	4413      	add	r3, r2
 8005c46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c4a:	73fb      	strb	r3, [r7, #15]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8005c4c:	79fb      	ldrb	r3, [r7, #7]
 8005c4e:	4a73      	ldr	r2, [pc, #460]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c50:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
		> objectHandleStacks.highestIndexOfClass[objectclass])
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	4971      	ldr	r1, [pc, #452]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c58:	330c      	adds	r3, #12
 8005c5a:	005b      	lsls	r3, r3, #1
 8005c5c:	440b      	add	r3, r1
 8005c5e:	889b      	ldrh	r3, [r3, #4]
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d90a      	bls.n	8005c7a <prvTraceGetObjectHandle+0x9e>
	{
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005c64:	79fb      	ldrb	r3, [r7, #7]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f7ff f858 	bl	8004d1c <pszTraceGetErrorNotEnoughHandles>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 fa1e 	bl	80060b0 <prvTraceError>
		handle = 0;
 8005c74:	2300      	movs	r3, #0
 8005c76:	73fb      	strb	r3, [r7, #15]
 8005c78:	e0c9      	b.n	8005e0e <prvTraceGetObjectHandle+0x232>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	4a67      	ldr	r2, [pc, #412]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c7e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005c82:	3201      	adds	r2, #1
 8005c84:	b291      	uxth	r1, r2
 8005c86:	4a65      	ldr	r2, [pc, #404]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c88:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	4a63      	ldr	r2, [pc, #396]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c94:	4619      	mov	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	4a60      	ldr	r2, [pc, #384]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	005b      	lsls	r3, r3, #1
 8005c9e:	4413      	add	r3, r2
 8005ca0:	88db      	ldrh	r3, [r3, #6]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8005ca2:	1acb      	subs	r3, r1, r3
 8005ca4:	60bb      	str	r3, [r7, #8]

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	4a5c      	ldr	r2, [pc, #368]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005caa:	3314      	adds	r3, #20
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	4413      	add	r3, r2
 8005cb0:	885b      	ldrh	r3, [r3, #2]
 8005cb2:	461a      	mov	r2, r3
		if (hndCount >
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	da09      	bge.n	8005cce <prvTraceGetObjectHandle+0xf2>
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 8005cba:	79fb      	ldrb	r3, [r7, #7]
				(traceHandle)hndCount;
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	b2d2      	uxtb	r2, r2
 8005cc0:	b291      	uxth	r1, r2
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 8005cc2:	4a56      	ldr	r2, [pc, #344]	; (8005e1c <prvTraceGetObjectHandle+0x240>)
 8005cc4:	3314      	adds	r3, #20
 8005cc6:	005b      	lsls	r3, r3, #1
 8005cc8:	4413      	add	r3, r2
 8005cca:	460a      	mov	r2, r1
 8005ccc:	805a      	strh	r2, [r3, #2]
		}
		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
 8005cce:	79fb      	ldrb	r3, [r7, #7]
 8005cd0:	2b06      	cmp	r3, #6
 8005cd2:	f200 809c 	bhi.w	8005e0e <prvTraceGetObjectHandle+0x232>
 8005cd6:	a201      	add	r2, pc, #4	; (adr r2, 8005cdc <prvTraceGetObjectHandle+0x100>)
 8005cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cdc:	08005cf9 	.word	0x08005cf9
 8005ce0:	08005d29 	.word	0x08005d29
 8005ce4:	08005d57 	.word	0x08005d57
 8005ce8:	08005d85 	.word	0x08005d85
 8005cec:	08005e0f 	.word	0x08005e0f
 8005cf0:	08005db3 	.word	0x08005db3
 8005cf4:	08005de1 	.word	0x08005de1
 8005cf8:	7bfb      	ldrb	r3, [r7, #15]
 8005cfa:	08db      	lsrs	r3, r3, #3
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	4618      	mov	r0, r3
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	08db      	lsrs	r3, r3, #3
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	461a      	mov	r2, r3
 8005d08:	4b46      	ldr	r3, [pc, #280]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d0a:	5c9a      	ldrb	r2, [r3, r2]
 8005d0c:	7bfb      	ldrb	r3, [r7, #15]
 8005d0e:	f003 0307 	and.w	r3, r3, #7
 8005d12:	2101      	movs	r1, #1
 8005d14:	fa01 f303 	lsl.w	r3, r1, r3
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	43db      	mvns	r3, r3
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	4013      	ands	r3, r2
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	4b40      	ldr	r3, [pc, #256]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d24:	541a      	strb	r2, [r3, r0]
 8005d26:	e071      	b.n	8005e0c <prvTraceGetObjectHandle+0x230>
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
 8005d2a:	330b      	adds	r3, #11
 8005d2c:	10db      	asrs	r3, r3, #3
 8005d2e:	7bfa      	ldrb	r2, [r7, #15]
 8005d30:	320b      	adds	r2, #11
 8005d32:	10d2      	asrs	r2, r2, #3
 8005d34:	493b      	ldr	r1, [pc, #236]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d36:	5c89      	ldrb	r1, [r1, r2]
 8005d38:	7bfa      	ldrb	r2, [r7, #15]
 8005d3a:	320b      	adds	r2, #11
 8005d3c:	f002 0207 	and.w	r2, r2, #7
 8005d40:	2001      	movs	r0, #1
 8005d42:	fa00 f202 	lsl.w	r2, r0, r2
 8005d46:	b2d2      	uxtb	r2, r2
 8005d48:	43d2      	mvns	r2, r2
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	400a      	ands	r2, r1
 8005d4e:	b2d1      	uxtb	r1, r2
 8005d50:	4a34      	ldr	r2, [pc, #208]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d52:	54d1      	strb	r1, [r2, r3]
 8005d54:	e05a      	b.n	8005e0c <prvTraceGetObjectHandle+0x230>
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
 8005d58:	3316      	adds	r3, #22
 8005d5a:	10db      	asrs	r3, r3, #3
 8005d5c:	7bfa      	ldrb	r2, [r7, #15]
 8005d5e:	3216      	adds	r2, #22
 8005d60:	10d2      	asrs	r2, r2, #3
 8005d62:	4930      	ldr	r1, [pc, #192]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d64:	5c89      	ldrb	r1, [r1, r2]
 8005d66:	7bfa      	ldrb	r2, [r7, #15]
 8005d68:	3216      	adds	r2, #22
 8005d6a:	f002 0207 	and.w	r2, r2, #7
 8005d6e:	2001      	movs	r0, #1
 8005d70:	fa00 f202 	lsl.w	r2, r0, r2
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	43d2      	mvns	r2, r2
 8005d78:	b2d2      	uxtb	r2, r2
 8005d7a:	400a      	ands	r2, r1
 8005d7c:	b2d1      	uxtb	r1, r2
 8005d7e:	4a29      	ldr	r2, [pc, #164]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d80:	54d1      	strb	r1, [r2, r3]
 8005d82:	e043      	b.n	8005e0c <prvTraceGetObjectHandle+0x230>
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
 8005d86:	3321      	adds	r3, #33	; 0x21
 8005d88:	10db      	asrs	r3, r3, #3
 8005d8a:	7bfa      	ldrb	r2, [r7, #15]
 8005d8c:	3221      	adds	r2, #33	; 0x21
 8005d8e:	10d2      	asrs	r2, r2, #3
 8005d90:	4924      	ldr	r1, [pc, #144]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005d92:	5c89      	ldrb	r1, [r1, r2]
 8005d94:	7bfa      	ldrb	r2, [r7, #15]
 8005d96:	3221      	adds	r2, #33	; 0x21
 8005d98:	f002 0207 	and.w	r2, r2, #7
 8005d9c:	2001      	movs	r0, #1
 8005d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	43d2      	mvns	r2, r2
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	400a      	ands	r2, r1
 8005daa:	b2d1      	uxtb	r1, r2
 8005dac:	4a1d      	ldr	r2, [pc, #116]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005dae:	54d1      	strb	r1, [r2, r3]
 8005db0:	e02c      	b.n	8005e0c <prvTraceGetObjectHandle+0x230>
 8005db2:	7bfb      	ldrb	r3, [r7, #15]
 8005db4:	3363      	adds	r3, #99	; 0x63
 8005db6:	10db      	asrs	r3, r3, #3
 8005db8:	7bfa      	ldrb	r2, [r7, #15]
 8005dba:	3263      	adds	r2, #99	; 0x63
 8005dbc:	10d2      	asrs	r2, r2, #3
 8005dbe:	4919      	ldr	r1, [pc, #100]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005dc0:	5c89      	ldrb	r1, [r1, r2]
 8005dc2:	7bfa      	ldrb	r2, [r7, #15]
 8005dc4:	3263      	adds	r2, #99	; 0x63
 8005dc6:	f002 0207 	and.w	r2, r2, #7
 8005dca:	2001      	movs	r0, #1
 8005dcc:	fa00 f202 	lsl.w	r2, r0, r2
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	43d2      	mvns	r2, r2
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	400a      	ands	r2, r1
 8005dd8:	b2d1      	uxtb	r1, r2
 8005dda:	4a12      	ldr	r2, [pc, #72]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005ddc:	54d1      	strb	r1, [r2, r3]
 8005dde:	e015      	b.n	8005e0c <prvTraceGetObjectHandle+0x230>
 8005de0:	7bfb      	ldrb	r3, [r7, #15]
 8005de2:	3369      	adds	r3, #105	; 0x69
 8005de4:	10db      	asrs	r3, r3, #3
 8005de6:	7bfa      	ldrb	r2, [r7, #15]
 8005de8:	3269      	adds	r2, #105	; 0x69
 8005dea:	10d2      	asrs	r2, r2, #3
 8005dec:	490d      	ldr	r1, [pc, #52]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005dee:	5c89      	ldrb	r1, [r1, r2]
 8005df0:	7bfa      	ldrb	r2, [r7, #15]
 8005df2:	3269      	adds	r2, #105	; 0x69
 8005df4:	f002 0207 	and.w	r2, r2, #7
 8005df8:	2001      	movs	r0, #1
 8005dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	43d2      	mvns	r2, r2
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	400a      	ands	r2, r1
 8005e06:	b2d1      	uxtb	r1, r2
 8005e08:	4a06      	ldr	r2, [pc, #24]	; (8005e24 <prvTraceGetObjectHandle+0x248>)
 8005e0a:	54d1      	strb	r1, [r2, r3]
 8005e0c:	bf00      	nop
	}
	return handle;
 8005e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	08008bd8 	.word	0x08008bd8
 8005e1c:	200064c0 	.word	0x200064c0
 8005e20:	2000656c 	.word	0x2000656c
 8005e24:	2000648c 	.word	0x2000648c

08005e28 <prvTraceFreeObjectHandle>:

void prvTraceFreeObjectHandle(traceObjectClass objectclass, traceHandle handle)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	4603      	mov	r3, r0
 8005e30:	460a      	mov	r2, r1
 8005e32:	71fb      	strb	r3, [r7, #7]
 8005e34:	4613      	mov	r3, r2
 8005e36:	71bb      	strb	r3, [r7, #6]
	int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005e38:	79fb      	ldrb	r3, [r7, #7]
 8005e3a:	2b06      	cmp	r3, #6
 8005e3c:	d903      	bls.n	8005e46 <prvTraceFreeObjectHandle+0x1e>
 8005e3e:	481e      	ldr	r0, [pc, #120]	; (8005eb8 <prvTraceFreeObjectHandle+0x90>)
 8005e40:	f000 f936 	bl	80060b0 <prvTraceError>
 8005e44:	e034      	b.n	8005eb0 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for objectclass", TRC_UNUSED);
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8005e46:	79bb      	ldrb	r3, [r7, #6]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <prvTraceFreeObjectHandle+0x36>
 8005e4c:	4b1b      	ldr	r3, [pc, #108]	; (8005ebc <prvTraceFreeObjectHandle+0x94>)
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	79fb      	ldrb	r3, [r7, #7]
 8005e52:	4413      	add	r3, r2
 8005e54:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005e58:	79ba      	ldrb	r2, [r7, #6]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d903      	bls.n	8005e66 <prvTraceFreeObjectHandle+0x3e>
 8005e5e:	4818      	ldr	r0, [pc, #96]	; (8005ec0 <prvTraceFreeObjectHandle+0x98>)
 8005e60:	f000 f926 	bl	80060b0 <prvTraceError>
 8005e64:	e024      	b.n	8005eb0 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for handle", TRC_UNUSED);

	/* Check that there is room to push the handle on the stack */
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 8005e66:	79fb      	ldrb	r3, [r7, #7]
 8005e68:	4a16      	ldr	r2, [pc, #88]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005e6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e6e:	1e5a      	subs	r2, r3, #1
		objectHandleStacks.lowestIndexOfClass[objectclass])
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	4914      	ldr	r1, [pc, #80]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005e74:	3304      	adds	r3, #4
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	440b      	add	r3, r1
 8005e7a:	88db      	ldrh	r3, [r3, #6]
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	da03      	bge.n	8005e88 <prvTraceFreeObjectHandle+0x60>
	{
		/* Error */
		prvTraceError("Attempt to free more handles than allocated!");
 8005e80:	4811      	ldr	r0, [pc, #68]	; (8005ec8 <prvTraceFreeObjectHandle+0xa0>)
 8005e82:	f000 f915 	bl	80060b0 <prvTraceError>
 8005e86:	e013      	b.n	8005eb0 <prvTraceFreeObjectHandle+0x88>
	}
	else
	{
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]--;
 8005e88:	79fb      	ldrb	r3, [r7, #7]
 8005e8a:	4a0e      	ldr	r2, [pc, #56]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005e8c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005e90:	3a01      	subs	r2, #1
 8005e92:	b291      	uxth	r1, r2
 8005e94:	4a0b      	ldr	r2, [pc, #44]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005e96:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	4a09      	ldr	r2, [pc, #36]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ea2:	60fb      	str	r3, [r7, #12]
		objectHandleStacks.objectHandles[indexOfHandle] = handle;
 8005ea4:	4a07      	ldr	r2, [pc, #28]	; (8005ec4 <prvTraceFreeObjectHandle+0x9c>)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	3338      	adds	r3, #56	; 0x38
 8005eac:	79ba      	ldrb	r2, [r7, #6]
 8005eae:	701a      	strb	r2, [r3, #0]
	}
}
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	08008c20 	.word	0x08008c20
 8005ebc:	20006568 	.word	0x20006568
 8005ec0:	08008c68 	.word	0x08008c68
 8005ec4:	200064c0 	.word	0x200064c0
 8005ec8:	08008cac 	.word	0x08008cac

08005ecc <prvMarkObjectAsUsed>:
 * Sets an "is used flag" on object creation, using the first byte of the name
 * field. This allows for counting the number of used Object Table slots, even
 * if no names have been set.
 ******************************************************************************/
void prvMarkObjectAsUsed(traceObjectClass objectclass, traceHandle handle)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	460a      	mov	r2, r1
 8005ed6:	71fb      	strb	r3, [r7, #7]
 8005ed8:	4613      	mov	r3, r2
 8005eda:	71bb      	strb	r3, [r7, #6]
	uint16_t idx = uiIndexOfObject(handle, objectclass);
 8005edc:	79fa      	ldrb	r2, [r7, #7]
 8005ede:	79bb      	ldrb	r3, [r7, #6]
 8005ee0:	4611      	mov	r1, r2
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7ff fe22 	bl	8005b2c <uiIndexOfObject>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	81fb      	strh	r3, [r7, #14]
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
 8005eec:	4b05      	ldr	r3, [pc, #20]	; (8005f04 <prvMarkObjectAsUsed+0x38>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	89fb      	ldrh	r3, [r7, #14]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8005efa:	bf00      	nop
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	20006568 	.word	0x20006568

08005f08 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 8005f14:	2300      	movs	r3, #0
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	e010      	b.n	8005f3c <prvStrncpy+0x34>
	{
		dst[i] = src[i];
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	4413      	add	r3, r2
 8005f20:	68b9      	ldr	r1, [r7, #8]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	440a      	add	r2, r1
 8005f26:	7812      	ldrb	r2, [r2, #0]
 8005f28:	701a      	strb	r2, [r3, #0]
		if (src[i] == 0)
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	4413      	add	r3, r2
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <prvStrncpy+0x3e>
	for (i = 0; i < maxLength; i++)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d3ea      	bcc.n	8005f1a <prvStrncpy+0x12>
			break;
	}
}
 8005f44:	e000      	b.n	8005f48 <prvStrncpy+0x40>
			break;
 8005f46:	bf00      	nop
}
 8005f48:	bf00      	nop
 8005f4a:	371c      	adds	r7, #28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <prvTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void prvTraceSetObjectName(traceObjectClass objectclass,
						 traceHandle handle,
						 const char* name)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	603a      	str	r2, [r7, #0]
 8005f5e:	71fb      	strb	r3, [r7, #7]
 8005f60:	460b      	mov	r3, r1
 8005f62:	71bb      	strb	r3, [r7, #6]
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d103      	bne.n	8005f72 <prvTraceSetObjectName+0x1e>
 8005f6a:	4823      	ldr	r0, [pc, #140]	; (8005ff8 <prvTraceSetObjectName+0xa4>)
 8005f6c:	f000 f8a0 	bl	80060b0 <prvTraceError>
 8005f70:	e03e      	b.n	8005ff0 <prvTraceSetObjectName+0x9c>

	if (objectclass >= TRACE_NCLASSES)
 8005f72:	79fb      	ldrb	r3, [r7, #7]
 8005f74:	2b06      	cmp	r3, #6
 8005f76:	d903      	bls.n	8005f80 <prvTraceSetObjectName+0x2c>
	{
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8005f78:	4820      	ldr	r0, [pc, #128]	; (8005ffc <prvTraceSetObjectName+0xa8>)
 8005f7a:	f000 f899 	bl	80060b0 <prvTraceError>
		return;
 8005f7e:	e037      	b.n	8005ff0 <prvTraceSetObjectName+0x9c>
	}

	if (handle == 0)
 8005f80:	79bb      	ldrb	r3, [r7, #6]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <prvTraceSetObjectName+0x3a>
	{
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 8005f86:	481e      	ldr	r0, [pc, #120]	; (8006000 <prvTraceSetObjectName+0xac>)
 8005f88:	f000 f892 	bl	80060b0 <prvTraceError>
		return;
 8005f8c:	e030      	b.n	8005ff0 <prvTraceSetObjectName+0x9c>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8005f8e:	4b1d      	ldr	r3, [pc, #116]	; (8006004 <prvTraceSetObjectName+0xb0>)
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	4413      	add	r3, r2
 8005f96:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005f9a:	79ba      	ldrb	r2, [r7, #6]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d908      	bls.n	8005fb2 <prvTraceSetObjectName+0x5e>
	{
		/* ERROR */
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005fa0:	79fb      	ldrb	r3, [r7, #7]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fe feba 	bl	8004d1c <pszTraceGetErrorNotEnoughHandles>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	4618      	mov	r0, r3
 8005fac:	f000 f880 	bl	80060b0 <prvTraceError>
 8005fb0:	e01e      	b.n	8005ff0 <prvTraceSetObjectName+0x9c>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
 8005fb2:	79fa      	ldrb	r2, [r7, #7]
 8005fb4:	79bb      	ldrb	r3, [r7, #6]
 8005fb6:	4611      	mov	r1, r2
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff fdb7 	bl	8005b2c <uiIndexOfObject>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4b11      	ldr	r3, [pc, #68]	; (8006008 <prvTraceSetObjectName+0xb4>)
 8005fc4:	801a      	strh	r2, [r3, #0]

		if (traceErrorMessage == NULL)
 8005fc6:	4b11      	ldr	r3, [pc, #68]	; (800600c <prvTraceSetObjectName+0xb8>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d110      	bne.n	8005ff0 <prvTraceSetObjectName+0x9c>
		{
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005fce:	4b0d      	ldr	r3, [pc, #52]	; (8006004 <prvTraceSetObjectName+0xb0>)
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	4b0d      	ldr	r3, [pc, #52]	; (8006008 <prvTraceSetObjectName+0xb4>)
 8005fd4:	881b      	ldrh	r3, [r3, #0]
 8005fd6:	3388      	adds	r3, #136	; 0x88
 8005fd8:	4413      	add	r3, r2
 8005fda:	1d18      	adds	r0, r3, #4
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 8005fdc:	4b09      	ldr	r3, [pc, #36]	; (8006004 <prvTraceSetObjectName+0xb0>)
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005fe8:	461a      	mov	r2, r3
 8005fea:	6839      	ldr	r1, [r7, #0]
 8005fec:	f7ff ff8c 	bl	8005f08 <prvStrncpy>
		}
	}
}
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	08008cdc 	.word	0x08008cdc
 8005ffc:	08008d10 	.word	0x08008d10
 8006000:	08008d40 	.word	0x08008d40
 8006004:	20006568 	.word	0x20006568
 8006008:	20006570 	.word	0x20006570
 800600c:	2000647c 	.word	0x2000647c

08006010 <prvTraceOpenSymbol>:

traceString prvTraceOpenSymbol(const char* name, traceString userEventChannel)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b088      	sub	sp, #32
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	807b      	strh	r3, [r7, #2]
	uint16_t result;
	uint8_t len;
	uint8_t crc;
	TRACE_ALLOC_CRITICAL_SECTION();
	
	len = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	72fb      	strb	r3, [r7, #11]
	crc = 0;
 8006020:	2300      	movs	r3, #0
 8006022:	72bb      	strb	r3, [r7, #10]
	
	TRACE_ASSERT(name != NULL, "prvTraceOpenSymbol: name == NULL", (traceString)0);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d104      	bne.n	8006034 <prvTraceOpenSymbol+0x24>
 800602a:	481f      	ldr	r0, [pc, #124]	; (80060a8 <prvTraceOpenSymbol+0x98>)
 800602c:	f000 f840 	bl	80060b0 <prvTraceError>
 8006030:	2300      	movs	r3, #0
 8006032:	e034      	b.n	800609e <prvTraceOpenSymbol+0x8e>

	prvTraceGetChecksum(name, &crc, &len);
 8006034:	f107 020b 	add.w	r2, r7, #11
 8006038:	f107 030a 	add.w	r3, r7, #10
 800603c:	4619      	mov	r1, r3
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fa90 	bl	8006564 <prvTraceGetChecksum>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006044:	f3ef 8310 	mrs	r3, PRIMASK
 8006048:	613b      	str	r3, [r7, #16]
  return(result);
 800604a:	693b      	ldr	r3, [r7, #16]

	trcCRITICAL_SECTION_BEGIN();
 800604c:	61bb      	str	r3, [r7, #24]
 800604e:	2301      	movs	r3, #1
 8006050:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f383 8810 	msr	PRIMASK, r3
 8006058:	4b14      	ldr	r3, [pc, #80]	; (80060ac <prvTraceOpenSymbol+0x9c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3301      	adds	r3, #1
 800605e:	4a13      	ldr	r2, [pc, #76]	; (80060ac <prvTraceOpenSymbol+0x9c>)
 8006060:	6013      	str	r3, [r2, #0]
	result = prvTraceLookupSymbolTableEntry(name, crc, len, userEventChannel);
 8006062:	7ab9      	ldrb	r1, [r7, #10]
 8006064:	7afa      	ldrb	r2, [r7, #11]
 8006066:	887b      	ldrh	r3, [r7, #2]
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f941 	bl	80062f0 <prvTraceLookupSymbolTableEntry>
 800606e:	4603      	mov	r3, r0
 8006070:	83fb      	strh	r3, [r7, #30]
	if (!result)
 8006072:	8bfb      	ldrh	r3, [r7, #30]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d107      	bne.n	8006088 <prvTraceOpenSymbol+0x78>
	{
		result = prvTraceCreateSymbolTableEntry(name, crc, len, userEventChannel);
 8006078:	7ab9      	ldrb	r1, [r7, #10]
 800607a:	7afa      	ldrb	r2, [r7, #11]
 800607c:	887b      	ldrh	r3, [r7, #2]
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f9b2 	bl	80063e8 <prvTraceCreateSymbolTableEntry>
 8006084:	4603      	mov	r3, r0
 8006086:	83fb      	strh	r3, [r7, #30]
	}
	trcCRITICAL_SECTION_END();
 8006088:	4b08      	ldr	r3, [pc, #32]	; (80060ac <prvTraceOpenSymbol+0x9c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3b01      	subs	r3, #1
 800608e:	4a07      	ldr	r2, [pc, #28]	; (80060ac <prvTraceOpenSymbol+0x9c>)
 8006090:	6013      	str	r3, [r2, #0]
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f383 8810 	msr	PRIMASK, r3

	return result;
 800609c:	8bfb      	ldrh	r3, [r7, #30]
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3720      	adds	r7, #32
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	08008d70 	.word	0x08008d70
 80060ac:	20006474 	.word	0x20006474

080060b0 <prvTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., TRC_CFG_NTASK) in trcConfig.h is too small.
 ******************************************************************************/
void prvTraceError(const char* msg)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	/* Stop the recorder */
	vTraceStop();
 80060b8:	f7fe ff20 	bl	8004efc <vTraceStop>
	
	/* If first error only... */
	if (traceErrorMessage == NULL)
 80060bc:	4b0e      	ldr	r3, [pc, #56]	; (80060f8 <prvTraceError+0x48>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d115      	bne.n	80060f0 <prvTraceError+0x40>
	{
		traceErrorMessage = (char*)(intptr_t) msg;
 80060c4:	4a0c      	ldr	r2, [pc, #48]	; (80060f8 <prvTraceError+0x48>)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6013      	str	r3, [r2, #0]
		if (RecorderDataPtr != NULL)
 80060ca:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <prvTraceError+0x4c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00e      	beq.n	80060f0 <prvTraceError+0x40>
		{
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 80060d2:	4b0a      	ldr	r3, [pc, #40]	; (80060fc <prvTraceError+0x4c>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f603 30fc 	addw	r0, r3, #3068	; 0xbfc
 80060da:	4b07      	ldr	r3, [pc, #28]	; (80060f8 <prvTraceError+0x48>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2250      	movs	r2, #80	; 0x50
 80060e0:	4619      	mov	r1, r3
 80060e2:	f7ff ff11 	bl	8005f08 <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 80060e6:	4b05      	ldr	r3, [pc, #20]	; (80060fc <prvTraceError+0x4c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f8c3 2bf4 	str.w	r2, [r3, #3060]	; 0xbf4
		}
	}
}
 80060f0:	bf00      	nop
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	2000647c 	.word	0x2000647c
 80060fc:	20006568 	.word	0x20006568

08006100 <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
	if (RecorderDataPtr->recorderActive == 0)
 8006104:	4b0d      	ldr	r3, [pc, #52]	; (800613c <prvTraceUpdateCounters+0x3c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610a:	2b00      	cmp	r3, #0
 800610c:	d013      	beq.n	8006136 <prvTraceUpdateCounters+0x36>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
 800610e:	4b0b      	ldr	r3, [pc, #44]	; (800613c <prvTraceUpdateCounters+0x3c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	695a      	ldr	r2, [r3, #20]
 8006114:	3201      	adds	r2, #1
 8006116:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8006118:	4b08      	ldr	r3, [pc, #32]	; (800613c <prvTraceUpdateCounters+0x3c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	69da      	ldr	r2, [r3, #28]
 800611e:	3201      	adds	r2, #1
 8006120:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= TRC_CFG_EVENT_BUFFER_SIZE)
 8006122:	4b06      	ldr	r3, [pc, #24]	; (800613c <prvTraceUpdateCounters+0x3c>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	f242 720f 	movw	r2, #9999	; 0x270f
 800612c:	4293      	cmp	r3, r2
 800612e:	d903      	bls.n	8006138 <prvTraceUpdateCounters+0x38>
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
		RecorderDataPtr->nextFreeIndex = 0;
#else
		vTraceStop();
 8006130:	f7fe fee4 	bl	8004efc <vTraceStop>
 8006134:	e000      	b.n	8006138 <prvTraceUpdateCounters+0x38>
		return;
 8006136:	bf00      	nop
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
#endif
}
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	20006568 	.word	0x20006568

08006140 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
 8006140:	b590      	push	{r4, r7, lr}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	4603      	mov	r3, r0
 8006148:	80fb      	strh	r3, [r7, #6]
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
 800614a:	2300      	movs	r3, #0
 800614c:	617b      	str	r3, [r7, #20]
	uint32_t dts = 0;
 800614e:	2300      	movs	r3, #0
 8006150:	613b      	str	r3, [r7, #16]
	uint32_t timestamp = 0;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	2bff      	cmp	r3, #255	; 0xff
 800615a:	d009      	beq.n	8006170 <prvTraceGetDTS+0x30>
 800615c:	88fb      	ldrh	r3, [r7, #6]
 800615e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006162:	4293      	cmp	r3, r2
 8006164:	d004      	beq.n	8006170 <prvTraceGetDTS+0x30>
 8006166:	485a      	ldr	r0, [pc, #360]	; (80062d0 <prvTraceGetDTS+0x190>)
 8006168:	f7ff ffa2 	bl	80060b0 <prvTraceError>
 800616c:	2300      	movs	r3, #0
 800616e:	e0ab      	b.n	80062c8 <prvTraceGetDTS+0x188>

	
	if (RecorderDataPtr->frequency == 0)
 8006170:	4b58      	ldr	r3, [pc, #352]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	2b00      	cmp	r3, #0
 8006178:	d116      	bne.n	80061a8 <prvTraceGetDTS+0x68>
	{	
		if (timestampFrequency != 0)
 800617a:	4b57      	ldr	r3, [pc, #348]	; (80062d8 <prvTraceGetDTS+0x198>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d006      	beq.n	8006190 <prvTraceGetDTS+0x50>
		{
			/* If to override default TRC_HWTC_FREQ_HZ value with value set by vTraceSetFrequency */
			RecorderDataPtr->frequency = timestampFrequency / TRC_HWTC_DIVISOR;
 8006182:	4b54      	ldr	r3, [pc, #336]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a54      	ldr	r2, [pc, #336]	; (80062d8 <prvTraceGetDTS+0x198>)
 8006188:	6812      	ldr	r2, [r2, #0]
 800618a:	0892      	lsrs	r2, r2, #2
 800618c:	625a      	str	r2, [r3, #36]	; 0x24
 800618e:	e00b      	b.n	80061a8 <prvTraceGetDTS+0x68>
		} 
		else if (init_hwtc_count != TRC_HWTC_COUNT)
 8006190:	4b52      	ldr	r3, [pc, #328]	; (80062dc <prvTraceGetDTS+0x19c>)
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	4b52      	ldr	r3, [pc, #328]	; (80062e0 <prvTraceGetDTS+0x1a0>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	429a      	cmp	r2, r3
 800619a:	d005      	beq.n	80061a8 <prvTraceGetDTS+0x68>
			/* If using default value and timer has been started. 
			Note: If the default frequency value set here would be incorrect, e.g.,
			if the timer has actually not been configured yet, override this 
			with vTraceSetFrequency.
			*/
			RecorderDataPtr->frequency = TRC_HWTC_FREQ_HZ / TRC_HWTC_DIVISOR;		
 800619c:	4b4d      	ldr	r3, [pc, #308]	; (80062d4 <prvTraceGetDTS+0x194>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a50      	ldr	r2, [pc, #320]	; (80062e4 <prvTraceGetDTS+0x1a4>)
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	0892      	lsrs	r2, r2, #2
 80061a6:	625a      	str	r2, [r3, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	prvTracePortGetTimeStamp(&timestamp);	
 80061a8:	f107 030c 	add.w	r3, r7, #12
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fa1f 	bl	80065f0 <prvTracePortGetTimeStamp>
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
 80061b2:	68fa      	ldr	r2, [r7, #12]
 80061b4:	4b4c      	ldr	r3, [pc, #304]	; (80062e8 <prvTraceGetDTS+0x1a8>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	613b      	str	r3, [r7, #16]
	old_timestamp = timestamp;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4a4a      	ldr	r2, [pc, #296]	; (80062e8 <prvTraceGetDTS+0x1a8>)
 80061c0:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->frequency > 0)
 80061c2:	4b44      	ldr	r3, [pc, #272]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d043      	beq.n	8006254 <prvTraceGetDTS+0x114>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
 80061cc:	4b41      	ldr	r3, [pc, #260]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d21d      	bcs.n	8006214 <prvTraceGetDTS+0xd4>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 80061d8:	4b3e      	ldr	r3, [pc, #248]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a3d      	ldr	r2, [pc, #244]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061de:	6812      	ldr	r2, [r2, #0]
 80061e0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80061e2:	4a3c      	ldr	r2, [pc, #240]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061e4:	6812      	ldr	r2, [r2, #0]
 80061e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061e8:	6938      	ldr	r0, [r7, #16]
 80061ea:	fbb0 f2f2 	udiv	r2, r0, r2
 80061ee:	440a      	add	r2, r1
 80061f0:	62da      	str	r2, [r3, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 80061f2:	4b38      	ldr	r3, [pc, #224]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061f4:	6819      	ldr	r1, [r3, #0]
 80061f6:	4b37      	ldr	r3, [pc, #220]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80061fc:	4b35      	ldr	r3, [pc, #212]	; (80062d4 <prvTraceGetDTS+0x194>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	fbb3 f4f2 	udiv	r4, r3, r2
 8006208:	fb02 f204 	mul.w	r2, r2, r4
 800620c:	1a9b      	subs	r3, r3, r2
 800620e:	4403      	add	r3, r0
 8006210:	628b      	str	r3, [r1, #40]	; 0x28
 8006212:	e007      	b.n	8006224 <prvTraceGetDTS+0xe4>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
 8006214:	4b2f      	ldr	r3, [pc, #188]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a2e      	ldr	r2, [pc, #184]	; (80062d4 <prvTraceGetDTS+0x194>)
 800621a:	6812      	ldr	r2, [r2, #0]
 800621c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800621e:	693a      	ldr	r2, [r7, #16]
 8006220:	440a      	add	r2, r1
 8006222:	629a      	str	r2, [r3, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8006224:	4b2b      	ldr	r3, [pc, #172]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800622a:	4b2a      	ldr	r3, [pc, #168]	; (80062d4 <prvTraceGetDTS+0x194>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	429a      	cmp	r2, r3
 8006232:	d313      	bcc.n	800625c <prvTraceGetDTS+0x11c>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
 8006234:	4b27      	ldr	r3, [pc, #156]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800623a:	3201      	adds	r2, #1
 800623c:	62da      	str	r2, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 800623e:	4b25      	ldr	r3, [pc, #148]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a24      	ldr	r2, [pc, #144]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006244:	6812      	ldr	r2, [r2, #0]
 8006246:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006248:	4a22      	ldr	r2, [pc, #136]	; (80062d4 <prvTraceGetDTS+0x194>)
 800624a:	6812      	ldr	r2, [r2, #0]
 800624c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800624e:	1a8a      	subs	r2, r1, r2
 8006250:	629a      	str	r2, [r3, #40]	; 0x28
 8006252:	e003      	b.n	800625c <prvTraceGetDTS+0x11c>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
 8006254:	4b1f      	ldr	r3, [pc, #124]	; (80062d4 <prvTraceGetDTS+0x194>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
 800625c:	88fa      	ldrh	r2, [r7, #6]
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	429a      	cmp	r2, r3
 8006262:	d22c      	bcs.n	80062be <prvTraceGetDTS+0x17e>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 8006264:	f7ff fc3e 	bl	8005ae4 <prvTraceNextFreeEventBufferSlot>
 8006268:	6178      	str	r0, [r7, #20]

		if (xts != NULL)
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d026      	beq.n	80062be <prvTraceGetDTS+0x17e>
		{
			if (param_maxDTS == 0xFFFF)
 8006270:	88fb      	ldrh	r3, [r7, #6]
 8006272:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006276:	4293      	cmp	r3, r2
 8006278:	d10b      	bne.n	8006292 <prvTraceGetDTS+0x152>
			{
				xts->type = XTS16;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	22a9      	movs	r2, #169	; 0xa9
 800627e:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	0c1b      	lsrs	r3, r3, #16
 8006284:	b29a      	uxth	r2, r3
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = 0;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2200      	movs	r2, #0
 800628e:	705a      	strb	r2, [r3, #1]
 8006290:	e013      	b.n	80062ba <prvTraceGetDTS+0x17a>
			}
			else if (param_maxDTS == 0xFF)
 8006292:	88fb      	ldrh	r3, [r7, #6]
 8006294:	2bff      	cmp	r3, #255	; 0xff
 8006296:	d10d      	bne.n	80062b4 <prvTraceGetDTS+0x174>
			{
				xts->type = XTS8;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	22a8      	movs	r2, #168	; 0xa8
 800629c:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	0a1b      	lsrs	r3, r3, #8
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	0e1b      	lsrs	r3, r3, #24
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	705a      	strb	r2, [r3, #1]
 80062b2:	e002      	b.n	80062ba <prvTraceGetDTS+0x17a>
			}
			else
			{
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 80062b4:	480d      	ldr	r0, [pc, #52]	; (80062ec <prvTraceGetDTS+0x1ac>)
 80062b6:	f7ff fefb 	bl	80060b0 <prvTraceError>
			}
			prvTraceUpdateCounters();
 80062ba:	f7ff ff21 	bl	8006100 <prvTraceUpdateCounters>
		}
	}

	return (uint16_t)dts & param_maxDTS;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	88fb      	ldrh	r3, [r7, #6]
 80062c4:	4013      	ands	r3, r2
 80062c6:	b29b      	uxth	r3, r3
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	371c      	adds	r7, #28
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd90      	pop	{r4, r7, pc}
 80062d0:	08008da0 	.word	0x08008da0
 80062d4:	20006568 	.word	0x20006568
 80062d8:	20006478 	.word	0x20006478
 80062dc:	e0001004 	.word	0xe0001004
 80062e0:	2001f968 	.word	0x2001f968
 80062e4:	20000044 	.word	0x20000044
 80062e8:	20006574 	.word	0x20006574
 80062ec:	08008de0 	.word	0x08008de0

080062f0 <prvTraceLookupSymbolTableEntry>:
 ******************************************************************************/
traceString prvTraceLookupSymbolTableEntry(const char* name,
										 uint8_t crc6,
										 uint8_t len,
										 traceString chn)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	4608      	mov	r0, r1
 80062fa:	4611      	mov	r1, r2
 80062fc:	461a      	mov	r2, r3
 80062fe:	4603      	mov	r3, r0
 8006300:	70fb      	strb	r3, [r7, #3]
 8006302:	460b      	mov	r3, r1
 8006304:	70bb      	strb	r3, [r7, #2]
 8006306:	4613      	mov	r3, r2
 8006308:	803b      	strh	r3, [r7, #0]
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 800630a:	4b34      	ldr	r3, [pc, #208]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	78fa      	ldrb	r2, [r7, #3]
 8006310:	f502 62b7 	add.w	r2, r2, #1464	; 0x5b8
 8006314:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006318:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceString)0);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d104      	bne.n	800632a <prvTraceLookupSymbolTableEntry+0x3a>
 8006320:	482f      	ldr	r0, [pc, #188]	; (80063e0 <prvTraceLookupSymbolTableEntry+0xf0>)
 8006322:	f7ff fec5 	bl	80060b0 <prvTraceError>
 8006326:	2300      	movs	r3, #0
 8006328:	e053      	b.n	80063d2 <prvTraceLookupSymbolTableEntry+0xe2>
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 800632a:	78bb      	ldrb	r3, [r7, #2]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d14a      	bne.n	80063c6 <prvTraceLookupSymbolTableEntry+0xd6>
 8006330:	482c      	ldr	r0, [pc, #176]	; (80063e4 <prvTraceLookupSymbolTableEntry+0xf4>)
 8006332:	f7ff febd 	bl	80060b0 <prvTraceError>
 8006336:	2300      	movs	r3, #0
 8006338:	e04b      	b.n	80063d2 <prvTraceLookupSymbolTableEntry+0xe2>

	while (i != 0)
	{
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 800633a:	4b28      	ldr	r3, [pc, #160]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	89fb      	ldrh	r3, [r7, #14]
 8006340:	3302      	adds	r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8006348:	461a      	mov	r2, r3
 800634a:	883b      	ldrh	r3, [r7, #0]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	429a      	cmp	r2, r3
 8006350:	d126      	bne.n	80063a0 <prvTraceLookupSymbolTableEntry+0xb0>
		{
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
 8006352:	4b22      	ldr	r3, [pc, #136]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	89fb      	ldrh	r3, [r7, #14]
 8006358:	3303      	adds	r3, #3
 800635a:	4413      	add	r3, r2
 800635c:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8006360:	b29a      	uxth	r2, r3
 8006362:	883b      	ldrh	r3, [r7, #0]
 8006364:	0a1b      	lsrs	r3, r3, #8
 8006366:	b29b      	uxth	r3, r3
 8006368:	429a      	cmp	r2, r3
 800636a:	d119      	bne.n	80063a0 <prvTraceLookupSymbolTableEntry+0xb0>
			{
				if (RecorderDataPtr->SymbolTable.symbytes[i + 4 + len] == '\0')
 800636c:	4b1b      	ldr	r3, [pc, #108]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	89fb      	ldrh	r3, [r7, #14]
 8006372:	1d19      	adds	r1, r3, #4
 8006374:	78bb      	ldrb	r3, [r7, #2]
 8006376:	440b      	add	r3, r1
 8006378:	4413      	add	r3, r2
 800637a:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10e      	bne.n	80063a0 <prvTraceLookupSymbolTableEntry+0xb0>
				{
					if (strncmp((char*)(& RecorderDataPtr->SymbolTable.symbytes[i + 4]), name, len) == 0)
 8006382:	4b16      	ldr	r3, [pc, #88]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	89fb      	ldrh	r3, [r7, #14]
 8006388:	3304      	adds	r3, #4
 800638a:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 800638e:	4413      	add	r3, r2
 8006390:	78ba      	ldrb	r2, [r7, #2]
 8006392:	6879      	ldr	r1, [r7, #4]
 8006394:	4618      	mov	r0, r3
 8006396:	f000 fca7 	bl	8006ce8 <strncmp>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d016      	beq.n	80063ce <prvTraceLookupSymbolTableEntry+0xde>
						break; /* found */
					}
				}
			}
		}
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
 80063a0:	4b0e      	ldr	r3, [pc, #56]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	89fb      	ldrh	r3, [r7, #14]
 80063a6:	4413      	add	r3, r2
 80063a8:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	4b0b      	ldr	r3, [pc, #44]	; (80063dc <prvTraceLookupSymbolTableEntry+0xec>)
 80063b0:	6819      	ldr	r1, [r3, #0]
 80063b2:	89fb      	ldrh	r3, [r7, #14]
 80063b4:	3301      	adds	r3, #1
 80063b6:	440b      	add	r3, r1
 80063b8:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 80063bc:	b29b      	uxth	r3, r3
 80063be:	021b      	lsls	r3, r3, #8
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	4413      	add	r3, r2
 80063c4:	81fb      	strh	r3, [r7, #14]
	while (i != 0)
 80063c6:	89fb      	ldrh	r3, [r7, #14]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1b6      	bne.n	800633a <prvTraceLookupSymbolTableEntry+0x4a>
 80063cc:	e000      	b.n	80063d0 <prvTraceLookupSymbolTableEntry+0xe0>
						break; /* found */
 80063ce:	bf00      	nop
	}
	return i;
 80063d0:	89fb      	ldrh	r3, [r7, #14]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20006568 	.word	0x20006568
 80063e0:	08008e04 	.word	0x08008e04
 80063e4:	08008e40 	.word	0x08008e40

080063e8 <prvTraceCreateSymbolTableEntry>:
 ******************************************************************************/
uint16_t prvTraceCreateSymbolTableEntry(const char* name,
										uint8_t crc6,
										uint8_t len,
										traceString channel)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	4608      	mov	r0, r1
 80063f2:	4611      	mov	r1, r2
 80063f4:	461a      	mov	r2, r3
 80063f6:	4603      	mov	r3, r0
 80063f8:	70fb      	strb	r3, [r7, #3]
 80063fa:	460b      	mov	r3, r1
 80063fc:	70bb      	strb	r3, [r7, #2]
 80063fe:	4613      	mov	r3, r2
 8006400:	803b      	strh	r3, [r7, #0]
	uint16_t ret = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceCreateSymbolTableEntry: name == NULL", 0);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d104      	bne.n	8006416 <prvTraceCreateSymbolTableEntry+0x2e>
 800640c:	4851      	ldr	r0, [pc, #324]	; (8006554 <prvTraceCreateSymbolTableEntry+0x16c>)
 800640e:	f7ff fe4f 	bl	80060b0 <prvTraceError>
 8006412:	2300      	movs	r3, #0
 8006414:	e099      	b.n	800654a <prvTraceCreateSymbolTableEntry+0x162>
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
 8006416:	78bb      	ldrb	r3, [r7, #2]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d104      	bne.n	8006426 <prvTraceCreateSymbolTableEntry+0x3e>
 800641c:	484e      	ldr	r0, [pc, #312]	; (8006558 <prvTraceCreateSymbolTableEntry+0x170>)
 800641e:	f7ff fe47 	bl	80060b0 <prvTraceError>
 8006422:	2300      	movs	r3, #0
 8006424:	e091      	b.n	800654a <prvTraceCreateSymbolTableEntry+0x162>

	if (RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + len + 4 >= TRC_CFG_SYMBOL_TABLE_SIZE)
 8006426:	4b4d      	ldr	r3, [pc, #308]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f8d3 284c 	ldr.w	r2, [r3, #2124]	; 0x84c
 800642e:	78bb      	ldrb	r3, [r7, #2]
 8006430:	4413      	add	r3, r2
 8006432:	3304      	adds	r3, #4
 8006434:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006438:	d305      	bcc.n	8006446 <prvTraceCreateSymbolTableEntry+0x5e>
	{
		prvTraceError("Symbol table full. Increase TRC_CFG_SYMBOL_TABLE_SIZE in trcConfig.h");
 800643a:	4849      	ldr	r0, [pc, #292]	; (8006560 <prvTraceCreateSymbolTableEntry+0x178>)
 800643c:	f7ff fe38 	bl	80060b0 <prvTraceError>
		ret = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	81fb      	strh	r3, [r7, #14]
 8006444:	e080      	b.n	8006548 <prvTraceCreateSymbolTableEntry+0x160>
	}
	else
	{

		RecorderDataPtr->SymbolTable.symbytes
 8006446:	4b45      	ldr	r3, [pc, #276]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006448:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 800644a:	4b44      	ldr	r3, [pc, #272]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);
 8006452:	4942      	ldr	r1, [pc, #264]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006454:	6809      	ldr	r1, [r1, #0]
 8006456:	78f8      	ldrb	r0, [r7, #3]
 8006458:	f500 60b7 	add.w	r0, r0, #1464	; 0x5b8
 800645c:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8006460:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 8006462:	4413      	add	r3, r2
 8006464:	460a      	mov	r2, r1
 8006466:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 800646a:	4b3c      	ldr	r3, [pc, #240]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800646c:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 800646e:	4b3b      	ldr	r3, [pc, #236]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 8006476:	3301      	adds	r3, #1
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
 8006478:	4938      	ldr	r1, [pc, #224]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800647a:	6809      	ldr	r1, [r1, #0]
 800647c:	78f8      	ldrb	r0, [r7, #3]
 800647e:	f500 60b7 	add.w	r0, r0, #1464	; 0x5b8
 8006482:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8006486:	0a09      	lsrs	r1, r1, #8
 8006488:	b289      	uxth	r1, r1
 800648a:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 800648c:	4413      	add	r3, r2
 800648e:	460a      	mov	r2, r1
 8006490:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 8006494:	4b31      	ldr	r3, [pc, #196]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006496:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 8006498:	4b30      	ldr	r3, [pc, #192]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80064a0:	3302      	adds	r3, #2
			(uint8_t)(channel & 0x00FF);
 80064a2:	8839      	ldrh	r1, [r7, #0]
 80064a4:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 80064a6:	4413      	add	r3, r2
 80064a8:	460a      	mov	r2, r1
 80064aa:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 80064ae:	4b2b      	ldr	r3, [pc, #172]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064b0:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80064b2:	4b2a      	ldr	r3, [pc, #168]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80064ba:	3303      	adds	r3, #3
			(uint8_t)(channel / 0x100);
 80064bc:	8839      	ldrh	r1, [r7, #0]
 80064be:	0a09      	lsrs	r1, r1, #8
 80064c0:	b289      	uxth	r1, r1
 80064c2:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80064c4:	4413      	add	r3, r2
 80064c6:	460a      	mov	r2, r1
 80064c8:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		/* set name (bytes 4...4+len-1) */
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 80064cc:	4b23      	ldr	r3, [pc, #140]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064ce:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4]), name, len);
 80064d0:	4b22      	ldr	r3, [pc, #136]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80064d8:	3304      	adds	r3, #4
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 80064da:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 80064de:	4413      	add	r3, r2
 80064e0:	78ba      	ldrb	r2, [r7, #2]
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7ff fd0f 	bl	8005f08 <prvStrncpy>

		/* Set zero termination (at offset 4+len) */
		RecorderDataPtr->SymbolTable.symbytes
 80064ea:	4b1c      	ldr	r3, [pc, #112]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064ec:	681a      	ldr	r2, [r3, #0]
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
 80064ee:	4b1b      	ldr	r3, [pc, #108]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f8d3 184c 	ldr.w	r1, [r3, #2124]	; 0x84c
 80064f6:	78bb      	ldrb	r3, [r7, #2]
 80064f8:	440b      	add	r3, r1
 80064fa:	3304      	adds	r3, #4
 80064fc:	4413      	add	r3, r2
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		/* store index of entry (for return value, and as head of LL[crc6]) */
		RecorderDataPtr->SymbolTable.latestEntryOfChecksum
 8006504:	4b15      	ldr	r3, [pc, #84]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006506:	681b      	ldr	r3, [r3, #0]
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
 8006508:	78fa      	ldrb	r2, [r7, #3]
 800650a:	4914      	ldr	r1, [pc, #80]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800650c:	6809      	ldr	r1, [r1, #0]
 800650e:	f8d1 184c 	ldr.w	r1, [r1, #2124]	; 0x84c
 8006512:	b289      	uxth	r1, r1
 8006514:	f502 62b7 	add.w	r2, r2, #1464	; 0x5b8
 8006518:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (uint32_t) (len + 5);
 800651c:	4b0f      	ldr	r3, [pc, #60]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a0e      	ldr	r2, [pc, #56]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	f8d2 184c 	ldr.w	r1, [r2, #2124]	; 0x84c
 8006528:	78ba      	ldrb	r2, [r7, #2]
 800652a:	440a      	add	r2, r1
 800652c:	3205      	adds	r2, #5
 800652e:	f8c3 284c 	str.w	r2, [r3, #2124]	; 0x84c

		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 8006532:	4b0a      	ldr	r3, [pc, #40]	; (800655c <prvTraceCreateSymbolTableEntry+0x174>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 800653a:	b29a      	uxth	r2, r3
 800653c:	78bb      	ldrb	r3, [r7, #2]
 800653e:	3305      	adds	r3, #5
 8006540:	b2db      	uxtb	r3, r3
 8006542:	b29b      	uxth	r3, r3
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006548:	89fb      	ldrh	r3, [r7, #14]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	08008e78 	.word	0x08008e78
 8006558:	08008eb4 	.word	0x08008eb4
 800655c:	20006568 	.word	0x20006568
 8006560:	08008eec 	.word	0x08008eec

08006564 <prvTraceGetChecksum>:
 *
 * Calculates a simple 6-bit checksum from a string, used to index the string
 * for fast symbol table lookup.
 ******************************************************************************/
void prvTraceGetChecksum(const char *pname, uint8_t* pcrc, uint8_t* plength)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b088      	sub	sp, #32
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
	unsigned char c;
	int length = 1;		/* Should be 1 to account for '\0' */
 8006570:	2301      	movs	r3, #1
 8006572:	61fb      	str	r3, [r7, #28]
	int crc = 0;
 8006574:	2300      	movs	r3, #0
 8006576:	61bb      	str	r3, [r7, #24]

	TRACE_ASSERT(pname != NULL, "prvTraceGetChecksum: pname == NULL", TRC_UNUSED);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d103      	bne.n	8006586 <prvTraceGetChecksum+0x22>
 800657e:	4819      	ldr	r0, [pc, #100]	; (80065e4 <prvTraceGetChecksum+0x80>)
 8006580:	f7ff fd96 	bl	80060b0 <prvTraceError>
 8006584:	e02b      	b.n	80065de <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(pcrc != NULL, "prvTraceGetChecksum: pcrc == NULL", TRC_UNUSED);
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d103      	bne.n	8006594 <prvTraceGetChecksum+0x30>
 800658c:	4816      	ldr	r0, [pc, #88]	; (80065e8 <prvTraceGetChecksum+0x84>)
 800658e:	f7ff fd8f 	bl	80060b0 <prvTraceError>
 8006592:	e024      	b.n	80065de <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(plength != NULL, "prvTraceGetChecksum: plength == NULL", TRC_UNUSED);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d103      	bne.n	80065a2 <prvTraceGetChecksum+0x3e>
 800659a:	4814      	ldr	r0, [pc, #80]	; (80065ec <prvTraceGetChecksum+0x88>)
 800659c:	f7ff fd88 	bl	80060b0 <prvTraceError>
 80065a0:	e01d      	b.n	80065de <prvTraceGetChecksum+0x7a>

	if (pname != (const char *) 0)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00f      	beq.n	80065c8 <prvTraceGetChecksum+0x64>
	{
		for (; (c = (unsigned char) *pname++) != '\0';)
 80065a8:	e006      	b.n	80065b8 <prvTraceGetChecksum+0x54>
		{
			crc += c;
 80065aa:	7dfb      	ldrb	r3, [r7, #23]
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	4413      	add	r3, r2
 80065b0:	61bb      	str	r3, [r7, #24]
			length++;
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	3301      	adds	r3, #1
 80065b6:	61fb      	str	r3, [r7, #28]
		for (; (c = (unsigned char) *pname++) != '\0';)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	60fa      	str	r2, [r7, #12]
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	75fb      	strb	r3, [r7, #23]
 80065c2:	7dfb      	ldrb	r3, [r7, #23]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1f0      	bne.n	80065aa <prvTraceGetChecksum+0x46>
		}
	}
	*pcrc = (uint8_t)(crc & 0x3F);
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	701a      	strb	r2, [r3, #0]
	*plength = (uint8_t)length;
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	701a      	strb	r2, [r3, #0]
}
 80065de:	3720      	adds	r7, #32
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	08008f34 	.word	0x08008f34
 80065e8:	08008f68 	.word	0x08008f68
 80065ec:	08008f98 	.word	0x08008f98

080065f0 <prvTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of prvTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void prvTracePortGetTimeStamp(uint32_t *pTimestamp)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
	static uint32_t last_hwtc_count = 0;
	uint32_t hwtc_count = 0;
 80065f8:	2300      	movs	r3, #0
 80065fa:	617b      	str	r3, [r7, #20]
	static uint32_t last_traceTickCount = 0;
	uint32_t traceTickCount = 0;
#else /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/
	/* Free running timer */
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
 80065fc:	2300      	movs	r3, #0
 80065fe:	613b      	str	r3, [r7, #16]
	uint32_t diff_scaled = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 8006604:	4b1a      	ldr	r3, [pc, #104]	; (8006670 <prvTracePortGetTimeStamp+0x80>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d107      	bne.n	800661c <prvTracePortGetTimeStamp+0x2c>
	{
		if (pTimestamp)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d028      	beq.n	8006664 <prvTracePortGetTimeStamp+0x74>
			*pTimestamp = last_timestamp;
 8006612:	4b18      	ldr	r3, [pc, #96]	; (8006674 <prvTracePortGetTimeStamp+0x84>)
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	601a      	str	r2, [r3, #0]
		return;
 800661a:	e023      	b.n	8006664 <prvTracePortGetTimeStamp+0x74>
	}

	/* Retrieve TRC_HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR)
	/* Get the increasing tick count */
	hwtc_count = TRC_HWTC_COUNT;
 800661c:	4b16      	ldr	r3, [pc, #88]	; (8006678 <prvTracePortGetTimeStamp+0x88>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	617b      	str	r3, [r7, #20]
	/* This part handles free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will incorrectly wrap at (2^32 / TRC_HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * TRC_HWTC_DIVISOR) ticks. */
	
	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that was lost when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8006622:	4b16      	ldr	r3, [pc, #88]	; (800667c <prvTracePortGetTimeStamp+0x8c>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	1ad2      	subs	r2, r2, r3
 800662a:	4b15      	ldr	r3, [pc, #84]	; (8006680 <prvTracePortGetTimeStamp+0x90>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4413      	add	r3, r2
 8006630:	613b      	str	r3, [r7, #16]
	
	/* Scale down the diff */
	diff_scaled = diff / TRC_HWTC_DIVISOR;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	089b      	lsrs	r3, r3, #2
 8006636:	60fb      	str	r3, [r7, #12]
	
	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
	last_hwtc_rest = diff % TRC_HWTC_DIVISOR;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	4a10      	ldr	r2, [pc, #64]	; (8006680 <prvTracePortGetTimeStamp+0x90>)
 8006640:	6013      	str	r3, [r2, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
 8006642:	4b0c      	ldr	r3, [pc, #48]	; (8006674 <prvTracePortGetTimeStamp+0x84>)
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4413      	add	r3, r2
 800664a:	4a0a      	ldr	r2, [pc, #40]	; (8006674 <prvTracePortGetTimeStamp+0x84>)
 800664c:	6013      	str	r3, [r2, #0]
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d003      	beq.n	800665c <prvTracePortGetTimeStamp+0x6c>
		*pTimestamp = last_timestamp;
 8006654:	4b07      	ldr	r3, [pc, #28]	; (8006674 <prvTracePortGetTimeStamp+0x84>)
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	601a      	str	r2, [r3, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
 800665c:	4a07      	ldr	r2, [pc, #28]	; (800667c <prvTracePortGetTimeStamp+0x8c>)
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	6013      	str	r3, [r2, #0]
 8006662:	e000      	b.n	8006666 <prvTracePortGetTimeStamp+0x76>
		return;
 8006664:	bf00      	nop
}
 8006666:	371c      	adds	r7, #28
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	2000646c 	.word	0x2000646c
 8006674:	20006470 	.word	0x20006470
 8006678:	e0001004 	.word	0xe0001004
 800667c:	20006578 	.word	0x20006578
 8006680:	2000657c 	.word	0x2000657c

08006684 <PreSleepProcessing>:
#define COMMANDERR	0XFF

//
//ulExpectedIdleTime
void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800668c:	2100      	movs	r1, #0
 800668e:	2002      	movs	r0, #2
 8006690:	f7fa f87e 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, DISABLE);	
 8006694:	2100      	movs	r1, #0
 8006696:	2004      	movs	r0, #4
 8006698:	f7fa f87a 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, DISABLE);	
 800669c:	2100      	movs	r1, #0
 800669e:	2008      	movs	r0, #8
 80066a0:	f7fa f876 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, DISABLE);	
 80066a4:	2100      	movs	r1, #0
 80066a6:	2010      	movs	r0, #16
 80066a8:	f7fa f872 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, DISABLE);	
 80066ac:	2100      	movs	r1, #0
 80066ae:	2020      	movs	r0, #32
 80066b0:	f7fa f86e 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, DISABLE);	
 80066b4:	2100      	movs	r1, #0
 80066b6:	2040      	movs	r0, #64	; 0x40
 80066b8:	f7fa f86a 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, DISABLE);	  
 80066bc:	2100      	movs	r1, #0
 80066be:	2080      	movs	r0, #128	; 0x80
 80066c0:	f7fa f866 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 80066c4:	bf00      	nop
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <PostSleepProcessing>:

//
//ulExpectedIdleTime
void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80066d4:	2101      	movs	r1, #1
 80066d6:	2002      	movs	r0, #2
 80066d8:	f7fa f85a 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);	
 80066dc:	2101      	movs	r1, #1
 80066de:	2004      	movs	r0, #4
 80066e0:	f7fa f856 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);	
 80066e4:	2101      	movs	r1, #1
 80066e6:	2008      	movs	r0, #8
 80066e8:	f7fa f852 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);	
 80066ec:	2101      	movs	r1, #1
 80066ee:	2010      	movs	r0, #16
 80066f0:	f7fa f84e 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	
 80066f4:	2101      	movs	r1, #1
 80066f6:	2020      	movs	r0, #32
 80066f8:	f7fa f84a 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);	
 80066fc:	2101      	movs	r1, #1
 80066fe:	2040      	movs	r0, #64	; 0x40
 8006700:	f7fa f846 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);	              
 8006704:	2101      	movs	r1, #1
 8006706:	2080      	movs	r0, #128	; 0x80
 8006708:	f7fa f842 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 800670c:	bf00      	nop
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <LowerToCap>:

//
//str:
//len
void LowerToCap(u8 *str,u8 len)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	70fb      	strb	r3, [r7, #3]
	u8 i;
	for(i=0;i<len;i++)
 8006720:	2300      	movs	r3, #0
 8006722:	73fb      	strb	r3, [r7, #15]
 8006724:	e018      	b.n	8006758 <LowerToCap+0x44>
	{
		if((96<str[i])&&(str[i]<123))	//
 8006726:	7bfb      	ldrb	r3, [r7, #15]
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	4413      	add	r3, r2
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	2b60      	cmp	r3, #96	; 0x60
 8006730:	d90f      	bls.n	8006752 <LowerToCap+0x3e>
 8006732:	7bfb      	ldrb	r3, [r7, #15]
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	4413      	add	r3, r2
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b7a      	cmp	r3, #122	; 0x7a
 800673c:	d809      	bhi.n	8006752 <LowerToCap+0x3e>
		str[i]=str[i]-32;				//
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	4413      	add	r3, r2
 8006744:	7bfa      	ldrb	r2, [r7, #15]
 8006746:	6879      	ldr	r1, [r7, #4]
 8006748:	440a      	add	r2, r1
 800674a:	7812      	ldrb	r2, [r2, #0]
 800674c:	3a20      	subs	r2, #32
 800674e:	b2d2      	uxtb	r2, r2
 8006750:	701a      	strb	r2, [r3, #0]
	for(i=0;i<len;i++)
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	3301      	adds	r3, #1
 8006756:	73fb      	strb	r3, [r7, #15]
 8006758:	7bfa      	ldrb	r2, [r7, #15]
 800675a:	78fb      	ldrb	r3, [r7, #3]
 800675c:	429a      	cmp	r2, r3
 800675e:	d3e2      	bcc.n	8006726 <LowerToCap+0x12>
	}
}
 8006760:	bf00      	nop
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <CommandProcess>:

//
//str
//: 0XFF
u8 CommandProcess(u8 *str)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	u8 CommandValue=COMMANDERR;
 8006774:	23ff      	movs	r3, #255	; 0xff
 8006776:	73fb      	strb	r3, [r7, #15]
	if(strcmp((char*)str,"LED1ON")==0) CommandValue=LED1ON;
 8006778:	4915      	ldr	r1, [pc, #84]	; (80067d0 <CommandProcess+0x64>)
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7f9 fd28 	bl	80001d0 <strcmp>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d102      	bne.n	800678c <CommandProcess+0x20>
 8006786:	2301      	movs	r3, #1
 8006788:	73fb      	strb	r3, [r7, #15]
 800678a:	e01c      	b.n	80067c6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"LED1OFF")==0) CommandValue=LED1OFF;
 800678c:	4911      	ldr	r1, [pc, #68]	; (80067d4 <CommandProcess+0x68>)
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7f9 fd1e 	bl	80001d0 <strcmp>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d102      	bne.n	80067a0 <CommandProcess+0x34>
 800679a:	2302      	movs	r3, #2
 800679c:	73fb      	strb	r3, [r7, #15]
 800679e:	e012      	b.n	80067c6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPON")==0) CommandValue=BEEPON;
 80067a0:	490d      	ldr	r1, [pc, #52]	; (80067d8 <CommandProcess+0x6c>)
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7f9 fd14 	bl	80001d0 <strcmp>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d102      	bne.n	80067b4 <CommandProcess+0x48>
 80067ae:	2303      	movs	r3, #3
 80067b0:	73fb      	strb	r3, [r7, #15]
 80067b2:	e008      	b.n	80067c6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPOFF")==0) CommandValue=BEEPOFF;
 80067b4:	4909      	ldr	r1, [pc, #36]	; (80067dc <CommandProcess+0x70>)
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7f9 fd0a 	bl	80001d0 <strcmp>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <CommandProcess+0x5a>
 80067c2:	2304      	movs	r3, #4
 80067c4:	73fb      	strb	r3, [r7, #15]
	return CommandValue;
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	08009024 	.word	0x08009024
 80067d4:	0800902c 	.word	0x0800902c
 80067d8:	08009034 	.word	0x08009034
 80067dc:	0800903c 	.word	0x0800903c

080067e0 <main>:

int main(void)
{ 
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af02      	add	r7, sp, #8
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);//4
 80067e6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80067ea:	f7f9 fd77 	bl	80002dc <NVIC_PriorityGroupConfig>
	delay_init(168);					//
 80067ee:	20a8      	movs	r0, #168	; 0xa8
 80067f0:	f7fe f910 	bl	8004a14 <delay_init>
	uart_init(115200);     				//
 80067f4:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80067f8:	f7fe f992 	bl	8004b20 <uart_init>
	LED_Init();		        			//LED
 80067fc:	f7fd fee2 	bl	80045c4 <LED_Init>
	KEY_Init();							//
 8006800:	f7fd feba 	bl	8004578 <KEY_Init>
	BEEP_Init();						//
 8006804:	f7fd fe62 	bl	80044cc <BEEP_Init>
	my_mem_init(SRAMIN);            	//
 8006808:	2000      	movs	r0, #0
 800680a:	f7fd ff7b 	bl	8004704 <my_mem_init>
    
	//
    xTaskCreate((TaskFunction_t )start_task,            //
 800680e:	4b08      	ldr	r3, [pc, #32]	; (8006830 <main+0x50>)
 8006810:	9301      	str	r3, [sp, #4]
 8006812:	2301      	movs	r3, #1
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	2300      	movs	r3, #0
 8006818:	f44f 7280 	mov.w	r2, #256	; 0x100
 800681c:	4905      	ldr	r1, [pc, #20]	; (8006834 <main+0x54>)
 800681e:	4806      	ldr	r0, [pc, #24]	; (8006838 <main+0x58>)
 8006820:	f7fc f872 	bl	8002908 <xTaskCreate>
                (const char*    )"start_task",          //
                (uint16_t       )START_STK_SIZE,        //
                (void*          )NULL,                  //
                (UBaseType_t    )START_TASK_PRIO,       //
                (TaskHandle_t*  )&StartTask_Handler);   //              
    vTaskStartScheduler();          //
 8006824:	f7fc fbb4 	bl	8002f90 <vTaskStartScheduler>
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	2001f96c 	.word	0x2001f96c
 8006834:	08009044 	.word	0x08009044
 8006838:	0800683d 	.word	0x0800683d

0800683c <start_task>:

//
void start_task(void *pvParameters)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af02      	add	r7, sp, #8
 8006842:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();           //
 8006844:	f7fa fc30 	bl	80010a8 <vPortEnterCritical>
	
	//
	BinarySemaphore=xSemaphoreCreateBinary();	
 8006848:	2203      	movs	r2, #3
 800684a:	2100      	movs	r1, #0
 800684c:	2001      	movs	r0, #1
 800684e:	f7fb f859 	bl	8001904 <xQueueGenericCreate>
 8006852:	4602      	mov	r2, r0
 8006854:	4b11      	ldr	r3, [pc, #68]	; (800689c <start_task+0x60>)
 8006856:	601a      	str	r2, [r3, #0]
    //TASK1
    xTaskCreate((TaskFunction_t )task1_task,             
 8006858:	4b11      	ldr	r3, [pc, #68]	; (80068a0 <start_task+0x64>)
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	2302      	movs	r3, #2
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	2300      	movs	r3, #0
 8006862:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006866:	490f      	ldr	r1, [pc, #60]	; (80068a4 <start_task+0x68>)
 8006868:	480f      	ldr	r0, [pc, #60]	; (80068a8 <start_task+0x6c>)
 800686a:	f7fc f84d 	bl	8002908 <xTaskCreate>
                (uint16_t       )TASK1_STK_SIZE,        
                (void*          )NULL,                  
                (UBaseType_t    )TASK1_TASK_PRIO,        
                (TaskHandle_t*  )&Task1Task_Handler);   
    //TASK2
    xTaskCreate((TaskFunction_t )DataProcess_task,     
 800686e:	4b0f      	ldr	r3, [pc, #60]	; (80068ac <start_task+0x70>)
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	2303      	movs	r3, #3
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	2300      	movs	r3, #0
 8006878:	f44f 7280 	mov.w	r2, #256	; 0x100
 800687c:	490c      	ldr	r1, [pc, #48]	; (80068b0 <start_task+0x74>)
 800687e:	480d      	ldr	r0, [pc, #52]	; (80068b4 <start_task+0x78>)
 8006880:	f7fc f842 	bl	8002908 <xTaskCreate>
                (const char*    )"keyprocess_task",   
                (uint16_t       )DATAPROCESS_STK_SIZE,
                (void*          )NULL,
                (UBaseType_t    )DATAPROCESS_TASK_PRIO,
                (TaskHandle_t*  )&DataProcess_Handler); 
    vTaskDelete(StartTask_Handler); //
 8006884:	4b0c      	ldr	r3, [pc, #48]	; (80068b8 <start_task+0x7c>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4618      	mov	r0, r3
 800688a:	f7fc f9a9 	bl	8002be0 <vTaskDelete>
    taskEXIT_CRITICAL();            //
 800688e:	f7fa fc37 	bl	8001100 <vPortExitCritical>
}
 8006892:	bf00      	nop
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	2001f974 	.word	0x2001f974
 80068a0:	2001f978 	.word	0x2001f978
 80068a4:	08009050 	.word	0x08009050
 80068a8:	080068bd 	.word	0x080068bd
 80068ac:	2001f970 	.word	0x2001f970
 80068b0:	0800905c 	.word	0x0800905c
 80068b4:	080068e5 	.word	0x080068e5
 80068b8:	2001f96c 	.word	0x2001f96c

080068bc <task1_task>:

//task1
void task1_task(void *pvParameters)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		LED0=!LED0;
 80068c4:	4a06      	ldr	r2, [pc, #24]	; (80068e0 <task1_task+0x24>)
 80068c6:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <task1_task+0x24>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	bf0c      	ite	eq
 80068ce:	2301      	moveq	r3, #1
 80068d0:	2300      	movne	r3, #0
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	6013      	str	r3, [r2, #0]
        vTaskDelay(500);             	//500ms500	
 80068d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80068da:	f7fc fa55 	bl	8002d88 <vTaskDelay>
		LED0=!LED0;
 80068de:	e7f1      	b.n	80068c4 <task1_task+0x8>
 80068e0:	424282a4 	.word	0x424282a4

080068e4 <DataProcess_task>:
	}
}

//DataProcess_task
void DataProcess_task(void *pvParameters)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
	u8 len=0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	75fb      	strb	r3, [r7, #23]
	u8 CommandValue=COMMANDERR;
 80068f0:	23ff      	movs	r3, #255	; 0xff
 80068f2:	75bb      	strb	r3, [r7, #22]
	BaseType_t err=pdFALSE;
 80068f4:	2300      	movs	r3, #0
 80068f6:	613b      	str	r3, [r7, #16]
	
	u8 *CommandStr;
	while(1)
	{
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 80068f8:	4b30      	ldr	r3, [pc, #192]	; (80069bc <DataProcess_task+0xd8>)
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	2300      	movs	r3, #0
 80068fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006902:	2100      	movs	r1, #0
 8006904:	f7fb fbfc 	bl	8002100 <xQueueGenericReceive>
 8006908:	6138      	str	r0, [r7, #16]
		if(err==pdTRUE)										//
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d1f3      	bne.n	80068f8 <DataProcess_task+0x14>
		{
			len=USART_RX_STA&0x3fff;						//
 8006910:	4b2b      	ldr	r3, [pc, #172]	; (80069c0 <DataProcess_task+0xdc>)
 8006912:	881b      	ldrh	r3, [r3, #0]
 8006914:	75fb      	strb	r3, [r7, #23]
			CommandStr=mymalloc(SRAMIN,len+1);				//
 8006916:	7dfb      	ldrb	r3, [r7, #23]
 8006918:	3301      	adds	r3, #1
 800691a:	4619      	mov	r1, r3
 800691c:	2000      	movs	r0, #0
 800691e:	f7fe f84d 	bl	80049bc <mymalloc>
 8006922:	60f8      	str	r0, [r7, #12]
			sprintf((char*)CommandStr,"%s",USART_RX_BUF);
 8006924:	4927      	ldr	r1, [pc, #156]	; (80069c4 <DataProcess_task+0xe0>)
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f000 f9d6 	bl	8006cd8 <strcpy>
			CommandStr[len]='\0';							//
 800692c:	7dfb      	ldrb	r3, [r7, #23]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	4413      	add	r3, r2
 8006932:	2200      	movs	r2, #0
 8006934:	701a      	strb	r2, [r3, #0]
			LowerToCap(CommandStr,len);						//		
 8006936:	7dfb      	ldrb	r3, [r7, #23]
 8006938:	4619      	mov	r1, r3
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f7ff feea 	bl	8006714 <LowerToCap>
			CommandValue=CommandProcess(CommandStr);		//
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f7ff ff13 	bl	800676c <CommandProcess>
 8006946:	4603      	mov	r3, r0
 8006948:	75bb      	strb	r3, [r7, #22]
			if(CommandValue!=COMMANDERR)
 800694a:	7dbb      	ldrb	r3, [r7, #22]
 800694c:	2bff      	cmp	r3, #255	; 0xff
 800694e:	d024      	beq.n	800699a <DataProcess_task+0xb6>
			{
				printf(":%s\r\n",CommandStr);
 8006950:	68f9      	ldr	r1, [r7, #12]
 8006952:	481d      	ldr	r0, [pc, #116]	; (80069c8 <DataProcess_task+0xe4>)
 8006954:	f000 f944 	bl	8006be0 <iprintf>
				switch(CommandValue)						//
 8006958:	7dbb      	ldrb	r3, [r7, #22]
 800695a:	3b01      	subs	r3, #1
 800695c:	2b03      	cmp	r3, #3
 800695e:	d81f      	bhi.n	80069a0 <DataProcess_task+0xbc>
 8006960:	a201      	add	r2, pc, #4	; (adr r2, 8006968 <DataProcess_task+0x84>)
 8006962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006966:	bf00      	nop
 8006968:	08006979 	.word	0x08006979
 800696c:	08006981 	.word	0x08006981
 8006970:	08006989 	.word	0x08006989
 8006974:	08006991 	.word	0x08006991
				{
					case LED1ON: 
						LED1=0;
 8006978:	4b14      	ldr	r3, [pc, #80]	; (80069cc <DataProcess_task+0xe8>)
 800697a:	2200      	movs	r2, #0
 800697c:	601a      	str	r2, [r3, #0]
						break;
 800697e:	e00f      	b.n	80069a0 <DataProcess_task+0xbc>
					case LED1OFF:
						LED1=1;
 8006980:	4b12      	ldr	r3, [pc, #72]	; (80069cc <DataProcess_task+0xe8>)
 8006982:	2201      	movs	r2, #1
 8006984:	601a      	str	r2, [r3, #0]
						break;
 8006986:	e00b      	b.n	80069a0 <DataProcess_task+0xbc>
					case BEEPON:
						BEEP=1;
 8006988:	4b11      	ldr	r3, [pc, #68]	; (80069d0 <DataProcess_task+0xec>)
 800698a:	2201      	movs	r2, #1
 800698c:	601a      	str	r2, [r3, #0]
						break;
 800698e:	e007      	b.n	80069a0 <DataProcess_task+0xbc>
					case BEEPOFF:
						BEEP=0;
 8006990:	4b0f      	ldr	r3, [pc, #60]	; (80069d0 <DataProcess_task+0xec>)
 8006992:	2200      	movs	r2, #0
 8006994:	601a      	str	r2, [r3, #0]
						break;
 8006996:	bf00      	nop
 8006998:	e002      	b.n	80069a0 <DataProcess_task+0xbc>
				}
			}
			else
			{
				printf("!!\r\n");
 800699a:	480e      	ldr	r0, [pc, #56]	; (80069d4 <DataProcess_task+0xf0>)
 800699c:	f000 f994 	bl	8006cc8 <puts>
			}
			USART_RX_STA=0;
 80069a0:	4b07      	ldr	r3, [pc, #28]	; (80069c0 <DataProcess_task+0xdc>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	801a      	strh	r2, [r3, #0]
			memset(USART_RX_BUF,0,USART_REC_LEN);			//
 80069a6:	22c8      	movs	r2, #200	; 0xc8
 80069a8:	2100      	movs	r1, #0
 80069aa:	4806      	ldr	r0, [pc, #24]	; (80069c4 <DataProcess_task+0xe0>)
 80069ac:	f000 f90f 	bl	8006bce <memset>
			myfree(SRAMIN,CommandStr);						//
 80069b0:	68f9      	ldr	r1, [r7, #12]
 80069b2:	2000      	movs	r0, #0
 80069b4:	f7fd ffe4 	bl	8004980 <myfree>
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 80069b8:	e79e      	b.n	80068f8 <DataProcess_task+0x14>
 80069ba:	bf00      	nop
 80069bc:	2001f974 	.word	0x2001f974
 80069c0:	20006460 	.word	0x20006460
 80069c4:	20014f98 	.word	0x20014f98
 80069c8:	0800906c 	.word	0x0800906c
 80069cc:	424282a8 	.word	0x424282a8
 80069d0:	424282a0 	.word	0x424282a0
 80069d4:	08009078 	.word	0x08009078

080069d8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80069d8:	b480      	push	{r7}
 80069da:	af00      	add	r7, sp, #0
}
 80069dc:	bf00      	nop
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80069e6:	b480      	push	{r7}
 80069e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80069ea:	e7fe      	b.n	80069ea <HardFault_Handler+0x4>

080069ec <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80069ec:	b480      	push	{r7}
 80069ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80069f0:	e7fe      	b.n	80069f0 <MemManage_Handler+0x4>

080069f2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80069f2:	b480      	push	{r7}
 80069f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80069f6:	e7fe      	b.n	80069f6 <BusFault_Handler+0x4>

080069f8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80069fc:	e7fe      	b.n	80069fc <UsageFault_Handler+0x4>

080069fe <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80069fe:	b480      	push	{r7}
 8006a00:	af00      	add	r7, sp, #0
}
 8006a02:	bf00      	nop
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a10:	4a16      	ldr	r2, [pc, #88]	; (8006a6c <SystemInit+0x60>)
 8006a12:	4b16      	ldr	r3, [pc, #88]	; (8006a6c <SystemInit+0x60>)
 8006a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006a20:	4a13      	ldr	r2, [pc, #76]	; (8006a70 <SystemInit+0x64>)
 8006a22:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <SystemInit+0x64>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f043 0301 	orr.w	r3, r3, #1
 8006a2a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006a2c:	4b10      	ldr	r3, [pc, #64]	; (8006a70 <SystemInit+0x64>)
 8006a2e:	2200      	movs	r2, #0
 8006a30:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006a32:	4a0f      	ldr	r2, [pc, #60]	; (8006a70 <SystemInit+0x64>)
 8006a34:	4b0e      	ldr	r3, [pc, #56]	; (8006a70 <SystemInit+0x64>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006a3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a40:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006a42:	4b0b      	ldr	r3, [pc, #44]	; (8006a70 <SystemInit+0x64>)
 8006a44:	4a0b      	ldr	r2, [pc, #44]	; (8006a74 <SystemInit+0x68>)
 8006a46:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006a48:	4a09      	ldr	r2, [pc, #36]	; (8006a70 <SystemInit+0x64>)
 8006a4a:	4b09      	ldr	r3, [pc, #36]	; (8006a70 <SystemInit+0x64>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006a54:	4b06      	ldr	r3, [pc, #24]	; (8006a70 <SystemInit+0x64>)
 8006a56:	2200      	movs	r2, #0
 8006a58:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8006a5a:	f000 f80d 	bl	8006a78 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a5e:	4b03      	ldr	r3, [pc, #12]	; (8006a6c <SystemInit+0x60>)
 8006a60:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a64:	609a      	str	r2, [r3, #8]
#endif
}
 8006a66:	bf00      	nop
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	e000ed00 	.word	0xe000ed00
 8006a70:	40023800 	.word	0x40023800
 8006a74:	24003010 	.word	0x24003010

08006a78 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	607b      	str	r3, [r7, #4]
 8006a82:	2300      	movs	r3, #0
 8006a84:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8006a86:	4a36      	ldr	r2, [pc, #216]	; (8006b60 <SetSysClock+0xe8>)
 8006a88:	4b35      	ldr	r3, [pc, #212]	; (8006b60 <SetSysClock+0xe8>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a90:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8006a92:	4b33      	ldr	r3, [pc, #204]	; (8006b60 <SetSysClock+0xe8>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a9a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d103      	bne.n	8006ab0 <SetSysClock+0x38>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8006aae:	d1f0      	bne.n	8006a92 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006ab0:	4b2b      	ldr	r3, [pc, #172]	; (8006b60 <SetSysClock+0xe8>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d002      	beq.n	8006ac2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006abc:	2301      	movs	r3, #1
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	e001      	b.n	8006ac6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d142      	bne.n	8006b52 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006acc:	4a24      	ldr	r2, [pc, #144]	; (8006b60 <SetSysClock+0xe8>)
 8006ace:	4b24      	ldr	r3, [pc, #144]	; (8006b60 <SetSysClock+0xe8>)
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ad6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8006ad8:	4a22      	ldr	r2, [pc, #136]	; (8006b64 <SetSysClock+0xec>)
 8006ada:	4b22      	ldr	r3, [pc, #136]	; (8006b64 <SetSysClock+0xec>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ae2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006ae4:	4a1e      	ldr	r2, [pc, #120]	; (8006b60 <SetSysClock+0xe8>)
 8006ae6:	4b1e      	ldr	r3, [pc, #120]	; (8006b60 <SetSysClock+0xe8>)
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006aec:	4a1c      	ldr	r2, [pc, #112]	; (8006b60 <SetSysClock+0xe8>)
 8006aee:	4b1c      	ldr	r3, [pc, #112]	; (8006b60 <SetSysClock+0xe8>)
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006af6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006af8:	4a19      	ldr	r2, [pc, #100]	; (8006b60 <SetSysClock+0xe8>)
 8006afa:	4b19      	ldr	r3, [pc, #100]	; (8006b60 <SetSysClock+0xe8>)
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8006b02:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006b04:	4b16      	ldr	r3, [pc, #88]	; (8006b60 <SetSysClock+0xe8>)
 8006b06:	4a18      	ldr	r2, [pc, #96]	; (8006b68 <SetSysClock+0xf0>)
 8006b08:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006b0a:	4a15      	ldr	r2, [pc, #84]	; (8006b60 <SetSysClock+0xe8>)
 8006b0c:	4b14      	ldr	r3, [pc, #80]	; (8006b60 <SetSysClock+0xe8>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b14:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8006b16:	bf00      	nop
 8006b18:	4b11      	ldr	r3, [pc, #68]	; (8006b60 <SetSysClock+0xe8>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d0f9      	beq.n	8006b18 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8006b24:	4b11      	ldr	r3, [pc, #68]	; (8006b6c <SetSysClock+0xf4>)
 8006b26:	f240 7205 	movw	r2, #1797	; 0x705
 8006b2a:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8006b2c:	4a0c      	ldr	r2, [pc, #48]	; (8006b60 <SetSysClock+0xe8>)
 8006b2e:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <SetSysClock+0xe8>)
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f023 0303 	bic.w	r3, r3, #3
 8006b36:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8006b38:	4a09      	ldr	r2, [pc, #36]	; (8006b60 <SetSysClock+0xe8>)
 8006b3a:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <SetSysClock+0xe8>)
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f043 0302 	orr.w	r3, r3, #2
 8006b42:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8006b44:	bf00      	nop
 8006b46:	4b06      	ldr	r3, [pc, #24]	; (8006b60 <SetSysClock+0xe8>)
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f003 030c 	and.w	r3, r3, #12
 8006b4e:	2b08      	cmp	r3, #8
 8006b50:	d1f9      	bne.n	8006b46 <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */  
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	40023800 	.word	0x40023800
 8006b64:	40007000 	.word	0x40007000
 8006b68:	07405408 	.word	0x07405408
 8006b6c:	40023c00 	.word	0x40023c00

08006b70 <__libc_init_array>:
 8006b70:	b570      	push	{r4, r5, r6, lr}
 8006b72:	4e0d      	ldr	r6, [pc, #52]	; (8006ba8 <__libc_init_array+0x38>)
 8006b74:	4c0d      	ldr	r4, [pc, #52]	; (8006bac <__libc_init_array+0x3c>)
 8006b76:	1ba4      	subs	r4, r4, r6
 8006b78:	10a4      	asrs	r4, r4, #2
 8006b7a:	2500      	movs	r5, #0
 8006b7c:	42a5      	cmp	r5, r4
 8006b7e:	d109      	bne.n	8006b94 <__libc_init_array+0x24>
 8006b80:	4e0b      	ldr	r6, [pc, #44]	; (8006bb0 <__libc_init_array+0x40>)
 8006b82:	4c0c      	ldr	r4, [pc, #48]	; (8006bb4 <__libc_init_array+0x44>)
 8006b84:	f000 ffe0 	bl	8007b48 <_init>
 8006b88:	1ba4      	subs	r4, r4, r6
 8006b8a:	10a4      	asrs	r4, r4, #2
 8006b8c:	2500      	movs	r5, #0
 8006b8e:	42a5      	cmp	r5, r4
 8006b90:	d105      	bne.n	8006b9e <__libc_init_array+0x2e>
 8006b92:	bd70      	pop	{r4, r5, r6, pc}
 8006b94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b98:	4798      	blx	r3
 8006b9a:	3501      	adds	r5, #1
 8006b9c:	e7ee      	b.n	8006b7c <__libc_init_array+0xc>
 8006b9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ba2:	4798      	blx	r3
 8006ba4:	3501      	adds	r5, #1
 8006ba6:	e7f2      	b.n	8006b8e <__libc_init_array+0x1e>
 8006ba8:	08009150 	.word	0x08009150
 8006bac:	08009150 	.word	0x08009150
 8006bb0:	08009150 	.word	0x08009150
 8006bb4:	08009154 	.word	0x08009154

08006bb8 <memcpy>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	1e43      	subs	r3, r0, #1
 8006bbc:	440a      	add	r2, r1
 8006bbe:	4291      	cmp	r1, r2
 8006bc0:	d100      	bne.n	8006bc4 <memcpy+0xc>
 8006bc2:	bd10      	pop	{r4, pc}
 8006bc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bcc:	e7f7      	b.n	8006bbe <memcpy+0x6>

08006bce <memset>:
 8006bce:	4402      	add	r2, r0
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d100      	bne.n	8006bd8 <memset+0xa>
 8006bd6:	4770      	bx	lr
 8006bd8:	f803 1b01 	strb.w	r1, [r3], #1
 8006bdc:	e7f9      	b.n	8006bd2 <memset+0x4>
	...

08006be0 <iprintf>:
 8006be0:	b40f      	push	{r0, r1, r2, r3}
 8006be2:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <iprintf+0x2c>)
 8006be4:	b513      	push	{r0, r1, r4, lr}
 8006be6:	681c      	ldr	r4, [r3, #0]
 8006be8:	b124      	cbz	r4, 8006bf4 <iprintf+0x14>
 8006bea:	69a3      	ldr	r3, [r4, #24]
 8006bec:	b913      	cbnz	r3, 8006bf4 <iprintf+0x14>
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f000 fa3e 	bl	8007070 <__sinit>
 8006bf4:	ab05      	add	r3, sp, #20
 8006bf6:	9a04      	ldr	r2, [sp, #16]
 8006bf8:	68a1      	ldr	r1, [r4, #8]
 8006bfa:	9301      	str	r3, [sp, #4]
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f000 fbfb 	bl	80073f8 <_vfiprintf_r>
 8006c02:	b002      	add	sp, #8
 8006c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c08:	b004      	add	sp, #16
 8006c0a:	4770      	bx	lr
 8006c0c:	20000048 	.word	0x20000048

08006c10 <_puts_r>:
 8006c10:	b570      	push	{r4, r5, r6, lr}
 8006c12:	460e      	mov	r6, r1
 8006c14:	4605      	mov	r5, r0
 8006c16:	b118      	cbz	r0, 8006c20 <_puts_r+0x10>
 8006c18:	6983      	ldr	r3, [r0, #24]
 8006c1a:	b90b      	cbnz	r3, 8006c20 <_puts_r+0x10>
 8006c1c:	f000 fa28 	bl	8007070 <__sinit>
 8006c20:	69ab      	ldr	r3, [r5, #24]
 8006c22:	68ac      	ldr	r4, [r5, #8]
 8006c24:	b913      	cbnz	r3, 8006c2c <_puts_r+0x1c>
 8006c26:	4628      	mov	r0, r5
 8006c28:	f000 fa22 	bl	8007070 <__sinit>
 8006c2c:	4b23      	ldr	r3, [pc, #140]	; (8006cbc <_puts_r+0xac>)
 8006c2e:	429c      	cmp	r4, r3
 8006c30:	d117      	bne.n	8006c62 <_puts_r+0x52>
 8006c32:	686c      	ldr	r4, [r5, #4]
 8006c34:	89a3      	ldrh	r3, [r4, #12]
 8006c36:	071b      	lsls	r3, r3, #28
 8006c38:	d51d      	bpl.n	8006c76 <_puts_r+0x66>
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	b1db      	cbz	r3, 8006c76 <_puts_r+0x66>
 8006c3e:	3e01      	subs	r6, #1
 8006c40:	68a3      	ldr	r3, [r4, #8]
 8006c42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c46:	3b01      	subs	r3, #1
 8006c48:	60a3      	str	r3, [r4, #8]
 8006c4a:	b9e9      	cbnz	r1, 8006c88 <_puts_r+0x78>
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	da2e      	bge.n	8006cae <_puts_r+0x9e>
 8006c50:	4622      	mov	r2, r4
 8006c52:	210a      	movs	r1, #10
 8006c54:	4628      	mov	r0, r5
 8006c56:	f000 f859 	bl	8006d0c <__swbuf_r>
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d011      	beq.n	8006c82 <_puts_r+0x72>
 8006c5e:	200a      	movs	r0, #10
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	4b17      	ldr	r3, [pc, #92]	; (8006cc0 <_puts_r+0xb0>)
 8006c64:	429c      	cmp	r4, r3
 8006c66:	d101      	bne.n	8006c6c <_puts_r+0x5c>
 8006c68:	68ac      	ldr	r4, [r5, #8]
 8006c6a:	e7e3      	b.n	8006c34 <_puts_r+0x24>
 8006c6c:	4b15      	ldr	r3, [pc, #84]	; (8006cc4 <_puts_r+0xb4>)
 8006c6e:	429c      	cmp	r4, r3
 8006c70:	bf08      	it	eq
 8006c72:	68ec      	ldreq	r4, [r5, #12]
 8006c74:	e7de      	b.n	8006c34 <_puts_r+0x24>
 8006c76:	4621      	mov	r1, r4
 8006c78:	4628      	mov	r0, r5
 8006c7a:	f000 f899 	bl	8006db0 <__swsetup_r>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	d0dd      	beq.n	8006c3e <_puts_r+0x2e>
 8006c82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	da04      	bge.n	8006c96 <_puts_r+0x86>
 8006c8c:	69a2      	ldr	r2, [r4, #24]
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	db06      	blt.n	8006ca0 <_puts_r+0x90>
 8006c92:	290a      	cmp	r1, #10
 8006c94:	d004      	beq.n	8006ca0 <_puts_r+0x90>
 8006c96:	6823      	ldr	r3, [r4, #0]
 8006c98:	1c5a      	adds	r2, r3, #1
 8006c9a:	6022      	str	r2, [r4, #0]
 8006c9c:	7019      	strb	r1, [r3, #0]
 8006c9e:	e7cf      	b.n	8006c40 <_puts_r+0x30>
 8006ca0:	4622      	mov	r2, r4
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	f000 f832 	bl	8006d0c <__swbuf_r>
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d1c9      	bne.n	8006c40 <_puts_r+0x30>
 8006cac:	e7e9      	b.n	8006c82 <_puts_r+0x72>
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	200a      	movs	r0, #10
 8006cb2:	1c5a      	adds	r2, r3, #1
 8006cb4:	6022      	str	r2, [r4, #0]
 8006cb6:	7018      	strb	r0, [r3, #0]
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	bf00      	nop
 8006cbc:	080090d8 	.word	0x080090d8
 8006cc0:	080090f8 	.word	0x080090f8
 8006cc4:	080090b8 	.word	0x080090b8

08006cc8 <puts>:
 8006cc8:	4b02      	ldr	r3, [pc, #8]	; (8006cd4 <puts+0xc>)
 8006cca:	4601      	mov	r1, r0
 8006ccc:	6818      	ldr	r0, [r3, #0]
 8006cce:	f7ff bf9f 	b.w	8006c10 <_puts_r>
 8006cd2:	bf00      	nop
 8006cd4:	20000048 	.word	0x20000048

08006cd8 <strcpy>:
 8006cd8:	4603      	mov	r3, r0
 8006cda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cde:	f803 2b01 	strb.w	r2, [r3], #1
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	d1f9      	bne.n	8006cda <strcpy+0x2>
 8006ce6:	4770      	bx	lr

08006ce8 <strncmp>:
 8006ce8:	b510      	push	{r4, lr}
 8006cea:	b16a      	cbz	r2, 8006d08 <strncmp+0x20>
 8006cec:	3901      	subs	r1, #1
 8006cee:	1884      	adds	r4, r0, r2
 8006cf0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006cf4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d103      	bne.n	8006d04 <strncmp+0x1c>
 8006cfc:	42a0      	cmp	r0, r4
 8006cfe:	d001      	beq.n	8006d04 <strncmp+0x1c>
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1f5      	bne.n	8006cf0 <strncmp+0x8>
 8006d04:	1a98      	subs	r0, r3, r2
 8006d06:	bd10      	pop	{r4, pc}
 8006d08:	4610      	mov	r0, r2
 8006d0a:	bd10      	pop	{r4, pc}

08006d0c <__swbuf_r>:
 8006d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0e:	460e      	mov	r6, r1
 8006d10:	4614      	mov	r4, r2
 8006d12:	4605      	mov	r5, r0
 8006d14:	b118      	cbz	r0, 8006d1e <__swbuf_r+0x12>
 8006d16:	6983      	ldr	r3, [r0, #24]
 8006d18:	b90b      	cbnz	r3, 8006d1e <__swbuf_r+0x12>
 8006d1a:	f000 f9a9 	bl	8007070 <__sinit>
 8006d1e:	4b21      	ldr	r3, [pc, #132]	; (8006da4 <__swbuf_r+0x98>)
 8006d20:	429c      	cmp	r4, r3
 8006d22:	d12a      	bne.n	8006d7a <__swbuf_r+0x6e>
 8006d24:	686c      	ldr	r4, [r5, #4]
 8006d26:	69a3      	ldr	r3, [r4, #24]
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	89a3      	ldrh	r3, [r4, #12]
 8006d2c:	071a      	lsls	r2, r3, #28
 8006d2e:	d52e      	bpl.n	8006d8e <__swbuf_r+0x82>
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	b363      	cbz	r3, 8006d8e <__swbuf_r+0x82>
 8006d34:	6923      	ldr	r3, [r4, #16]
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	1ac0      	subs	r0, r0, r3
 8006d3a:	6963      	ldr	r3, [r4, #20]
 8006d3c:	b2f6      	uxtb	r6, r6
 8006d3e:	4298      	cmp	r0, r3
 8006d40:	4637      	mov	r7, r6
 8006d42:	db04      	blt.n	8006d4e <__swbuf_r+0x42>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 f928 	bl	8006f9c <_fflush_r>
 8006d4c:	bb28      	cbnz	r0, 8006d9a <__swbuf_r+0x8e>
 8006d4e:	68a3      	ldr	r3, [r4, #8]
 8006d50:	3b01      	subs	r3, #1
 8006d52:	60a3      	str	r3, [r4, #8]
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	6022      	str	r2, [r4, #0]
 8006d5a:	701e      	strb	r6, [r3, #0]
 8006d5c:	6963      	ldr	r3, [r4, #20]
 8006d5e:	3001      	adds	r0, #1
 8006d60:	4298      	cmp	r0, r3
 8006d62:	d004      	beq.n	8006d6e <__swbuf_r+0x62>
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	07db      	lsls	r3, r3, #31
 8006d68:	d519      	bpl.n	8006d9e <__swbuf_r+0x92>
 8006d6a:	2e0a      	cmp	r6, #10
 8006d6c:	d117      	bne.n	8006d9e <__swbuf_r+0x92>
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f913 	bl	8006f9c <_fflush_r>
 8006d76:	b190      	cbz	r0, 8006d9e <__swbuf_r+0x92>
 8006d78:	e00f      	b.n	8006d9a <__swbuf_r+0x8e>
 8006d7a:	4b0b      	ldr	r3, [pc, #44]	; (8006da8 <__swbuf_r+0x9c>)
 8006d7c:	429c      	cmp	r4, r3
 8006d7e:	d101      	bne.n	8006d84 <__swbuf_r+0x78>
 8006d80:	68ac      	ldr	r4, [r5, #8]
 8006d82:	e7d0      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d84:	4b09      	ldr	r3, [pc, #36]	; (8006dac <__swbuf_r+0xa0>)
 8006d86:	429c      	cmp	r4, r3
 8006d88:	bf08      	it	eq
 8006d8a:	68ec      	ldreq	r4, [r5, #12]
 8006d8c:	e7cb      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4628      	mov	r0, r5
 8006d92:	f000 f80d 	bl	8006db0 <__swsetup_r>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	d0cc      	beq.n	8006d34 <__swbuf_r+0x28>
 8006d9a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006d9e:	4638      	mov	r0, r7
 8006da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006da2:	bf00      	nop
 8006da4:	080090d8 	.word	0x080090d8
 8006da8:	080090f8 	.word	0x080090f8
 8006dac:	080090b8 	.word	0x080090b8

08006db0 <__swsetup_r>:
 8006db0:	4b32      	ldr	r3, [pc, #200]	; (8006e7c <__swsetup_r+0xcc>)
 8006db2:	b570      	push	{r4, r5, r6, lr}
 8006db4:	681d      	ldr	r5, [r3, #0]
 8006db6:	4606      	mov	r6, r0
 8006db8:	460c      	mov	r4, r1
 8006dba:	b125      	cbz	r5, 8006dc6 <__swsetup_r+0x16>
 8006dbc:	69ab      	ldr	r3, [r5, #24]
 8006dbe:	b913      	cbnz	r3, 8006dc6 <__swsetup_r+0x16>
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f000 f955 	bl	8007070 <__sinit>
 8006dc6:	4b2e      	ldr	r3, [pc, #184]	; (8006e80 <__swsetup_r+0xd0>)
 8006dc8:	429c      	cmp	r4, r3
 8006dca:	d10f      	bne.n	8006dec <__swsetup_r+0x3c>
 8006dcc:	686c      	ldr	r4, [r5, #4]
 8006dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	0715      	lsls	r5, r2, #28
 8006dd6:	d42c      	bmi.n	8006e32 <__swsetup_r+0x82>
 8006dd8:	06d0      	lsls	r0, r2, #27
 8006dda:	d411      	bmi.n	8006e00 <__swsetup_r+0x50>
 8006ddc:	2209      	movs	r2, #9
 8006dde:	6032      	str	r2, [r6, #0]
 8006de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006dea:	bd70      	pop	{r4, r5, r6, pc}
 8006dec:	4b25      	ldr	r3, [pc, #148]	; (8006e84 <__swsetup_r+0xd4>)
 8006dee:	429c      	cmp	r4, r3
 8006df0:	d101      	bne.n	8006df6 <__swsetup_r+0x46>
 8006df2:	68ac      	ldr	r4, [r5, #8]
 8006df4:	e7eb      	b.n	8006dce <__swsetup_r+0x1e>
 8006df6:	4b24      	ldr	r3, [pc, #144]	; (8006e88 <__swsetup_r+0xd8>)
 8006df8:	429c      	cmp	r4, r3
 8006dfa:	bf08      	it	eq
 8006dfc:	68ec      	ldreq	r4, [r5, #12]
 8006dfe:	e7e6      	b.n	8006dce <__swsetup_r+0x1e>
 8006e00:	0751      	lsls	r1, r2, #29
 8006e02:	d512      	bpl.n	8006e2a <__swsetup_r+0x7a>
 8006e04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e06:	b141      	cbz	r1, 8006e1a <__swsetup_r+0x6a>
 8006e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e0c:	4299      	cmp	r1, r3
 8006e0e:	d002      	beq.n	8006e16 <__swsetup_r+0x66>
 8006e10:	4630      	mov	r0, r6
 8006e12:	f000 fa1b 	bl	800724c <_free_r>
 8006e16:	2300      	movs	r3, #0
 8006e18:	6363      	str	r3, [r4, #52]	; 0x34
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e20:	81a3      	strh	r3, [r4, #12]
 8006e22:	2300      	movs	r3, #0
 8006e24:	6063      	str	r3, [r4, #4]
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	f043 0308 	orr.w	r3, r3, #8
 8006e30:	81a3      	strh	r3, [r4, #12]
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	b94b      	cbnz	r3, 8006e4a <__swsetup_r+0x9a>
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e40:	d003      	beq.n	8006e4a <__swsetup_r+0x9a>
 8006e42:	4621      	mov	r1, r4
 8006e44:	4630      	mov	r0, r6
 8006e46:	f000 f9c1 	bl	80071cc <__smakebuf_r>
 8006e4a:	89a2      	ldrh	r2, [r4, #12]
 8006e4c:	f012 0301 	ands.w	r3, r2, #1
 8006e50:	d00c      	beq.n	8006e6c <__swsetup_r+0xbc>
 8006e52:	2300      	movs	r3, #0
 8006e54:	60a3      	str	r3, [r4, #8]
 8006e56:	6963      	ldr	r3, [r4, #20]
 8006e58:	425b      	negs	r3, r3
 8006e5a:	61a3      	str	r3, [r4, #24]
 8006e5c:	6923      	ldr	r3, [r4, #16]
 8006e5e:	b953      	cbnz	r3, 8006e76 <__swsetup_r+0xc6>
 8006e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e64:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006e68:	d1ba      	bne.n	8006de0 <__swsetup_r+0x30>
 8006e6a:	bd70      	pop	{r4, r5, r6, pc}
 8006e6c:	0792      	lsls	r2, r2, #30
 8006e6e:	bf58      	it	pl
 8006e70:	6963      	ldrpl	r3, [r4, #20]
 8006e72:	60a3      	str	r3, [r4, #8]
 8006e74:	e7f2      	b.n	8006e5c <__swsetup_r+0xac>
 8006e76:	2000      	movs	r0, #0
 8006e78:	e7f7      	b.n	8006e6a <__swsetup_r+0xba>
 8006e7a:	bf00      	nop
 8006e7c:	20000048 	.word	0x20000048
 8006e80:	080090d8 	.word	0x080090d8
 8006e84:	080090f8 	.word	0x080090f8
 8006e88:	080090b8 	.word	0x080090b8

08006e8c <__sflush_r>:
 8006e8c:	898a      	ldrh	r2, [r1, #12]
 8006e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	0710      	lsls	r0, r2, #28
 8006e96:	460c      	mov	r4, r1
 8006e98:	d45a      	bmi.n	8006f50 <__sflush_r+0xc4>
 8006e9a:	684b      	ldr	r3, [r1, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dc05      	bgt.n	8006eac <__sflush_r+0x20>
 8006ea0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dc02      	bgt.n	8006eac <__sflush_r+0x20>
 8006ea6:	2000      	movs	r0, #0
 8006ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eae:	2e00      	cmp	r6, #0
 8006eb0:	d0f9      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006eb8:	682f      	ldr	r7, [r5, #0]
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	d033      	beq.n	8006f26 <__sflush_r+0x9a>
 8006ebe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	075a      	lsls	r2, r3, #29
 8006ec4:	d505      	bpl.n	8006ed2 <__sflush_r+0x46>
 8006ec6:	6863      	ldr	r3, [r4, #4]
 8006ec8:	1ac0      	subs	r0, r0, r3
 8006eca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ecc:	b10b      	cbz	r3, 8006ed2 <__sflush_r+0x46>
 8006ece:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ed0:	1ac0      	subs	r0, r0, r3
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ed8:	6a21      	ldr	r1, [r4, #32]
 8006eda:	4628      	mov	r0, r5
 8006edc:	47b0      	blx	r6
 8006ede:	1c43      	adds	r3, r0, #1
 8006ee0:	89a3      	ldrh	r3, [r4, #12]
 8006ee2:	d106      	bne.n	8006ef2 <__sflush_r+0x66>
 8006ee4:	6829      	ldr	r1, [r5, #0]
 8006ee6:	291d      	cmp	r1, #29
 8006ee8:	d84b      	bhi.n	8006f82 <__sflush_r+0xf6>
 8006eea:	4a2b      	ldr	r2, [pc, #172]	; (8006f98 <__sflush_r+0x10c>)
 8006eec:	40ca      	lsrs	r2, r1
 8006eee:	07d6      	lsls	r6, r2, #31
 8006ef0:	d547      	bpl.n	8006f82 <__sflush_r+0xf6>
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	6062      	str	r2, [r4, #4]
 8006ef6:	04d9      	lsls	r1, r3, #19
 8006ef8:	6922      	ldr	r2, [r4, #16]
 8006efa:	6022      	str	r2, [r4, #0]
 8006efc:	d504      	bpl.n	8006f08 <__sflush_r+0x7c>
 8006efe:	1c42      	adds	r2, r0, #1
 8006f00:	d101      	bne.n	8006f06 <__sflush_r+0x7a>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	b903      	cbnz	r3, 8006f08 <__sflush_r+0x7c>
 8006f06:	6560      	str	r0, [r4, #84]	; 0x54
 8006f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f0a:	602f      	str	r7, [r5, #0]
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	d0ca      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006f10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f14:	4299      	cmp	r1, r3
 8006f16:	d002      	beq.n	8006f1e <__sflush_r+0x92>
 8006f18:	4628      	mov	r0, r5
 8006f1a:	f000 f997 	bl	800724c <_free_r>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	6360      	str	r0, [r4, #52]	; 0x34
 8006f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f26:	6a21      	ldr	r1, [r4, #32]
 8006f28:	2301      	movs	r3, #1
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b0      	blx	r6
 8006f2e:	1c41      	adds	r1, r0, #1
 8006f30:	d1c6      	bne.n	8006ec0 <__sflush_r+0x34>
 8006f32:	682b      	ldr	r3, [r5, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d0c3      	beq.n	8006ec0 <__sflush_r+0x34>
 8006f38:	2b1d      	cmp	r3, #29
 8006f3a:	d001      	beq.n	8006f40 <__sflush_r+0xb4>
 8006f3c:	2b16      	cmp	r3, #22
 8006f3e:	d101      	bne.n	8006f44 <__sflush_r+0xb8>
 8006f40:	602f      	str	r7, [r5, #0]
 8006f42:	e7b0      	b.n	8006ea6 <__sflush_r+0x1a>
 8006f44:	89a3      	ldrh	r3, [r4, #12]
 8006f46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f4a:	81a3      	strh	r3, [r4, #12]
 8006f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f50:	690f      	ldr	r7, [r1, #16]
 8006f52:	2f00      	cmp	r7, #0
 8006f54:	d0a7      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006f56:	0793      	lsls	r3, r2, #30
 8006f58:	680e      	ldr	r6, [r1, #0]
 8006f5a:	bf08      	it	eq
 8006f5c:	694b      	ldreq	r3, [r1, #20]
 8006f5e:	600f      	str	r7, [r1, #0]
 8006f60:	bf18      	it	ne
 8006f62:	2300      	movne	r3, #0
 8006f64:	eba6 0807 	sub.w	r8, r6, r7
 8006f68:	608b      	str	r3, [r1, #8]
 8006f6a:	f1b8 0f00 	cmp.w	r8, #0
 8006f6e:	dd9a      	ble.n	8006ea6 <__sflush_r+0x1a>
 8006f70:	4643      	mov	r3, r8
 8006f72:	463a      	mov	r2, r7
 8006f74:	6a21      	ldr	r1, [r4, #32]
 8006f76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b0      	blx	r6
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	dc07      	bgt.n	8006f90 <__sflush_r+0x104>
 8006f80:	89a3      	ldrh	r3, [r4, #12]
 8006f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f86:	81a3      	strh	r3, [r4, #12]
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f90:	4407      	add	r7, r0
 8006f92:	eba8 0800 	sub.w	r8, r8, r0
 8006f96:	e7e8      	b.n	8006f6a <__sflush_r+0xde>
 8006f98:	20400001 	.word	0x20400001

08006f9c <_fflush_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	690b      	ldr	r3, [r1, #16]
 8006fa0:	4605      	mov	r5, r0
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	b1db      	cbz	r3, 8006fde <_fflush_r+0x42>
 8006fa6:	b118      	cbz	r0, 8006fb0 <_fflush_r+0x14>
 8006fa8:	6983      	ldr	r3, [r0, #24]
 8006faa:	b90b      	cbnz	r3, 8006fb0 <_fflush_r+0x14>
 8006fac:	f000 f860 	bl	8007070 <__sinit>
 8006fb0:	4b0c      	ldr	r3, [pc, #48]	; (8006fe4 <_fflush_r+0x48>)
 8006fb2:	429c      	cmp	r4, r3
 8006fb4:	d109      	bne.n	8006fca <_fflush_r+0x2e>
 8006fb6:	686c      	ldr	r4, [r5, #4]
 8006fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fbc:	b17b      	cbz	r3, 8006fde <_fflush_r+0x42>
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fc6:	f7ff bf61 	b.w	8006e8c <__sflush_r>
 8006fca:	4b07      	ldr	r3, [pc, #28]	; (8006fe8 <_fflush_r+0x4c>)
 8006fcc:	429c      	cmp	r4, r3
 8006fce:	d101      	bne.n	8006fd4 <_fflush_r+0x38>
 8006fd0:	68ac      	ldr	r4, [r5, #8]
 8006fd2:	e7f1      	b.n	8006fb8 <_fflush_r+0x1c>
 8006fd4:	4b05      	ldr	r3, [pc, #20]	; (8006fec <_fflush_r+0x50>)
 8006fd6:	429c      	cmp	r4, r3
 8006fd8:	bf08      	it	eq
 8006fda:	68ec      	ldreq	r4, [r5, #12]
 8006fdc:	e7ec      	b.n	8006fb8 <_fflush_r+0x1c>
 8006fde:	2000      	movs	r0, #0
 8006fe0:	bd38      	pop	{r3, r4, r5, pc}
 8006fe2:	bf00      	nop
 8006fe4:	080090d8 	.word	0x080090d8
 8006fe8:	080090f8 	.word	0x080090f8
 8006fec:	080090b8 	.word	0x080090b8

08006ff0 <_cleanup_r>:
 8006ff0:	4901      	ldr	r1, [pc, #4]	; (8006ff8 <_cleanup_r+0x8>)
 8006ff2:	f000 b8a9 	b.w	8007148 <_fwalk_reent>
 8006ff6:	bf00      	nop
 8006ff8:	08006f9d 	.word	0x08006f9d

08006ffc <std.isra.0>:
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	b510      	push	{r4, lr}
 8007000:	4604      	mov	r4, r0
 8007002:	6003      	str	r3, [r0, #0]
 8007004:	6043      	str	r3, [r0, #4]
 8007006:	6083      	str	r3, [r0, #8]
 8007008:	8181      	strh	r1, [r0, #12]
 800700a:	6643      	str	r3, [r0, #100]	; 0x64
 800700c:	81c2      	strh	r2, [r0, #14]
 800700e:	6103      	str	r3, [r0, #16]
 8007010:	6143      	str	r3, [r0, #20]
 8007012:	6183      	str	r3, [r0, #24]
 8007014:	4619      	mov	r1, r3
 8007016:	2208      	movs	r2, #8
 8007018:	305c      	adds	r0, #92	; 0x5c
 800701a:	f7ff fdd8 	bl	8006bce <memset>
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <std.isra.0+0x38>)
 8007020:	6263      	str	r3, [r4, #36]	; 0x24
 8007022:	4b05      	ldr	r3, [pc, #20]	; (8007038 <std.isra.0+0x3c>)
 8007024:	62a3      	str	r3, [r4, #40]	; 0x28
 8007026:	4b05      	ldr	r3, [pc, #20]	; (800703c <std.isra.0+0x40>)
 8007028:	62e3      	str	r3, [r4, #44]	; 0x2c
 800702a:	4b05      	ldr	r3, [pc, #20]	; (8007040 <std.isra.0+0x44>)
 800702c:	6224      	str	r4, [r4, #32]
 800702e:	6323      	str	r3, [r4, #48]	; 0x30
 8007030:	bd10      	pop	{r4, pc}
 8007032:	bf00      	nop
 8007034:	08007971 	.word	0x08007971
 8007038:	08007993 	.word	0x08007993
 800703c:	080079cb 	.word	0x080079cb
 8007040:	080079ef 	.word	0x080079ef

08007044 <__sfmoreglue>:
 8007044:	b570      	push	{r4, r5, r6, lr}
 8007046:	1e4a      	subs	r2, r1, #1
 8007048:	2568      	movs	r5, #104	; 0x68
 800704a:	4355      	muls	r5, r2
 800704c:	460e      	mov	r6, r1
 800704e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007052:	f000 f949 	bl	80072e8 <_malloc_r>
 8007056:	4604      	mov	r4, r0
 8007058:	b140      	cbz	r0, 800706c <__sfmoreglue+0x28>
 800705a:	2100      	movs	r1, #0
 800705c:	e880 0042 	stmia.w	r0, {r1, r6}
 8007060:	300c      	adds	r0, #12
 8007062:	60a0      	str	r0, [r4, #8]
 8007064:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007068:	f7ff fdb1 	bl	8006bce <memset>
 800706c:	4620      	mov	r0, r4
 800706e:	bd70      	pop	{r4, r5, r6, pc}

08007070 <__sinit>:
 8007070:	6983      	ldr	r3, [r0, #24]
 8007072:	b510      	push	{r4, lr}
 8007074:	4604      	mov	r4, r0
 8007076:	bb33      	cbnz	r3, 80070c6 <__sinit+0x56>
 8007078:	6483      	str	r3, [r0, #72]	; 0x48
 800707a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800707c:	6503      	str	r3, [r0, #80]	; 0x50
 800707e:	4b12      	ldr	r3, [pc, #72]	; (80070c8 <__sinit+0x58>)
 8007080:	4a12      	ldr	r2, [pc, #72]	; (80070cc <__sinit+0x5c>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6282      	str	r2, [r0, #40]	; 0x28
 8007086:	4298      	cmp	r0, r3
 8007088:	bf04      	itt	eq
 800708a:	2301      	moveq	r3, #1
 800708c:	6183      	streq	r3, [r0, #24]
 800708e:	f000 f81f 	bl	80070d0 <__sfp>
 8007092:	6060      	str	r0, [r4, #4]
 8007094:	4620      	mov	r0, r4
 8007096:	f000 f81b 	bl	80070d0 <__sfp>
 800709a:	60a0      	str	r0, [r4, #8]
 800709c:	4620      	mov	r0, r4
 800709e:	f000 f817 	bl	80070d0 <__sfp>
 80070a2:	2200      	movs	r2, #0
 80070a4:	60e0      	str	r0, [r4, #12]
 80070a6:	2104      	movs	r1, #4
 80070a8:	6860      	ldr	r0, [r4, #4]
 80070aa:	f7ff ffa7 	bl	8006ffc <std.isra.0>
 80070ae:	2201      	movs	r2, #1
 80070b0:	2109      	movs	r1, #9
 80070b2:	68a0      	ldr	r0, [r4, #8]
 80070b4:	f7ff ffa2 	bl	8006ffc <std.isra.0>
 80070b8:	2202      	movs	r2, #2
 80070ba:	2112      	movs	r1, #18
 80070bc:	68e0      	ldr	r0, [r4, #12]
 80070be:	f7ff ff9d 	bl	8006ffc <std.isra.0>
 80070c2:	2301      	movs	r3, #1
 80070c4:	61a3      	str	r3, [r4, #24]
 80070c6:	bd10      	pop	{r4, pc}
 80070c8:	08009118 	.word	0x08009118
 80070cc:	08006ff1 	.word	0x08006ff1

080070d0 <__sfp>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	4b1c      	ldr	r3, [pc, #112]	; (8007144 <__sfp+0x74>)
 80070d4:	681e      	ldr	r6, [r3, #0]
 80070d6:	69b3      	ldr	r3, [r6, #24]
 80070d8:	4607      	mov	r7, r0
 80070da:	b913      	cbnz	r3, 80070e2 <__sfp+0x12>
 80070dc:	4630      	mov	r0, r6
 80070de:	f7ff ffc7 	bl	8007070 <__sinit>
 80070e2:	3648      	adds	r6, #72	; 0x48
 80070e4:	68b4      	ldr	r4, [r6, #8]
 80070e6:	6873      	ldr	r3, [r6, #4]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	d503      	bpl.n	80070f4 <__sfp+0x24>
 80070ec:	6833      	ldr	r3, [r6, #0]
 80070ee:	b133      	cbz	r3, 80070fe <__sfp+0x2e>
 80070f0:	6836      	ldr	r6, [r6, #0]
 80070f2:	e7f7      	b.n	80070e4 <__sfp+0x14>
 80070f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070f8:	b16d      	cbz	r5, 8007116 <__sfp+0x46>
 80070fa:	3468      	adds	r4, #104	; 0x68
 80070fc:	e7f4      	b.n	80070e8 <__sfp+0x18>
 80070fe:	2104      	movs	r1, #4
 8007100:	4638      	mov	r0, r7
 8007102:	f7ff ff9f 	bl	8007044 <__sfmoreglue>
 8007106:	6030      	str	r0, [r6, #0]
 8007108:	2800      	cmp	r0, #0
 800710a:	d1f1      	bne.n	80070f0 <__sfp+0x20>
 800710c:	230c      	movs	r3, #12
 800710e:	603b      	str	r3, [r7, #0]
 8007110:	4604      	mov	r4, r0
 8007112:	4620      	mov	r0, r4
 8007114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800711a:	81e3      	strh	r3, [r4, #14]
 800711c:	2301      	movs	r3, #1
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	6665      	str	r5, [r4, #100]	; 0x64
 8007122:	6025      	str	r5, [r4, #0]
 8007124:	60a5      	str	r5, [r4, #8]
 8007126:	6065      	str	r5, [r4, #4]
 8007128:	6125      	str	r5, [r4, #16]
 800712a:	6165      	str	r5, [r4, #20]
 800712c:	61a5      	str	r5, [r4, #24]
 800712e:	2208      	movs	r2, #8
 8007130:	4629      	mov	r1, r5
 8007132:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007136:	f7ff fd4a 	bl	8006bce <memset>
 800713a:	6365      	str	r5, [r4, #52]	; 0x34
 800713c:	63a5      	str	r5, [r4, #56]	; 0x38
 800713e:	64a5      	str	r5, [r4, #72]	; 0x48
 8007140:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007142:	e7e6      	b.n	8007112 <__sfp+0x42>
 8007144:	08009118 	.word	0x08009118

08007148 <_fwalk_reent>:
 8007148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800714c:	4680      	mov	r8, r0
 800714e:	4689      	mov	r9, r1
 8007150:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007154:	2600      	movs	r6, #0
 8007156:	b914      	cbnz	r4, 800715e <_fwalk_reent+0x16>
 8007158:	4630      	mov	r0, r6
 800715a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800715e:	68a5      	ldr	r5, [r4, #8]
 8007160:	6867      	ldr	r7, [r4, #4]
 8007162:	3f01      	subs	r7, #1
 8007164:	d501      	bpl.n	800716a <_fwalk_reent+0x22>
 8007166:	6824      	ldr	r4, [r4, #0]
 8007168:	e7f5      	b.n	8007156 <_fwalk_reent+0xe>
 800716a:	89ab      	ldrh	r3, [r5, #12]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d907      	bls.n	8007180 <_fwalk_reent+0x38>
 8007170:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007174:	3301      	adds	r3, #1
 8007176:	d003      	beq.n	8007180 <_fwalk_reent+0x38>
 8007178:	4629      	mov	r1, r5
 800717a:	4640      	mov	r0, r8
 800717c:	47c8      	blx	r9
 800717e:	4306      	orrs	r6, r0
 8007180:	3568      	adds	r5, #104	; 0x68
 8007182:	e7ee      	b.n	8007162 <_fwalk_reent+0x1a>

08007184 <__swhatbuf_r>:
 8007184:	b570      	push	{r4, r5, r6, lr}
 8007186:	460e      	mov	r6, r1
 8007188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718c:	2900      	cmp	r1, #0
 800718e:	b090      	sub	sp, #64	; 0x40
 8007190:	4614      	mov	r4, r2
 8007192:	461d      	mov	r5, r3
 8007194:	da07      	bge.n	80071a6 <__swhatbuf_r+0x22>
 8007196:	2300      	movs	r3, #0
 8007198:	602b      	str	r3, [r5, #0]
 800719a:	89b3      	ldrh	r3, [r6, #12]
 800719c:	061a      	lsls	r2, r3, #24
 800719e:	d410      	bmi.n	80071c2 <__swhatbuf_r+0x3e>
 80071a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071a4:	e00e      	b.n	80071c4 <__swhatbuf_r+0x40>
 80071a6:	aa01      	add	r2, sp, #4
 80071a8:	f000 fc48 	bl	8007a3c <_fstat_r>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	dbf2      	blt.n	8007196 <__swhatbuf_r+0x12>
 80071b0:	9a02      	ldr	r2, [sp, #8]
 80071b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071ba:	425a      	negs	r2, r3
 80071bc:	415a      	adcs	r2, r3
 80071be:	602a      	str	r2, [r5, #0]
 80071c0:	e7ee      	b.n	80071a0 <__swhatbuf_r+0x1c>
 80071c2:	2340      	movs	r3, #64	; 0x40
 80071c4:	2000      	movs	r0, #0
 80071c6:	6023      	str	r3, [r4, #0]
 80071c8:	b010      	add	sp, #64	; 0x40
 80071ca:	bd70      	pop	{r4, r5, r6, pc}

080071cc <__smakebuf_r>:
 80071cc:	898b      	ldrh	r3, [r1, #12]
 80071ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071d0:	079d      	lsls	r5, r3, #30
 80071d2:	4606      	mov	r6, r0
 80071d4:	460c      	mov	r4, r1
 80071d6:	d507      	bpl.n	80071e8 <__smakebuf_r+0x1c>
 80071d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	6123      	str	r3, [r4, #16]
 80071e0:	2301      	movs	r3, #1
 80071e2:	6163      	str	r3, [r4, #20]
 80071e4:	b002      	add	sp, #8
 80071e6:	bd70      	pop	{r4, r5, r6, pc}
 80071e8:	ab01      	add	r3, sp, #4
 80071ea:	466a      	mov	r2, sp
 80071ec:	f7ff ffca 	bl	8007184 <__swhatbuf_r>
 80071f0:	9900      	ldr	r1, [sp, #0]
 80071f2:	4605      	mov	r5, r0
 80071f4:	4630      	mov	r0, r6
 80071f6:	f000 f877 	bl	80072e8 <_malloc_r>
 80071fa:	b948      	cbnz	r0, 8007210 <__smakebuf_r+0x44>
 80071fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007200:	059a      	lsls	r2, r3, #22
 8007202:	d4ef      	bmi.n	80071e4 <__smakebuf_r+0x18>
 8007204:	f023 0303 	bic.w	r3, r3, #3
 8007208:	f043 0302 	orr.w	r3, r3, #2
 800720c:	81a3      	strh	r3, [r4, #12]
 800720e:	e7e3      	b.n	80071d8 <__smakebuf_r+0xc>
 8007210:	4b0d      	ldr	r3, [pc, #52]	; (8007248 <__smakebuf_r+0x7c>)
 8007212:	62b3      	str	r3, [r6, #40]	; 0x28
 8007214:	89a3      	ldrh	r3, [r4, #12]
 8007216:	6020      	str	r0, [r4, #0]
 8007218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800721c:	81a3      	strh	r3, [r4, #12]
 800721e:	9b00      	ldr	r3, [sp, #0]
 8007220:	6163      	str	r3, [r4, #20]
 8007222:	9b01      	ldr	r3, [sp, #4]
 8007224:	6120      	str	r0, [r4, #16]
 8007226:	b15b      	cbz	r3, 8007240 <__smakebuf_r+0x74>
 8007228:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800722c:	4630      	mov	r0, r6
 800722e:	f000 fc17 	bl	8007a60 <_isatty_r>
 8007232:	b128      	cbz	r0, 8007240 <__smakebuf_r+0x74>
 8007234:	89a3      	ldrh	r3, [r4, #12]
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	f043 0301 	orr.w	r3, r3, #1
 800723e:	81a3      	strh	r3, [r4, #12]
 8007240:	89a3      	ldrh	r3, [r4, #12]
 8007242:	431d      	orrs	r5, r3
 8007244:	81a5      	strh	r5, [r4, #12]
 8007246:	e7cd      	b.n	80071e4 <__smakebuf_r+0x18>
 8007248:	08006ff1 	.word	0x08006ff1

0800724c <_free_r>:
 800724c:	b538      	push	{r3, r4, r5, lr}
 800724e:	4605      	mov	r5, r0
 8007250:	2900      	cmp	r1, #0
 8007252:	d045      	beq.n	80072e0 <_free_r+0x94>
 8007254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007258:	1f0c      	subs	r4, r1, #4
 800725a:	2b00      	cmp	r3, #0
 800725c:	bfb8      	it	lt
 800725e:	18e4      	addlt	r4, r4, r3
 8007260:	f000 fc20 	bl	8007aa4 <__malloc_lock>
 8007264:	4a1f      	ldr	r2, [pc, #124]	; (80072e4 <_free_r+0x98>)
 8007266:	6813      	ldr	r3, [r2, #0]
 8007268:	4610      	mov	r0, r2
 800726a:	b933      	cbnz	r3, 800727a <_free_r+0x2e>
 800726c:	6063      	str	r3, [r4, #4]
 800726e:	6014      	str	r4, [r2, #0]
 8007270:	4628      	mov	r0, r5
 8007272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007276:	f000 bc16 	b.w	8007aa6 <__malloc_unlock>
 800727a:	42a3      	cmp	r3, r4
 800727c:	d90c      	bls.n	8007298 <_free_r+0x4c>
 800727e:	6821      	ldr	r1, [r4, #0]
 8007280:	1862      	adds	r2, r4, r1
 8007282:	4293      	cmp	r3, r2
 8007284:	bf04      	itt	eq
 8007286:	681a      	ldreq	r2, [r3, #0]
 8007288:	685b      	ldreq	r3, [r3, #4]
 800728a:	6063      	str	r3, [r4, #4]
 800728c:	bf04      	itt	eq
 800728e:	1852      	addeq	r2, r2, r1
 8007290:	6022      	streq	r2, [r4, #0]
 8007292:	6004      	str	r4, [r0, #0]
 8007294:	e7ec      	b.n	8007270 <_free_r+0x24>
 8007296:	4613      	mov	r3, r2
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	b10a      	cbz	r2, 80072a0 <_free_r+0x54>
 800729c:	42a2      	cmp	r2, r4
 800729e:	d9fa      	bls.n	8007296 <_free_r+0x4a>
 80072a0:	6819      	ldr	r1, [r3, #0]
 80072a2:	1858      	adds	r0, r3, r1
 80072a4:	42a0      	cmp	r0, r4
 80072a6:	d10b      	bne.n	80072c0 <_free_r+0x74>
 80072a8:	6820      	ldr	r0, [r4, #0]
 80072aa:	4401      	add	r1, r0
 80072ac:	1858      	adds	r0, r3, r1
 80072ae:	4282      	cmp	r2, r0
 80072b0:	6019      	str	r1, [r3, #0]
 80072b2:	d1dd      	bne.n	8007270 <_free_r+0x24>
 80072b4:	6810      	ldr	r0, [r2, #0]
 80072b6:	6852      	ldr	r2, [r2, #4]
 80072b8:	605a      	str	r2, [r3, #4]
 80072ba:	4401      	add	r1, r0
 80072bc:	6019      	str	r1, [r3, #0]
 80072be:	e7d7      	b.n	8007270 <_free_r+0x24>
 80072c0:	d902      	bls.n	80072c8 <_free_r+0x7c>
 80072c2:	230c      	movs	r3, #12
 80072c4:	602b      	str	r3, [r5, #0]
 80072c6:	e7d3      	b.n	8007270 <_free_r+0x24>
 80072c8:	6820      	ldr	r0, [r4, #0]
 80072ca:	1821      	adds	r1, r4, r0
 80072cc:	428a      	cmp	r2, r1
 80072ce:	bf04      	itt	eq
 80072d0:	6811      	ldreq	r1, [r2, #0]
 80072d2:	6852      	ldreq	r2, [r2, #4]
 80072d4:	6062      	str	r2, [r4, #4]
 80072d6:	bf04      	itt	eq
 80072d8:	1809      	addeq	r1, r1, r0
 80072da:	6021      	streq	r1, [r4, #0]
 80072dc:	605c      	str	r4, [r3, #4]
 80072de:	e7c7      	b.n	8007270 <_free_r+0x24>
 80072e0:	bd38      	pop	{r3, r4, r5, pc}
 80072e2:	bf00      	nop
 80072e4:	20006580 	.word	0x20006580

080072e8 <_malloc_r>:
 80072e8:	b570      	push	{r4, r5, r6, lr}
 80072ea:	1ccd      	adds	r5, r1, #3
 80072ec:	f025 0503 	bic.w	r5, r5, #3
 80072f0:	3508      	adds	r5, #8
 80072f2:	2d0c      	cmp	r5, #12
 80072f4:	bf38      	it	cc
 80072f6:	250c      	movcc	r5, #12
 80072f8:	2d00      	cmp	r5, #0
 80072fa:	4606      	mov	r6, r0
 80072fc:	db01      	blt.n	8007302 <_malloc_r+0x1a>
 80072fe:	42a9      	cmp	r1, r5
 8007300:	d903      	bls.n	800730a <_malloc_r+0x22>
 8007302:	230c      	movs	r3, #12
 8007304:	6033      	str	r3, [r6, #0]
 8007306:	2000      	movs	r0, #0
 8007308:	bd70      	pop	{r4, r5, r6, pc}
 800730a:	f000 fbcb 	bl	8007aa4 <__malloc_lock>
 800730e:	4a23      	ldr	r2, [pc, #140]	; (800739c <_malloc_r+0xb4>)
 8007310:	6814      	ldr	r4, [r2, #0]
 8007312:	4621      	mov	r1, r4
 8007314:	b991      	cbnz	r1, 800733c <_malloc_r+0x54>
 8007316:	4c22      	ldr	r4, [pc, #136]	; (80073a0 <_malloc_r+0xb8>)
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	b91b      	cbnz	r3, 8007324 <_malloc_r+0x3c>
 800731c:	4630      	mov	r0, r6
 800731e:	f000 fb17 	bl	8007950 <_sbrk_r>
 8007322:	6020      	str	r0, [r4, #0]
 8007324:	4629      	mov	r1, r5
 8007326:	4630      	mov	r0, r6
 8007328:	f000 fb12 	bl	8007950 <_sbrk_r>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d126      	bne.n	800737e <_malloc_r+0x96>
 8007330:	230c      	movs	r3, #12
 8007332:	6033      	str	r3, [r6, #0]
 8007334:	4630      	mov	r0, r6
 8007336:	f000 fbb6 	bl	8007aa6 <__malloc_unlock>
 800733a:	e7e4      	b.n	8007306 <_malloc_r+0x1e>
 800733c:	680b      	ldr	r3, [r1, #0]
 800733e:	1b5b      	subs	r3, r3, r5
 8007340:	d41a      	bmi.n	8007378 <_malloc_r+0x90>
 8007342:	2b0b      	cmp	r3, #11
 8007344:	d90f      	bls.n	8007366 <_malloc_r+0x7e>
 8007346:	600b      	str	r3, [r1, #0]
 8007348:	50cd      	str	r5, [r1, r3]
 800734a:	18cc      	adds	r4, r1, r3
 800734c:	4630      	mov	r0, r6
 800734e:	f000 fbaa 	bl	8007aa6 <__malloc_unlock>
 8007352:	f104 000b 	add.w	r0, r4, #11
 8007356:	1d23      	adds	r3, r4, #4
 8007358:	f020 0007 	bic.w	r0, r0, #7
 800735c:	1ac3      	subs	r3, r0, r3
 800735e:	d01b      	beq.n	8007398 <_malloc_r+0xb0>
 8007360:	425a      	negs	r2, r3
 8007362:	50e2      	str	r2, [r4, r3]
 8007364:	bd70      	pop	{r4, r5, r6, pc}
 8007366:	428c      	cmp	r4, r1
 8007368:	bf0d      	iteet	eq
 800736a:	6863      	ldreq	r3, [r4, #4]
 800736c:	684b      	ldrne	r3, [r1, #4]
 800736e:	6063      	strne	r3, [r4, #4]
 8007370:	6013      	streq	r3, [r2, #0]
 8007372:	bf18      	it	ne
 8007374:	460c      	movne	r4, r1
 8007376:	e7e9      	b.n	800734c <_malloc_r+0x64>
 8007378:	460c      	mov	r4, r1
 800737a:	6849      	ldr	r1, [r1, #4]
 800737c:	e7ca      	b.n	8007314 <_malloc_r+0x2c>
 800737e:	1cc4      	adds	r4, r0, #3
 8007380:	f024 0403 	bic.w	r4, r4, #3
 8007384:	42a0      	cmp	r0, r4
 8007386:	d005      	beq.n	8007394 <_malloc_r+0xac>
 8007388:	1a21      	subs	r1, r4, r0
 800738a:	4630      	mov	r0, r6
 800738c:	f000 fae0 	bl	8007950 <_sbrk_r>
 8007390:	3001      	adds	r0, #1
 8007392:	d0cd      	beq.n	8007330 <_malloc_r+0x48>
 8007394:	6025      	str	r5, [r4, #0]
 8007396:	e7d9      	b.n	800734c <_malloc_r+0x64>
 8007398:	bd70      	pop	{r4, r5, r6, pc}
 800739a:	bf00      	nop
 800739c:	20006580 	.word	0x20006580
 80073a0:	20006584 	.word	0x20006584

080073a4 <__sfputc_r>:
 80073a4:	6893      	ldr	r3, [r2, #8]
 80073a6:	3b01      	subs	r3, #1
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	b410      	push	{r4}
 80073ac:	6093      	str	r3, [r2, #8]
 80073ae:	da09      	bge.n	80073c4 <__sfputc_r+0x20>
 80073b0:	6994      	ldr	r4, [r2, #24]
 80073b2:	42a3      	cmp	r3, r4
 80073b4:	db02      	blt.n	80073bc <__sfputc_r+0x18>
 80073b6:	b2cb      	uxtb	r3, r1
 80073b8:	2b0a      	cmp	r3, #10
 80073ba:	d103      	bne.n	80073c4 <__sfputc_r+0x20>
 80073bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073c0:	f7ff bca4 	b.w	8006d0c <__swbuf_r>
 80073c4:	6813      	ldr	r3, [r2, #0]
 80073c6:	1c58      	adds	r0, r3, #1
 80073c8:	6010      	str	r0, [r2, #0]
 80073ca:	7019      	strb	r1, [r3, #0]
 80073cc:	b2c8      	uxtb	r0, r1
 80073ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <__sfputs_r>:
 80073d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073d6:	4606      	mov	r6, r0
 80073d8:	460f      	mov	r7, r1
 80073da:	4614      	mov	r4, r2
 80073dc:	18d5      	adds	r5, r2, r3
 80073de:	42ac      	cmp	r4, r5
 80073e0:	d101      	bne.n	80073e6 <__sfputs_r+0x12>
 80073e2:	2000      	movs	r0, #0
 80073e4:	e007      	b.n	80073f6 <__sfputs_r+0x22>
 80073e6:	463a      	mov	r2, r7
 80073e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff ffd9 	bl	80073a4 <__sfputc_r>
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	d1f3      	bne.n	80073de <__sfputs_r+0xa>
 80073f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073f8 <_vfiprintf_r>:
 80073f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073fc:	b09d      	sub	sp, #116	; 0x74
 80073fe:	460c      	mov	r4, r1
 8007400:	4617      	mov	r7, r2
 8007402:	9303      	str	r3, [sp, #12]
 8007404:	4606      	mov	r6, r0
 8007406:	b118      	cbz	r0, 8007410 <_vfiprintf_r+0x18>
 8007408:	6983      	ldr	r3, [r0, #24]
 800740a:	b90b      	cbnz	r3, 8007410 <_vfiprintf_r+0x18>
 800740c:	f7ff fe30 	bl	8007070 <__sinit>
 8007410:	4b7c      	ldr	r3, [pc, #496]	; (8007604 <_vfiprintf_r+0x20c>)
 8007412:	429c      	cmp	r4, r3
 8007414:	d157      	bne.n	80074c6 <_vfiprintf_r+0xce>
 8007416:	6874      	ldr	r4, [r6, #4]
 8007418:	89a3      	ldrh	r3, [r4, #12]
 800741a:	0718      	lsls	r0, r3, #28
 800741c:	d55d      	bpl.n	80074da <_vfiprintf_r+0xe2>
 800741e:	6923      	ldr	r3, [r4, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d05a      	beq.n	80074da <_vfiprintf_r+0xe2>
 8007424:	2300      	movs	r3, #0
 8007426:	9309      	str	r3, [sp, #36]	; 0x24
 8007428:	2320      	movs	r3, #32
 800742a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800742e:	2330      	movs	r3, #48	; 0x30
 8007430:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007434:	f04f 0b01 	mov.w	fp, #1
 8007438:	46b8      	mov	r8, r7
 800743a:	4645      	mov	r5, r8
 800743c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007440:	2b00      	cmp	r3, #0
 8007442:	d155      	bne.n	80074f0 <_vfiprintf_r+0xf8>
 8007444:	ebb8 0a07 	subs.w	sl, r8, r7
 8007448:	d00b      	beq.n	8007462 <_vfiprintf_r+0x6a>
 800744a:	4653      	mov	r3, sl
 800744c:	463a      	mov	r2, r7
 800744e:	4621      	mov	r1, r4
 8007450:	4630      	mov	r0, r6
 8007452:	f7ff ffbf 	bl	80073d4 <__sfputs_r>
 8007456:	3001      	adds	r0, #1
 8007458:	f000 80c4 	beq.w	80075e4 <_vfiprintf_r+0x1ec>
 800745c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745e:	4453      	add	r3, sl
 8007460:	9309      	str	r3, [sp, #36]	; 0x24
 8007462:	f898 3000 	ldrb.w	r3, [r8]
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 80bc 	beq.w	80075e4 <_vfiprintf_r+0x1ec>
 800746c:	2300      	movs	r3, #0
 800746e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007472:	9304      	str	r3, [sp, #16]
 8007474:	9307      	str	r3, [sp, #28]
 8007476:	9205      	str	r2, [sp, #20]
 8007478:	9306      	str	r3, [sp, #24]
 800747a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800747e:	931a      	str	r3, [sp, #104]	; 0x68
 8007480:	2205      	movs	r2, #5
 8007482:	7829      	ldrb	r1, [r5, #0]
 8007484:	4860      	ldr	r0, [pc, #384]	; (8007608 <_vfiprintf_r+0x210>)
 8007486:	f7f8 feb3 	bl	80001f0 <memchr>
 800748a:	f105 0801 	add.w	r8, r5, #1
 800748e:	9b04      	ldr	r3, [sp, #16]
 8007490:	2800      	cmp	r0, #0
 8007492:	d131      	bne.n	80074f8 <_vfiprintf_r+0x100>
 8007494:	06d9      	lsls	r1, r3, #27
 8007496:	bf44      	itt	mi
 8007498:	2220      	movmi	r2, #32
 800749a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800749e:	071a      	lsls	r2, r3, #28
 80074a0:	bf44      	itt	mi
 80074a2:	222b      	movmi	r2, #43	; 0x2b
 80074a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074a8:	782a      	ldrb	r2, [r5, #0]
 80074aa:	2a2a      	cmp	r2, #42	; 0x2a
 80074ac:	d02c      	beq.n	8007508 <_vfiprintf_r+0x110>
 80074ae:	9a07      	ldr	r2, [sp, #28]
 80074b0:	2100      	movs	r1, #0
 80074b2:	200a      	movs	r0, #10
 80074b4:	46a8      	mov	r8, r5
 80074b6:	3501      	adds	r5, #1
 80074b8:	f898 3000 	ldrb.w	r3, [r8]
 80074bc:	3b30      	subs	r3, #48	; 0x30
 80074be:	2b09      	cmp	r3, #9
 80074c0:	d96d      	bls.n	800759e <_vfiprintf_r+0x1a6>
 80074c2:	b371      	cbz	r1, 8007522 <_vfiprintf_r+0x12a>
 80074c4:	e026      	b.n	8007514 <_vfiprintf_r+0x11c>
 80074c6:	4b51      	ldr	r3, [pc, #324]	; (800760c <_vfiprintf_r+0x214>)
 80074c8:	429c      	cmp	r4, r3
 80074ca:	d101      	bne.n	80074d0 <_vfiprintf_r+0xd8>
 80074cc:	68b4      	ldr	r4, [r6, #8]
 80074ce:	e7a3      	b.n	8007418 <_vfiprintf_r+0x20>
 80074d0:	4b4f      	ldr	r3, [pc, #316]	; (8007610 <_vfiprintf_r+0x218>)
 80074d2:	429c      	cmp	r4, r3
 80074d4:	bf08      	it	eq
 80074d6:	68f4      	ldreq	r4, [r6, #12]
 80074d8:	e79e      	b.n	8007418 <_vfiprintf_r+0x20>
 80074da:	4621      	mov	r1, r4
 80074dc:	4630      	mov	r0, r6
 80074de:	f7ff fc67 	bl	8006db0 <__swsetup_r>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d09e      	beq.n	8007424 <_vfiprintf_r+0x2c>
 80074e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074ea:	b01d      	add	sp, #116	; 0x74
 80074ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f0:	2b25      	cmp	r3, #37	; 0x25
 80074f2:	d0a7      	beq.n	8007444 <_vfiprintf_r+0x4c>
 80074f4:	46a8      	mov	r8, r5
 80074f6:	e7a0      	b.n	800743a <_vfiprintf_r+0x42>
 80074f8:	4a43      	ldr	r2, [pc, #268]	; (8007608 <_vfiprintf_r+0x210>)
 80074fa:	1a80      	subs	r0, r0, r2
 80074fc:	fa0b f000 	lsl.w	r0, fp, r0
 8007500:	4318      	orrs	r0, r3
 8007502:	9004      	str	r0, [sp, #16]
 8007504:	4645      	mov	r5, r8
 8007506:	e7bb      	b.n	8007480 <_vfiprintf_r+0x88>
 8007508:	9a03      	ldr	r2, [sp, #12]
 800750a:	1d11      	adds	r1, r2, #4
 800750c:	6812      	ldr	r2, [r2, #0]
 800750e:	9103      	str	r1, [sp, #12]
 8007510:	2a00      	cmp	r2, #0
 8007512:	db01      	blt.n	8007518 <_vfiprintf_r+0x120>
 8007514:	9207      	str	r2, [sp, #28]
 8007516:	e004      	b.n	8007522 <_vfiprintf_r+0x12a>
 8007518:	4252      	negs	r2, r2
 800751a:	f043 0302 	orr.w	r3, r3, #2
 800751e:	9207      	str	r2, [sp, #28]
 8007520:	9304      	str	r3, [sp, #16]
 8007522:	f898 3000 	ldrb.w	r3, [r8]
 8007526:	2b2e      	cmp	r3, #46	; 0x2e
 8007528:	d110      	bne.n	800754c <_vfiprintf_r+0x154>
 800752a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800752e:	2b2a      	cmp	r3, #42	; 0x2a
 8007530:	f108 0101 	add.w	r1, r8, #1
 8007534:	d137      	bne.n	80075a6 <_vfiprintf_r+0x1ae>
 8007536:	9b03      	ldr	r3, [sp, #12]
 8007538:	1d1a      	adds	r2, r3, #4
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	9203      	str	r2, [sp, #12]
 800753e:	2b00      	cmp	r3, #0
 8007540:	bfb8      	it	lt
 8007542:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007546:	f108 0802 	add.w	r8, r8, #2
 800754a:	9305      	str	r3, [sp, #20]
 800754c:	4d31      	ldr	r5, [pc, #196]	; (8007614 <_vfiprintf_r+0x21c>)
 800754e:	f898 1000 	ldrb.w	r1, [r8]
 8007552:	2203      	movs	r2, #3
 8007554:	4628      	mov	r0, r5
 8007556:	f7f8 fe4b 	bl	80001f0 <memchr>
 800755a:	b140      	cbz	r0, 800756e <_vfiprintf_r+0x176>
 800755c:	2340      	movs	r3, #64	; 0x40
 800755e:	1b40      	subs	r0, r0, r5
 8007560:	fa03 f000 	lsl.w	r0, r3, r0
 8007564:	9b04      	ldr	r3, [sp, #16]
 8007566:	4303      	orrs	r3, r0
 8007568:	9304      	str	r3, [sp, #16]
 800756a:	f108 0801 	add.w	r8, r8, #1
 800756e:	f898 1000 	ldrb.w	r1, [r8]
 8007572:	4829      	ldr	r0, [pc, #164]	; (8007618 <_vfiprintf_r+0x220>)
 8007574:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007578:	2206      	movs	r2, #6
 800757a:	f108 0701 	add.w	r7, r8, #1
 800757e:	f7f8 fe37 	bl	80001f0 <memchr>
 8007582:	2800      	cmp	r0, #0
 8007584:	d034      	beq.n	80075f0 <_vfiprintf_r+0x1f8>
 8007586:	4b25      	ldr	r3, [pc, #148]	; (800761c <_vfiprintf_r+0x224>)
 8007588:	bb03      	cbnz	r3, 80075cc <_vfiprintf_r+0x1d4>
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	3307      	adds	r3, #7
 800758e:	f023 0307 	bic.w	r3, r3, #7
 8007592:	3308      	adds	r3, #8
 8007594:	9303      	str	r3, [sp, #12]
 8007596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007598:	444b      	add	r3, r9
 800759a:	9309      	str	r3, [sp, #36]	; 0x24
 800759c:	e74c      	b.n	8007438 <_vfiprintf_r+0x40>
 800759e:	fb00 3202 	mla	r2, r0, r2, r3
 80075a2:	2101      	movs	r1, #1
 80075a4:	e786      	b.n	80074b4 <_vfiprintf_r+0xbc>
 80075a6:	2300      	movs	r3, #0
 80075a8:	9305      	str	r3, [sp, #20]
 80075aa:	4618      	mov	r0, r3
 80075ac:	250a      	movs	r5, #10
 80075ae:	4688      	mov	r8, r1
 80075b0:	3101      	adds	r1, #1
 80075b2:	f898 2000 	ldrb.w	r2, [r8]
 80075b6:	3a30      	subs	r2, #48	; 0x30
 80075b8:	2a09      	cmp	r2, #9
 80075ba:	d903      	bls.n	80075c4 <_vfiprintf_r+0x1cc>
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d0c5      	beq.n	800754c <_vfiprintf_r+0x154>
 80075c0:	9005      	str	r0, [sp, #20]
 80075c2:	e7c3      	b.n	800754c <_vfiprintf_r+0x154>
 80075c4:	fb05 2000 	mla	r0, r5, r0, r2
 80075c8:	2301      	movs	r3, #1
 80075ca:	e7f0      	b.n	80075ae <_vfiprintf_r+0x1b6>
 80075cc:	ab03      	add	r3, sp, #12
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	4622      	mov	r2, r4
 80075d2:	4b13      	ldr	r3, [pc, #76]	; (8007620 <_vfiprintf_r+0x228>)
 80075d4:	a904      	add	r1, sp, #16
 80075d6:	4630      	mov	r0, r6
 80075d8:	f3af 8000 	nop.w
 80075dc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80075e0:	4681      	mov	r9, r0
 80075e2:	d1d8      	bne.n	8007596 <_vfiprintf_r+0x19e>
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	065b      	lsls	r3, r3, #25
 80075e8:	f53f af7d 	bmi.w	80074e6 <_vfiprintf_r+0xee>
 80075ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075ee:	e77c      	b.n	80074ea <_vfiprintf_r+0xf2>
 80075f0:	ab03      	add	r3, sp, #12
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	4622      	mov	r2, r4
 80075f6:	4b0a      	ldr	r3, [pc, #40]	; (8007620 <_vfiprintf_r+0x228>)
 80075f8:	a904      	add	r1, sp, #16
 80075fa:	4630      	mov	r0, r6
 80075fc:	f000 f888 	bl	8007710 <_printf_i>
 8007600:	e7ec      	b.n	80075dc <_vfiprintf_r+0x1e4>
 8007602:	bf00      	nop
 8007604:	080090d8 	.word	0x080090d8
 8007608:	0800911c 	.word	0x0800911c
 800760c:	080090f8 	.word	0x080090f8
 8007610:	080090b8 	.word	0x080090b8
 8007614:	08009122 	.word	0x08009122
 8007618:	08009126 	.word	0x08009126
 800761c:	00000000 	.word	0x00000000
 8007620:	080073d5 	.word	0x080073d5

08007624 <_printf_common>:
 8007624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007628:	4691      	mov	r9, r2
 800762a:	461f      	mov	r7, r3
 800762c:	688a      	ldr	r2, [r1, #8]
 800762e:	690b      	ldr	r3, [r1, #16]
 8007630:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007634:	4293      	cmp	r3, r2
 8007636:	bfb8      	it	lt
 8007638:	4613      	movlt	r3, r2
 800763a:	f8c9 3000 	str.w	r3, [r9]
 800763e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007642:	4606      	mov	r6, r0
 8007644:	460c      	mov	r4, r1
 8007646:	b112      	cbz	r2, 800764e <_printf_common+0x2a>
 8007648:	3301      	adds	r3, #1
 800764a:	f8c9 3000 	str.w	r3, [r9]
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	0699      	lsls	r1, r3, #26
 8007652:	bf42      	ittt	mi
 8007654:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007658:	3302      	addmi	r3, #2
 800765a:	f8c9 3000 	strmi.w	r3, [r9]
 800765e:	6825      	ldr	r5, [r4, #0]
 8007660:	f015 0506 	ands.w	r5, r5, #6
 8007664:	d107      	bne.n	8007676 <_printf_common+0x52>
 8007666:	f104 0a19 	add.w	sl, r4, #25
 800766a:	68e3      	ldr	r3, [r4, #12]
 800766c:	f8d9 2000 	ldr.w	r2, [r9]
 8007670:	1a9b      	subs	r3, r3, r2
 8007672:	429d      	cmp	r5, r3
 8007674:	db29      	blt.n	80076ca <_printf_common+0xa6>
 8007676:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800767a:	6822      	ldr	r2, [r4, #0]
 800767c:	3300      	adds	r3, #0
 800767e:	bf18      	it	ne
 8007680:	2301      	movne	r3, #1
 8007682:	0692      	lsls	r2, r2, #26
 8007684:	d42e      	bmi.n	80076e4 <_printf_common+0xc0>
 8007686:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800768a:	4639      	mov	r1, r7
 800768c:	4630      	mov	r0, r6
 800768e:	47c0      	blx	r8
 8007690:	3001      	adds	r0, #1
 8007692:	d021      	beq.n	80076d8 <_printf_common+0xb4>
 8007694:	6823      	ldr	r3, [r4, #0]
 8007696:	68e5      	ldr	r5, [r4, #12]
 8007698:	f8d9 2000 	ldr.w	r2, [r9]
 800769c:	f003 0306 	and.w	r3, r3, #6
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	bf08      	it	eq
 80076a4:	1aad      	subeq	r5, r5, r2
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	6922      	ldr	r2, [r4, #16]
 80076aa:	bf0c      	ite	eq
 80076ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076b0:	2500      	movne	r5, #0
 80076b2:	4293      	cmp	r3, r2
 80076b4:	bfc4      	itt	gt
 80076b6:	1a9b      	subgt	r3, r3, r2
 80076b8:	18ed      	addgt	r5, r5, r3
 80076ba:	f04f 0900 	mov.w	r9, #0
 80076be:	341a      	adds	r4, #26
 80076c0:	454d      	cmp	r5, r9
 80076c2:	d11b      	bne.n	80076fc <_printf_common+0xd8>
 80076c4:	2000      	movs	r0, #0
 80076c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ca:	2301      	movs	r3, #1
 80076cc:	4652      	mov	r2, sl
 80076ce:	4639      	mov	r1, r7
 80076d0:	4630      	mov	r0, r6
 80076d2:	47c0      	blx	r8
 80076d4:	3001      	adds	r0, #1
 80076d6:	d103      	bne.n	80076e0 <_printf_common+0xbc>
 80076d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e0:	3501      	adds	r5, #1
 80076e2:	e7c2      	b.n	800766a <_printf_common+0x46>
 80076e4:	18e1      	adds	r1, r4, r3
 80076e6:	1c5a      	adds	r2, r3, #1
 80076e8:	2030      	movs	r0, #48	; 0x30
 80076ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076ee:	4422      	add	r2, r4
 80076f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076f8:	3302      	adds	r3, #2
 80076fa:	e7c4      	b.n	8007686 <_printf_common+0x62>
 80076fc:	2301      	movs	r3, #1
 80076fe:	4622      	mov	r2, r4
 8007700:	4639      	mov	r1, r7
 8007702:	4630      	mov	r0, r6
 8007704:	47c0      	blx	r8
 8007706:	3001      	adds	r0, #1
 8007708:	d0e6      	beq.n	80076d8 <_printf_common+0xb4>
 800770a:	f109 0901 	add.w	r9, r9, #1
 800770e:	e7d7      	b.n	80076c0 <_printf_common+0x9c>

08007710 <_printf_i>:
 8007710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007714:	4617      	mov	r7, r2
 8007716:	7e0a      	ldrb	r2, [r1, #24]
 8007718:	b085      	sub	sp, #20
 800771a:	2a6e      	cmp	r2, #110	; 0x6e
 800771c:	4698      	mov	r8, r3
 800771e:	4606      	mov	r6, r0
 8007720:	460c      	mov	r4, r1
 8007722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007724:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007728:	f000 80bc 	beq.w	80078a4 <_printf_i+0x194>
 800772c:	d81a      	bhi.n	8007764 <_printf_i+0x54>
 800772e:	2a63      	cmp	r2, #99	; 0x63
 8007730:	d02e      	beq.n	8007790 <_printf_i+0x80>
 8007732:	d80a      	bhi.n	800774a <_printf_i+0x3a>
 8007734:	2a00      	cmp	r2, #0
 8007736:	f000 80c8 	beq.w	80078ca <_printf_i+0x1ba>
 800773a:	2a58      	cmp	r2, #88	; 0x58
 800773c:	f000 808a 	beq.w	8007854 <_printf_i+0x144>
 8007740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007744:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007748:	e02a      	b.n	80077a0 <_printf_i+0x90>
 800774a:	2a64      	cmp	r2, #100	; 0x64
 800774c:	d001      	beq.n	8007752 <_printf_i+0x42>
 800774e:	2a69      	cmp	r2, #105	; 0x69
 8007750:	d1f6      	bne.n	8007740 <_printf_i+0x30>
 8007752:	6821      	ldr	r1, [r4, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	f011 0f80 	tst.w	r1, #128	; 0x80
 800775a:	d023      	beq.n	80077a4 <_printf_i+0x94>
 800775c:	1d11      	adds	r1, r2, #4
 800775e:	6019      	str	r1, [r3, #0]
 8007760:	6813      	ldr	r3, [r2, #0]
 8007762:	e027      	b.n	80077b4 <_printf_i+0xa4>
 8007764:	2a73      	cmp	r2, #115	; 0x73
 8007766:	f000 80b4 	beq.w	80078d2 <_printf_i+0x1c2>
 800776a:	d808      	bhi.n	800777e <_printf_i+0x6e>
 800776c:	2a6f      	cmp	r2, #111	; 0x6f
 800776e:	d02a      	beq.n	80077c6 <_printf_i+0xb6>
 8007770:	2a70      	cmp	r2, #112	; 0x70
 8007772:	d1e5      	bne.n	8007740 <_printf_i+0x30>
 8007774:	680a      	ldr	r2, [r1, #0]
 8007776:	f042 0220 	orr.w	r2, r2, #32
 800777a:	600a      	str	r2, [r1, #0]
 800777c:	e003      	b.n	8007786 <_printf_i+0x76>
 800777e:	2a75      	cmp	r2, #117	; 0x75
 8007780:	d021      	beq.n	80077c6 <_printf_i+0xb6>
 8007782:	2a78      	cmp	r2, #120	; 0x78
 8007784:	d1dc      	bne.n	8007740 <_printf_i+0x30>
 8007786:	2278      	movs	r2, #120	; 0x78
 8007788:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800778c:	496e      	ldr	r1, [pc, #440]	; (8007948 <_printf_i+0x238>)
 800778e:	e064      	b.n	800785a <_printf_i+0x14a>
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007796:	1d11      	adds	r1, r2, #4
 8007798:	6019      	str	r1, [r3, #0]
 800779a:	6813      	ldr	r3, [r2, #0]
 800779c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077a0:	2301      	movs	r3, #1
 80077a2:	e0a3      	b.n	80078ec <_printf_i+0x1dc>
 80077a4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80077a8:	f102 0104 	add.w	r1, r2, #4
 80077ac:	6019      	str	r1, [r3, #0]
 80077ae:	d0d7      	beq.n	8007760 <_printf_i+0x50>
 80077b0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	da03      	bge.n	80077c0 <_printf_i+0xb0>
 80077b8:	222d      	movs	r2, #45	; 0x2d
 80077ba:	425b      	negs	r3, r3
 80077bc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80077c0:	4962      	ldr	r1, [pc, #392]	; (800794c <_printf_i+0x23c>)
 80077c2:	220a      	movs	r2, #10
 80077c4:	e017      	b.n	80077f6 <_printf_i+0xe6>
 80077c6:	6820      	ldr	r0, [r4, #0]
 80077c8:	6819      	ldr	r1, [r3, #0]
 80077ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80077ce:	d003      	beq.n	80077d8 <_printf_i+0xc8>
 80077d0:	1d08      	adds	r0, r1, #4
 80077d2:	6018      	str	r0, [r3, #0]
 80077d4:	680b      	ldr	r3, [r1, #0]
 80077d6:	e006      	b.n	80077e6 <_printf_i+0xd6>
 80077d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80077dc:	f101 0004 	add.w	r0, r1, #4
 80077e0:	6018      	str	r0, [r3, #0]
 80077e2:	d0f7      	beq.n	80077d4 <_printf_i+0xc4>
 80077e4:	880b      	ldrh	r3, [r1, #0]
 80077e6:	4959      	ldr	r1, [pc, #356]	; (800794c <_printf_i+0x23c>)
 80077e8:	2a6f      	cmp	r2, #111	; 0x6f
 80077ea:	bf14      	ite	ne
 80077ec:	220a      	movne	r2, #10
 80077ee:	2208      	moveq	r2, #8
 80077f0:	2000      	movs	r0, #0
 80077f2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80077f6:	6865      	ldr	r5, [r4, #4]
 80077f8:	60a5      	str	r5, [r4, #8]
 80077fa:	2d00      	cmp	r5, #0
 80077fc:	f2c0 809c 	blt.w	8007938 <_printf_i+0x228>
 8007800:	6820      	ldr	r0, [r4, #0]
 8007802:	f020 0004 	bic.w	r0, r0, #4
 8007806:	6020      	str	r0, [r4, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d13f      	bne.n	800788c <_printf_i+0x17c>
 800780c:	2d00      	cmp	r5, #0
 800780e:	f040 8095 	bne.w	800793c <_printf_i+0x22c>
 8007812:	4675      	mov	r5, lr
 8007814:	2a08      	cmp	r2, #8
 8007816:	d10b      	bne.n	8007830 <_printf_i+0x120>
 8007818:	6823      	ldr	r3, [r4, #0]
 800781a:	07da      	lsls	r2, r3, #31
 800781c:	d508      	bpl.n	8007830 <_printf_i+0x120>
 800781e:	6923      	ldr	r3, [r4, #16]
 8007820:	6862      	ldr	r2, [r4, #4]
 8007822:	429a      	cmp	r2, r3
 8007824:	bfde      	ittt	le
 8007826:	2330      	movle	r3, #48	; 0x30
 8007828:	f805 3c01 	strble.w	r3, [r5, #-1]
 800782c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007830:	ebae 0305 	sub.w	r3, lr, r5
 8007834:	6123      	str	r3, [r4, #16]
 8007836:	f8cd 8000 	str.w	r8, [sp]
 800783a:	463b      	mov	r3, r7
 800783c:	aa03      	add	r2, sp, #12
 800783e:	4621      	mov	r1, r4
 8007840:	4630      	mov	r0, r6
 8007842:	f7ff feef 	bl	8007624 <_printf_common>
 8007846:	3001      	adds	r0, #1
 8007848:	d155      	bne.n	80078f6 <_printf_i+0x1e6>
 800784a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800784e:	b005      	add	sp, #20
 8007850:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007854:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007858:	493c      	ldr	r1, [pc, #240]	; (800794c <_printf_i+0x23c>)
 800785a:	6822      	ldr	r2, [r4, #0]
 800785c:	6818      	ldr	r0, [r3, #0]
 800785e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007862:	f100 0504 	add.w	r5, r0, #4
 8007866:	601d      	str	r5, [r3, #0]
 8007868:	d001      	beq.n	800786e <_printf_i+0x15e>
 800786a:	6803      	ldr	r3, [r0, #0]
 800786c:	e002      	b.n	8007874 <_printf_i+0x164>
 800786e:	0655      	lsls	r5, r2, #25
 8007870:	d5fb      	bpl.n	800786a <_printf_i+0x15a>
 8007872:	8803      	ldrh	r3, [r0, #0]
 8007874:	07d0      	lsls	r0, r2, #31
 8007876:	bf44      	itt	mi
 8007878:	f042 0220 	orrmi.w	r2, r2, #32
 800787c:	6022      	strmi	r2, [r4, #0]
 800787e:	b91b      	cbnz	r3, 8007888 <_printf_i+0x178>
 8007880:	6822      	ldr	r2, [r4, #0]
 8007882:	f022 0220 	bic.w	r2, r2, #32
 8007886:	6022      	str	r2, [r4, #0]
 8007888:	2210      	movs	r2, #16
 800788a:	e7b1      	b.n	80077f0 <_printf_i+0xe0>
 800788c:	4675      	mov	r5, lr
 800788e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007892:	fb02 3310 	mls	r3, r2, r0, r3
 8007896:	5ccb      	ldrb	r3, [r1, r3]
 8007898:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800789c:	4603      	mov	r3, r0
 800789e:	2800      	cmp	r0, #0
 80078a0:	d1f5      	bne.n	800788e <_printf_i+0x17e>
 80078a2:	e7b7      	b.n	8007814 <_printf_i+0x104>
 80078a4:	6808      	ldr	r0, [r1, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	6949      	ldr	r1, [r1, #20]
 80078aa:	f010 0f80 	tst.w	r0, #128	; 0x80
 80078ae:	d004      	beq.n	80078ba <_printf_i+0x1aa>
 80078b0:	1d10      	adds	r0, r2, #4
 80078b2:	6018      	str	r0, [r3, #0]
 80078b4:	6813      	ldr	r3, [r2, #0]
 80078b6:	6019      	str	r1, [r3, #0]
 80078b8:	e007      	b.n	80078ca <_printf_i+0x1ba>
 80078ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80078be:	f102 0004 	add.w	r0, r2, #4
 80078c2:	6018      	str	r0, [r3, #0]
 80078c4:	6813      	ldr	r3, [r2, #0]
 80078c6:	d0f6      	beq.n	80078b6 <_printf_i+0x1a6>
 80078c8:	8019      	strh	r1, [r3, #0]
 80078ca:	2300      	movs	r3, #0
 80078cc:	6123      	str	r3, [r4, #16]
 80078ce:	4675      	mov	r5, lr
 80078d0:	e7b1      	b.n	8007836 <_printf_i+0x126>
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	1d11      	adds	r1, r2, #4
 80078d6:	6019      	str	r1, [r3, #0]
 80078d8:	6815      	ldr	r5, [r2, #0]
 80078da:	6862      	ldr	r2, [r4, #4]
 80078dc:	2100      	movs	r1, #0
 80078de:	4628      	mov	r0, r5
 80078e0:	f7f8 fc86 	bl	80001f0 <memchr>
 80078e4:	b108      	cbz	r0, 80078ea <_printf_i+0x1da>
 80078e6:	1b40      	subs	r0, r0, r5
 80078e8:	6060      	str	r0, [r4, #4]
 80078ea:	6863      	ldr	r3, [r4, #4]
 80078ec:	6123      	str	r3, [r4, #16]
 80078ee:	2300      	movs	r3, #0
 80078f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078f4:	e79f      	b.n	8007836 <_printf_i+0x126>
 80078f6:	6923      	ldr	r3, [r4, #16]
 80078f8:	462a      	mov	r2, r5
 80078fa:	4639      	mov	r1, r7
 80078fc:	4630      	mov	r0, r6
 80078fe:	47c0      	blx	r8
 8007900:	3001      	adds	r0, #1
 8007902:	d0a2      	beq.n	800784a <_printf_i+0x13a>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	079b      	lsls	r3, r3, #30
 8007908:	d507      	bpl.n	800791a <_printf_i+0x20a>
 800790a:	2500      	movs	r5, #0
 800790c:	f104 0919 	add.w	r9, r4, #25
 8007910:	68e3      	ldr	r3, [r4, #12]
 8007912:	9a03      	ldr	r2, [sp, #12]
 8007914:	1a9b      	subs	r3, r3, r2
 8007916:	429d      	cmp	r5, r3
 8007918:	db05      	blt.n	8007926 <_printf_i+0x216>
 800791a:	68e0      	ldr	r0, [r4, #12]
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	4298      	cmp	r0, r3
 8007920:	bfb8      	it	lt
 8007922:	4618      	movlt	r0, r3
 8007924:	e793      	b.n	800784e <_printf_i+0x13e>
 8007926:	2301      	movs	r3, #1
 8007928:	464a      	mov	r2, r9
 800792a:	4639      	mov	r1, r7
 800792c:	4630      	mov	r0, r6
 800792e:	47c0      	blx	r8
 8007930:	3001      	adds	r0, #1
 8007932:	d08a      	beq.n	800784a <_printf_i+0x13a>
 8007934:	3501      	adds	r5, #1
 8007936:	e7eb      	b.n	8007910 <_printf_i+0x200>
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1a7      	bne.n	800788c <_printf_i+0x17c>
 800793c:	780b      	ldrb	r3, [r1, #0]
 800793e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007942:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007946:	e765      	b.n	8007814 <_printf_i+0x104>
 8007948:	0800913e 	.word	0x0800913e
 800794c:	0800912d 	.word	0x0800912d

08007950 <_sbrk_r>:
 8007950:	b538      	push	{r3, r4, r5, lr}
 8007952:	4c06      	ldr	r4, [pc, #24]	; (800796c <_sbrk_r+0x1c>)
 8007954:	2300      	movs	r3, #0
 8007956:	4605      	mov	r5, r0
 8007958:	4608      	mov	r0, r1
 800795a:	6023      	str	r3, [r4, #0]
 800795c:	f000 f8de 	bl	8007b1c <_sbrk>
 8007960:	1c43      	adds	r3, r0, #1
 8007962:	d102      	bne.n	800796a <_sbrk_r+0x1a>
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	b103      	cbz	r3, 800796a <_sbrk_r+0x1a>
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	2001f97c 	.word	0x2001f97c

08007970 <__sread>:
 8007970:	b510      	push	{r4, lr}
 8007972:	460c      	mov	r4, r1
 8007974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007978:	f000 f896 	bl	8007aa8 <_read_r>
 800797c:	2800      	cmp	r0, #0
 800797e:	bfab      	itete	ge
 8007980:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007982:	89a3      	ldrhlt	r3, [r4, #12]
 8007984:	181b      	addge	r3, r3, r0
 8007986:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800798a:	bfac      	ite	ge
 800798c:	6563      	strge	r3, [r4, #84]	; 0x54
 800798e:	81a3      	strhlt	r3, [r4, #12]
 8007990:	bd10      	pop	{r4, pc}

08007992 <__swrite>:
 8007992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007996:	461f      	mov	r7, r3
 8007998:	898b      	ldrh	r3, [r1, #12]
 800799a:	05db      	lsls	r3, r3, #23
 800799c:	4605      	mov	r5, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	4616      	mov	r6, r2
 80079a2:	d505      	bpl.n	80079b0 <__swrite+0x1e>
 80079a4:	2302      	movs	r3, #2
 80079a6:	2200      	movs	r2, #0
 80079a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ac:	f000 f868 	bl	8007a80 <_lseek_r>
 80079b0:	89a3      	ldrh	r3, [r4, #12]
 80079b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079ba:	81a3      	strh	r3, [r4, #12]
 80079bc:	4632      	mov	r2, r6
 80079be:	463b      	mov	r3, r7
 80079c0:	4628      	mov	r0, r5
 80079c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079c6:	f000 b817 	b.w	80079f8 <_write_r>

080079ca <__sseek>:
 80079ca:	b510      	push	{r4, lr}
 80079cc:	460c      	mov	r4, r1
 80079ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d2:	f000 f855 	bl	8007a80 <_lseek_r>
 80079d6:	1c43      	adds	r3, r0, #1
 80079d8:	89a3      	ldrh	r3, [r4, #12]
 80079da:	bf15      	itete	ne
 80079dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80079de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079e6:	81a3      	strheq	r3, [r4, #12]
 80079e8:	bf18      	it	ne
 80079ea:	81a3      	strhne	r3, [r4, #12]
 80079ec:	bd10      	pop	{r4, pc}

080079ee <__sclose>:
 80079ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079f2:	f000 b813 	b.w	8007a1c <_close_r>
	...

080079f8 <_write_r>:
 80079f8:	b538      	push	{r3, r4, r5, lr}
 80079fa:	4c07      	ldr	r4, [pc, #28]	; (8007a18 <_write_r+0x20>)
 80079fc:	4605      	mov	r5, r0
 80079fe:	4608      	mov	r0, r1
 8007a00:	4611      	mov	r1, r2
 8007a02:	2200      	movs	r2, #0
 8007a04:	6022      	str	r2, [r4, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	f000 f896 	bl	8007b38 <_write>
 8007a0c:	1c43      	adds	r3, r0, #1
 8007a0e:	d102      	bne.n	8007a16 <_write_r+0x1e>
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	b103      	cbz	r3, 8007a16 <_write_r+0x1e>
 8007a14:	602b      	str	r3, [r5, #0]
 8007a16:	bd38      	pop	{r3, r4, r5, pc}
 8007a18:	2001f97c 	.word	0x2001f97c

08007a1c <_close_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4c06      	ldr	r4, [pc, #24]	; (8007a38 <_close_r+0x1c>)
 8007a20:	2300      	movs	r3, #0
 8007a22:	4605      	mov	r5, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	6023      	str	r3, [r4, #0]
 8007a28:	f000 f850 	bl	8007acc <_close>
 8007a2c:	1c43      	adds	r3, r0, #1
 8007a2e:	d102      	bne.n	8007a36 <_close_r+0x1a>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	b103      	cbz	r3, 8007a36 <_close_r+0x1a>
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	bd38      	pop	{r3, r4, r5, pc}
 8007a38:	2001f97c 	.word	0x2001f97c

08007a3c <_fstat_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	4c07      	ldr	r4, [pc, #28]	; (8007a5c <_fstat_r+0x20>)
 8007a40:	2300      	movs	r3, #0
 8007a42:	4605      	mov	r5, r0
 8007a44:	4608      	mov	r0, r1
 8007a46:	4611      	mov	r1, r2
 8007a48:	6023      	str	r3, [r4, #0]
 8007a4a:	f000 f847 	bl	8007adc <_fstat>
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	d102      	bne.n	8007a58 <_fstat_r+0x1c>
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	b103      	cbz	r3, 8007a58 <_fstat_r+0x1c>
 8007a56:	602b      	str	r3, [r5, #0]
 8007a58:	bd38      	pop	{r3, r4, r5, pc}
 8007a5a:	bf00      	nop
 8007a5c:	2001f97c 	.word	0x2001f97c

08007a60 <_isatty_r>:
 8007a60:	b538      	push	{r3, r4, r5, lr}
 8007a62:	4c06      	ldr	r4, [pc, #24]	; (8007a7c <_isatty_r+0x1c>)
 8007a64:	2300      	movs	r3, #0
 8007a66:	4605      	mov	r5, r0
 8007a68:	4608      	mov	r0, r1
 8007a6a:	6023      	str	r3, [r4, #0]
 8007a6c:	f000 f83e 	bl	8007aec <_isatty>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_isatty_r+0x1a>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_isatty_r+0x1a>
 8007a78:	602b      	str	r3, [r5, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	2001f97c 	.word	0x2001f97c

08007a80 <_lseek_r>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4c07      	ldr	r4, [pc, #28]	; (8007aa0 <_lseek_r+0x20>)
 8007a84:	4605      	mov	r5, r0
 8007a86:	4608      	mov	r0, r1
 8007a88:	4611      	mov	r1, r2
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	6022      	str	r2, [r4, #0]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f000 f834 	bl	8007afc <_lseek>
 8007a94:	1c43      	adds	r3, r0, #1
 8007a96:	d102      	bne.n	8007a9e <_lseek_r+0x1e>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	b103      	cbz	r3, 8007a9e <_lseek_r+0x1e>
 8007a9c:	602b      	str	r3, [r5, #0]
 8007a9e:	bd38      	pop	{r3, r4, r5, pc}
 8007aa0:	2001f97c 	.word	0x2001f97c

08007aa4 <__malloc_lock>:
 8007aa4:	4770      	bx	lr

08007aa6 <__malloc_unlock>:
 8007aa6:	4770      	bx	lr

08007aa8 <_read_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4c07      	ldr	r4, [pc, #28]	; (8007ac8 <_read_r+0x20>)
 8007aac:	4605      	mov	r5, r0
 8007aae:	4608      	mov	r0, r1
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	6022      	str	r2, [r4, #0]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	f000 f828 	bl	8007b0c <_read>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_read_r+0x1e>
 8007ac0:	6823      	ldr	r3, [r4, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_read_r+0x1e>
 8007ac4:	602b      	str	r3, [r5, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	2001f97c 	.word	0x2001f97c

08007acc <_close>:
 8007acc:	4b02      	ldr	r3, [pc, #8]	; (8007ad8 <_close+0xc>)
 8007ace:	2258      	movs	r2, #88	; 0x58
 8007ad0:	601a      	str	r2, [r3, #0]
 8007ad2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ad6:	4770      	bx	lr
 8007ad8:	2001f97c 	.word	0x2001f97c

08007adc <_fstat>:
 8007adc:	4b02      	ldr	r3, [pc, #8]	; (8007ae8 <_fstat+0xc>)
 8007ade:	2258      	movs	r2, #88	; 0x58
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ae6:	4770      	bx	lr
 8007ae8:	2001f97c 	.word	0x2001f97c

08007aec <_isatty>:
 8007aec:	4b02      	ldr	r3, [pc, #8]	; (8007af8 <_isatty+0xc>)
 8007aee:	2258      	movs	r2, #88	; 0x58
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	2000      	movs	r0, #0
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	2001f97c 	.word	0x2001f97c

08007afc <_lseek>:
 8007afc:	4b02      	ldr	r3, [pc, #8]	; (8007b08 <_lseek+0xc>)
 8007afe:	2258      	movs	r2, #88	; 0x58
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b06:	4770      	bx	lr
 8007b08:	2001f97c 	.word	0x2001f97c

08007b0c <_read>:
 8007b0c:	4b02      	ldr	r3, [pc, #8]	; (8007b18 <_read+0xc>)
 8007b0e:	2258      	movs	r2, #88	; 0x58
 8007b10:	601a      	str	r2, [r3, #0]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b16:	4770      	bx	lr
 8007b18:	2001f97c 	.word	0x2001f97c

08007b1c <_sbrk>:
 8007b1c:	4b04      	ldr	r3, [pc, #16]	; (8007b30 <_sbrk+0x14>)
 8007b1e:	6819      	ldr	r1, [r3, #0]
 8007b20:	4602      	mov	r2, r0
 8007b22:	b909      	cbnz	r1, 8007b28 <_sbrk+0xc>
 8007b24:	4903      	ldr	r1, [pc, #12]	; (8007b34 <_sbrk+0x18>)
 8007b26:	6019      	str	r1, [r3, #0]
 8007b28:	6818      	ldr	r0, [r3, #0]
 8007b2a:	4402      	add	r2, r0
 8007b2c:	601a      	str	r2, [r3, #0]
 8007b2e:	4770      	bx	lr
 8007b30:	20006588 	.word	0x20006588
 8007b34:	2001f980 	.word	0x2001f980

08007b38 <_write>:
 8007b38:	4b02      	ldr	r3, [pc, #8]	; (8007b44 <_write+0xc>)
 8007b3a:	2258      	movs	r2, #88	; 0x58
 8007b3c:	601a      	str	r2, [r3, #0]
 8007b3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b42:	4770      	bx	lr
 8007b44:	2001f97c 	.word	0x2001f97c

08007b48 <_init>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr

08007b54 <_fini>:
 8007b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b56:	bf00      	nop
 8007b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b5a:	bc08      	pop	{r3}
 8007b5c:	469e      	mov	lr, r3
 8007b5e:	4770      	bx	lr
