From e46d8c0133c46f3a5a0d104caf0eb0846de0f0d8 Mon Sep 17 00:00:00 2001
From: Paul Scheffler <paulsc@iis.ee.ethz.ch>
Date: Mon, 13 Feb 2023 22:53:08 +0100
Subject: [PATCH] vendor:	Backport existing patches

---
 data/i2c.hjson |  4 ++--
 rtl/i2c.sv     | 43 +++++++++++--------------------------------
 2 files changed, 13 insertions(+), 34 deletions(-)

diff --git a/data/i2c.hjson b/data/i2c.hjson
index 5cc5b485a..e6c431c52 100644
--- a/data/i2c.hjson
+++ b/data/i2c.hjson
@@ -19,9 +19,9 @@
       notes:              ""
     }
   ]
-  clocking: [{clock: "clk_i", reset: "rst_ni"}],
+  clock_primary: "clk_i"
   bus_interfaces: [
-    { protocol: "tlul", direction: "device" }
+    { protocol: "reg_iface", direction: "device" }
   ],
   // INPUT pins
   available_inout_list: [
diff --git a/rtl/i2c.sv b/rtl/i2c.sv
index 9d7879b66..15ca501e3 100644
--- a/rtl/i2c.sv
+++ b/rtl/i2c.sv
@@ -5,11 +5,13 @@
 // Description: I2C top level wrapper file
 
 `include "prim_assert.sv"
+`include "common_cells/assertions.svh"
 
 module i2c
   import i2c_reg_pkg::*;
 #(
-  parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1'b1}}
+  parameter type reg_req_t = logic,
+  parameter type reg_rsp_t = logic
 ) (
   input                     clk_i,
   input                     rst_ni,
@@ -19,8 +21,8 @@ module i2c
   output tlul_pkg::tl_d2h_t tl_o,
 
   // Alerts
-  input  prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,
-  output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,
+  input  reg_req_t reg_req_i,
+  output reg_rsp_t reg_rsp_o,
 
   // Generic IO
   input                     cio_scl_i,
@@ -53,39 +55,19 @@ module i2c
 
   logic [NumAlerts-1:0] alert_test, alerts;
 
-  i2c_reg_top u_reg (
+  i2c_reg_top #(
+    .reg_req_t (reg_req_t),
+    .reg_rsp_t (reg_rsp_t)
+  ) u_reg (
     .clk_i,
     .rst_ni,
-    .tl_i,
-    .tl_o,
+    .reg_req_i,
+    .reg_rsp_o,
     .reg2hw,
     .hw2reg,
-    // SEC_CM: BUS.INTEGRITY
-    .intg_err_o(alerts[0]),
     .devmode_i(1'b1)
   );
 
-  assign alert_test = {
-    reg2hw.alert_test.q &
-    reg2hw.alert_test.qe
-  };
-
-  for (genvar i = 0; i < NumAlerts; i++) begin : gen_alert_tx
-    prim_alert_sender #(
-      .AsyncOn(AlertAsyncOn[i]),
-      .IsFatal(1'b1)
-    ) u_prim_alert_sender (
-      .clk_i,
-      .rst_ni,
-      .alert_test_i  ( alert_test[i] ),
-      .alert_req_i   ( alerts[0]     ),
-      .alert_ack_o   (               ),
-      .alert_state_o (               ),
-      .alert_rx_i    ( alert_rx_i[i] ),
-      .alert_tx_o    ( alert_tx_o[i] )
-    );
-  end
-
   logic scl_int;
   logic sda_int;
 
@@ -127,9 +109,6 @@ module i2c
   assign cio_scl_en_o = ~scl_int;
   assign cio_sda_en_o = ~sda_int;
 
-  `ASSERT_KNOWN(TlDValidKnownO_A, tl_o.d_valid)
-  `ASSERT_KNOWN(TlAReadyKnownO_A, tl_o.a_ready)
-  `ASSERT_KNOWN(AlertKnownO_A, alert_tx_o)
   `ASSERT_KNOWN(CioSclKnownO_A, cio_scl_o)
   `ASSERT_KNOWN(CioSclEnKnownO_A, cio_scl_en_o)
   `ASSERT_KNOWN(CioSdaKnownO_A, cio_sda_o)
-- 
2.16.5

