// #Sireum
package RTS

import org.sireum._
import art.Art
import art.scheduling.legacy.Legacy
import art.scheduling.roundrobin.RoundRobin
import art.scheduling.static.Schedule.{DSchedule, DScheduleSpec}
import art.scheduling.static._

// Do not edit this file as it will be overwritten if HAMR codegen is rerun

@datatype class ProcessorTimingProperties(val clockPeriod: Option[Z],
                                          val framePeriod: Option[Z],
                                          val maxDomain: Option[Z],
                                          val slotTime: Option[Z])

@datatype class ThreadTimingProperties(val domain: Option[Z],
                                       val computeExecutionTime: Option[(Z, Z)])

object Schedulers {

  val threadNickNames: Map[String, Art.BridgeId] = Map(
    ISZ(
      Arch.RTS_i_Instance_instrumentationMock_instrumentationMockThread.name ~> Arch.RTS_i_Instance_instrumentationMock_instrumentationMockThread.id,
      Arch.RTS_i_Instance_eventControlMock_eventControlMockThread.name ~> Arch.RTS_i_Instance_eventControlMock_eventControlMockThread.id,
      Arch.RTS_i_Instance_actuatorsMock_actuatorsMockThread.name ~> Arch.RTS_i_Instance_actuatorsMock_actuatorsMockThread.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_temperatureLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_temperatureLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_pressureLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_pressureLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_saturationLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_saturationLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_tempPressureTripOut_orLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_tempPressureTripOut_orLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_temperatureLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_temperatureLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_pressureLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_pressureLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_saturationLogic_coincidenceLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_saturationLogic_coincidenceLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_tempPressureTripOut_orLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_tempPressureTripOut_orLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_actuateTempPressureActuator_orLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_actuateTempPressureActuator_orLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_tempPressureActuator_actuator.name ~> Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_tempPressureActuator_actuator.id,
      Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_actuateSaturationActuator_orLogic.name ~> Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_actuateSaturationActuator_orLogic.id,
      Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_saturationActuator_actuator.name ~> Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_saturationActuator_actuator.id)
  )

  val revThreadNickNames: Map[Art.BridgeId, String] = Map.empty[Art.BridgeId, String] ++ (for (e <- threadNickNames.entries) yield e._2 ~> e._1)

  val RTS_i_Instance_rts_processor_timingProperties: ProcessorTimingProperties = ProcessorTimingProperties(
    clockPeriod = Some(2),
    framePeriod = Some(1000),
    maxDomain = Some(16),
    slotTime = None())

  val RTS_i_Instance_instrumentationMock_instrumentationMockThread_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(2))

  val RTS_i_Instance_eventControlMock_eventControlMockThread_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(3))

  val RTS_i_Instance_actuatorsMock_actuatorsMockThread_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(4))

  val RTS_i_Instance_actuationSubsystem_actuationUnit1_temperatureLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(5))

  val RTS_i_Instance_actuationSubsystem_actuationUnit1_pressureLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(6))

  val RTS_i_Instance_actuationSubsystem_actuationUnit1_saturationLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(7))

  val RTS_i_Instance_actuationSubsystem_actuationUnit1_tempPressureTripOut_orLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(8))

  val RTS_i_Instance_actuationSubsystem_actuationUnit2_temperatureLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(9))

  val RTS_i_Instance_actuationSubsystem_actuationUnit2_pressureLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(10))

  val RTS_i_Instance_actuationSubsystem_actuationUnit2_saturationLogic_coincidenceLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(11))

  val RTS_i_Instance_actuationSubsystem_actuationUnit2_tempPressureTripOut_orLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(12))

  val RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_actuateTempPressureActuator_orLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(13))

  val RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_tempPressureActuator_actuator_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(14))

  val RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_actuateSaturationActuator_orLogic_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(15))

  val RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_saturationActuator_actuator_timingProperties: ThreadTimingProperties = ThreadTimingProperties(
    computeExecutionTime = Some((10, 10)),
    domain = Some(16))


  /**********************************************************************
   * Round Robin Scheduler
   *********************************************************************/

  // roundRobinSchedule represents the component dispatch order
  val roundRobinSchedule: ISZ[Art.BridgeId] = {
    // convert IS[Art.BridgeId, art.Bridge] to an IS[Z, Art.BridgeId] to allow bridges to be dispatched
    // multiple times during a hyper-period
    var ret: ISZ[Art.BridgeId] = ISZ()
    for (e <- Arch.ad.components) {
      ret = ret :+ e.id
    }
    ret
  }

  def getRoundRobinScheduler(schedule: Option[ISZ[Art.BridgeId]]): RoundRobin = {
    if (roundRobinSchedule.isEmpty) {} // line needed for transpiler; do not remove
    schedule match {
      case Some(s) => return RoundRobin(s)
      case _ => return RoundRobin(ScheduleProviderI.getRoundRobinOrder())
    }
  }

  /**********************************************************************
   * Static Scheduler
   *********************************************************************/

  val framePeriod: Z = 1000
  val numComponents: Z = Arch.ad.components.size
  val maxExecutionTime: Z = numComponents / framePeriod

  // defaultStaticSchedule represents the component dispatch order
  val defaultStaticSchedule: DScheduleSpec = DScheduleSpec(0, 0, DSchedule(ISZ(
    Schedule.Slot(0, maxExecutionTime),
    Schedule.Slot(1, maxExecutionTime),
    Schedule.Slot(2, maxExecutionTime),
    Schedule.Slot(3, maxExecutionTime),
    Schedule.Slot(4, maxExecutionTime),
    Schedule.Slot(5, maxExecutionTime),
    Schedule.Slot(6, maxExecutionTime),
    Schedule.Slot(7, maxExecutionTime),
    Schedule.Slot(8, maxExecutionTime),
    Schedule.Slot(9, maxExecutionTime),
    Schedule.Slot(10, maxExecutionTime),
    Schedule.Slot(11, maxExecutionTime),
    Schedule.Slot(12, maxExecutionTime),
    Schedule.Slot(13, maxExecutionTime),
    Schedule.Slot(14, maxExecutionTime)
  )))

  val defaultDomainToBridgeIdMap: ISZ[Art.BridgeId] = ISZ(
    /* domain 0 */ Arch.RTS_i_Instance_instrumentationMock_instrumentationMockThread.id,
    /* domain 1 */ Arch.RTS_i_Instance_eventControlMock_eventControlMockThread.id,
    /* domain 2 */ Arch.RTS_i_Instance_actuatorsMock_actuatorsMockThread.id,
    /* domain 3 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_temperatureLogic_coincidenceLogic.id,
    /* domain 4 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_pressureLogic_coincidenceLogic.id,
    /* domain 5 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_saturationLogic_coincidenceLogic.id,
    /* domain 6 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit1_tempPressureTripOut_orLogic.id,
    /* domain 7 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_temperatureLogic_coincidenceLogic.id,
    /* domain 8 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_pressureLogic_coincidenceLogic.id,
    /* domain 9 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_saturationLogic_coincidenceLogic.id,
    /* domain 10 */ Arch.RTS_i_Instance_actuationSubsystem_actuationUnit2_tempPressureTripOut_orLogic.id,
    /* domain 11 */ Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_actuateTempPressureActuator_orLogic.id,
    /* domain 12 */ Arch.RTS_i_Instance_actuationSubsystem_tempPressureActuatorUnit_tempPressureActuator_actuator.id,
    /* domain 13 */ Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_actuateSaturationActuator_orLogic.id,
    /* domain 14 */ Arch.RTS_i_Instance_actuationSubsystem_saturationActuatorUnit_saturationActuator_actuator.id
  )

  def getStaticSchedulerH(userProvided: MOption[(DScheduleSpec, ISZ[Art.BridgeId], Map[String, Art.BridgeId], CommandProvider)]): StaticScheduler = {
    if (defaultStaticSchedule.schedule.slots.isEmpty && defaultDomainToBridgeIdMap.isEmpty && threadNickNames.isEmpty) {} // line needed for transpiler; do not remove
    userProvided match {
      case MSome((schedule_, domainToBridgeIdMap_, threadNickNames_, commandProvider)) =>
        return getStaticScheduler(schedule_, domainToBridgeIdMap_, threadNickNames_, commandProvider)
      case _ =>
        return getStaticScheduler(
          ScheduleProviderI.getStaticSchedule(),
          // TODO: get the following from extension so they can be customized via C
          defaultDomainToBridgeIdMap,
          threadNickNames,
          DefaultCommandProvider())
    }
  }

  def getStaticScheduler(schedule: DScheduleSpec,
                         domainToBridgeIdMap: ISZ[Art.BridgeId],
                         threadNickNames: Map[String, Art.BridgeId],
                         commandProvider: CommandProvider): StaticScheduler = {
    return StaticScheduler(schedule, Arch.ad.components, domainToBridgeIdMap, threadNickNames,
      if (commandProvider.isInstanceOf[InfoCommandProvider])
        commandProvider.asInstanceOf[InfoCommandProvider].init(
          threadNickNames,
          schedule.schedule.slots.size,
          domainToBridgeIdMap
        )
      else commandProvider)
  }


  /**********************************************************************
   * Legacy Scheduler
   *********************************************************************/

  def getLegacyScheduler(): Legacy = {
    return Legacy(Arch.ad.components)
  }
}

// the purpose of this extension is to allow users to provide custom schedules
// at the C level after transpiling
@ext(name = "ScheduleProvider") object ScheduleProviderI {
  def getRoundRobinOrder(): ISZ[Art.BridgeId] = $

  def getStaticSchedule(): DScheduleSpec = $
}