# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.15

# compile CXX with /usr/bin/arm-linux-gnueabihf-g++-5
CXX_FLAGS =  -std=c++11 -g -g  

CXX_DEFINES = -DROSCONSOLE_BACKEND_LOG4CXX -DROS_BUILD_SHARED_LIBS=1 -DROS_PACKAGE_NAME=\"roboy_plexus\" -Dsoc_cv_av

CXX_INCLUDES = -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/arm/usr/include -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/arm/usr/include/arm-linux-gnueabihf -I/usr/include/eigen3 -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/include/roboy_plexus -I/home/sausy/Projects/Hand_openBionic/catkin/devel/include -I/home/sausy/Projects/Hand_openBionic/catkin/src/common_utilities/include -I/opt/ros/melodic/include -I/opt/ros/melodic/share/xmlrpcpp/cmake/../../../include/xmlrpcpp -I/opt/ros/melodic/share/orocos_kdl/cmake/../../../include -I/usr/include/OGRE/Overlay -I/usr/include/OGRE -I/home/sausy/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/soc_cv_av -I/home/sausy/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include -I/home/sausy/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -I/home/sausy/intelFPGA/18.1/embedded/examples/hardware/cv_soc_devkit_ghrd/software/preloader/uboot-socfpga/arch/arm/include/asm -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/include/nios2_inc -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/include/nios2_inc/ip -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/include/nios2_inc/ip/inc -I/home/sausy/Projects/Hand_openBionic/catkin/src/roboy_plexus/include/nios2_inc/eds/inc 

