// Seed: 1339694714
module module_0;
  assign id_1 = 1;
  reg id_2;
  reg id_3, id_4;
  reg id_5;
  id_6(
      id_3, 1, 1'b0, id_4, (1'b0) < id_4, id_2, 1, 1, 1, 1, id_5, id_3
  );
  assign id_3 = {id_4, id_3, id_4, id_1 | id_2.id_3, 1};
  id_7 :
  assert property (@(posedge id_4) id_7) id_2 <= id_4 - 1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri1 id_7
    , id_28,
    input wire id_8,
    input tri id_9,
    output tri id_10,
    input wand id_11,
    input wire id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wire id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input wand id_22,
    input supply1 id_23,
    output wor id_24,
    inout supply1 id_25,
    output tri0 id_26
);
  wire id_29, id_30;
  module_0();
endmodule
