Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 18 11:10:05 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (736)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5168)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (736)
--------------------------
 There are 736 register/latch pins with no clock driven by root clock pin: divisor/signal_count_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5168)
---------------------------------------------------
 There are 5168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.795        0.000                      0                   42        0.252        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.795        0.000                      0                   42        0.252        0.000                      0                   42        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.923ns (28.557%)  route 2.309ns (71.443%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    divisor/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  divisor/signal_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  divisor/signal_count_reg[20]/Q
                         net (fo=1, routed)           0.585     6.128    divisor_counter[20]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.224 r  divisor_counter_BUFG[20]_inst/O
                         net (fo=737, routed)         1.725     7.948    divisor/S[0]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.319 r  divisor/signal_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.319    divisor/signal_count_reg[20]_i_1_n_7
    SLICE_X36Y47         FDCE                                         r  divisor/signal_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    divisor/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  divisor/signal_count_reg[20]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.114    divisor/signal_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.809ns (74.988%)  route 0.603ns (25.012%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.571 r  U_SEVSEG/U2/currentCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.571    U_SEVSEG/U2/currentCount_reg[20]_i_1_n_7
    SLICE_X61Y8          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.858    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y8          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y8          FDCE (Setup_fdce_C_D)        0.062    15.159    U_SEVSEG/U2/currentCount_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.806ns (74.957%)  route 0.603ns (25.043%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.568 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.568    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_6
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.858    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.062    15.159    U_SEVSEG/U2/currentCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.785ns (74.736%)  route 0.603ns (25.264%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.547 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.547    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_4
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.858    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.062    15.159    U_SEVSEG/U2/currentCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.085    divisor/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    divisor/signal_count_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.430 r  divisor/signal_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    divisor/signal_count_reg[16]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  divisor/signal_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.445    14.786    divisor/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  divisor/signal_count_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    divisor/signal_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.085    divisor/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    divisor/signal_count_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.409 r  divisor/signal_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.409    divisor/signal_count_reg[16]_i_1_n_4
    SLICE_X36Y46         FDCE                                         r  divisor/signal_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.445    14.786    divisor/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  divisor/signal_count_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    divisor/signal_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.711ns (73.929%)  route 0.603ns (26.071%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.473 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.473    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_5
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.858    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.062    15.159    U_SEVSEG/U2/currentCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.695ns (73.747%)  route 0.603ns (26.253%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.457 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.457    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_7
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.858    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.062    15.159    U_SEVSEG/U2/currentCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.692ns (73.713%)  route 0.603ns (26.287%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.454    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_6
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.518    14.859    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)        0.062    15.160    U_SEVSEG/U2/currentCount_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 1.671ns (73.470%)  route 0.603ns (26.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.158    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.603     6.218    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.892 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.433 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.433    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_4
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.518    14.859    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)        0.062    15.160    U_SEVSEG/U2/currentCount_reg[15]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_4
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y5          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[15]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_4
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y6          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[3]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_4
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[7]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_4
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.723    U_SEVSEG/U2/currentCount_reg_n_0_[12]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_7
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y6          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SEVSEG/U2/currentCount_reg[16]/Q
                         net (fo=1, routed)           0.105     1.722    U_SEVSEG/U2/currentCount_reg_n_0_[16]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_7
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.990    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.105     1.581    U_SEVSEG/U2/currentCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    U_SEVSEG/U2/currentCount_reg_n_0_[4]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_7
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[8]/Q
                         net (fo=1, routed)           0.105     1.723    U_SEVSEG/U2/currentCount_reg_n_0_[8]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_7
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y5          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    divisor/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  divisor/signal_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divisor/signal_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    divisor/signal_count_reg_n_0_[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  divisor/signal_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    divisor/signal_count_reg[8]_i_1_n_5
    SLICE_X36Y44         FDCE                                         r  divisor/signal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    divisor/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  divisor/signal_count_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    divisor/signal_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    divisor/clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  divisor/signal_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divisor/signal_count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    divisor/signal_count_reg_n_0_[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  divisor/signal_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    divisor/signal_count_reg[12]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  divisor/signal_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    divisor/clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  divisor/signal_count_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    divisor/signal_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   divisor/signal_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divisor/signal_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divisor/signal_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divisor/signal_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divisor/signal_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divisor/signal_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divisor/signal_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divisor/signal_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divisor/signal_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divisor/signal_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divisor/signal_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divisor/signal_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divisor/signal_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divisor/signal_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divisor/signal_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divisor/signal_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divisor/signal_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divisor/signal_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divisor/signal_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_SEVSEG/U2/currentCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    U_SEVSEG/U2/currentCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    U_SEVSEG/U2/currentCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_SEVSEG/U2/currentCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_SEVSEG/U2/currentCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_SEVSEG/U2/currentCount_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_SEVSEG/U2/currentCount_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_SEVSEG/U2/currentCount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_SEVSEG/U2/currentCount_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_SEVSEG/U2/currentCount_reg[3]/C



