/*
 * SPDX-FileCopyrightText: Copyright (c) 2025 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#if !defined(NV_PHY_DRIVER_PROXY_HPP_INCLUDED_)
#define NV_PHY_DRIVER_PROXY_HPP_INCLUDED_

#include <memory>
#include <mutex>

#include "slot_command/slot_command.hpp"
#include "nv_phy_utils.hpp"
#include "nvlog.hpp"

#include "cuphydriver_api.hpp"
using mplane_config = std::vector<::cell_mplane_info>;

using namespace slot_command_api;
namespace nv
{
/**
 * @brief Singleton proxy class for PHY driver interface
 *
 * This class provides a thread-safe singleton interface to the PHY driver,
 * abstracting cell management, configuration updates, and work queue operations.
 */
class PHYDriverProxy {
public:
    /**
     * @brief Get the singleton instance
     * @return Reference to the PHYDriverProxy singleton
     */
    static PHYDriverProxy& getInstance();

    /**
     * @brief Create and initialize the singleton with a PHY driver handle
     * @param phy_driver Handle to the PHY driver instance
     * @param conf M-plane configuration for cells
     */
    static void make(phydriver_handle phy_driver, mplane_config& conf);
    
    /**
     * @brief Create and initialize the singleton for standalone testing
     * @param cfg Thread configuration (optional)
     * @param max_cell_num Maximum number of cells to support
     */
    static void make(thread_config* cfg = nullptr, int max_cell_num = MAX_CELLS_PER_SLOT);

    /**
     * @brief Create a PHY cell with full configuration
     * @param cell_info Cell PHY information structure
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_create(cell_phy_info& cell_info);
    
    /**
     * @brief Create a PHY cell with minimal configuration
     * @param cell_id Cell identifier
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_create(uint16_t cell_id);
    
    /**
     * @brief Destroy a PHY cell
     * @param cell_id Cell identifier
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_destroy(uint16_t cell_id);
    
    /**
     * @brief Start a PHY cell
     * @param cell_id Cell identifier
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_start(uint16_t cell_id);
    
    /**
     * @brief Stop a PHY cell
     * @param cell_id Cell identifier
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_stop(uint16_t cell_id);
    
    /**
     * @brief Enqueue PHY work command for processing
     * @param command Slot command containing PHY work to process
     * @return Status code (0 for success, negative for error)
     */
    int l1_enqueue_phy_work(slot_command& command);
    
    /**
     * @brief Set output callbacks for PHY processing
     * @param cb Callbacks structure with function pointers
     * @return Status code (0 for success, negative for error)
     */
    int l1_set_output_callback(callbacks& cb);

    /**
     * @brief Update cell configuration for grid size
     * @param mplane_id M-plane identifier
     * @param grid_sz Grid size in resource blocks
     * @param dl true for downlink, false for uplink
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_cell_config(uint16_t mplane_id, uint16_t grid_sz, bool dl);
    
    /**
     * @brief Update cell configuration for MAC address and VLAN
     * @param mplane_id M-plane identifier
     * @param dst_mac Destination MAC address
     * @param vlan_tci VLAN Tag Control Information
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_cell_config(uint16_t mplane_id, std::string dst_mac, uint16_t vlan_tci);
    
    /**
     * @brief Update cell configuration for eAxC IDs
     * @param mplane_id M-plane identifier
     * @param eaxcids_ch_map Map of channel to eAxC ID vectors
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_cell_config(uint16_t mplane_id, std::unordered_map<int, std::vector<uint16_t>>& eaxcids_ch_map);
    
    /**
     * @brief Update cell configuration with multiple attributes
     * @param mplane_id M-plane identifier
     * @param attrs Map of attribute names to values
     * @param res Result map for status of each attribute update
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_cell_config(uint16_t mplane_id, std::unordered_map<std::string, double>& attrs, std::unordered_map<std::string, int>& res);
    
    /**
     * @brief Update cell attenuation value
     * @param mplane_id M-plane identifier
     * @param attenuation_dB Attenuation value in dB
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_attenuation(uint16_t mplane_id, float attenuation_dB);
    
    /**
     * @brief Update GPS timing synchronization parameters
     * @param alpha GPS alpha value
     * @param beta GPS beta value
     * @return Status code (0 for success, negative for error)
     */
    int l1_update_gps_alpha_beta(uint64_t alpha,int64_t beta);
    
    /**
     * @brief Update full cell PHY configuration
     * @param cell_pinfo Cell PHY information structure
     * @param fn Callback function for cell update completion
     * @return Status code (0 for success, negative for error)
     */
    int l1_cell_update_cell_config(struct cell_phy_info& cell_pinfo, ::CellUpdateCallBackFn& fn);

    /**
     * @brief Lock the cell configuration update mutex
     * @return Status code (0 for success, negative for error)
     */
    int     l1_lock_update_cell_config_mutex();
    
    /**
     * @brief Unlock the cell configuration update mutex
     * @return Status code (0 for success, negative for error)
     */
    int     l1_unlock_update_cell_config_mutex();
    
    /**
     * @brief Get PRACH start RO (Resource Occasion) index
     * @param phy_cell_id PHY cell identifier
     * @return PRACH start RO index
     */
    uint8_t l1_get_prach_start_ro_index(uint16_t phy_cell_id);
    
    /**
     * @brief Allocate SRS channel estimation buffer pool
     * @param requestedBy Identifier of requester
     * @param phy_cell_id PHY cell identifier
     * @param poolSize Size of buffer pool to allocate
     * @return true if allocation successful, false otherwise
     */
    bool allocSrsChesBuffPool(uint32_t requestedBy, uint16_t phy_cell_id, uint32_t poolSize);
    
    /**
     * @brief Deallocate SRS channel estimation buffer pool
     * @param phy_cell_id PHY cell identifier
     * @return true if deallocation successful, false otherwise
     */
    bool deAllocSrsChesBuffPool(uint16_t phy_cell_id);
    
    /**
     * @brief Copy transport block to GPU buffer
     * @param cell_id Cell identifier
     * @param tb_buff Transport block buffer (host memory)
     * @param gpu_buff_ref Reference to GPU buffer pointer
     * @param tb_len Transport block length in bytes
     * @param slot_index Slot index for buffer management
     */
    void  l1_copy_TB_to_gpu_buf(uint16_t cell_id, uint8_t * tb_buff, uint8_t ** gpu_buff_ref, uint32_t tb_len, uint8_t slot_index);
    int l1_cv_mem_bank_update(uint32_t cell_id,uint16_t rnti, uint16_t buffer_idx, uint16_t reportType, uint16_t startPrbGrp,uint32_t srsPrbGrpSize,uint16_t numPrgs,
        uint8_t nGnbAnt,uint8_t nUeAnt,uint32_t offset, uint8_t* srsChEsts, uint16_t startValidPrg, uint16_t nValidPrg);
    int l1_cv_mem_bank_retrieve_buffer(uint32_t cell_id,uint16_t rnti, uint16_t buffer_idx, uint16_t reportType, uint8_t *pSrsPrgSize, uint16_t* pSrsStartPrg, uint16_t* pSrsStartValidPrg, uint16_t* pSrsNValidPrg, cuphyTensorDescriptor_t* descr, uint8_t** ptr);
    int l1_cv_mem_bank_update_buffer_state(uint32_t cell_id, uint16_t buffer_idx, slot_command_api::srsChestBuffState srs_chest_buff_state);
    int l1_cv_mem_bank_get_buffer_state(uint32_t cell_id, uint16_t buffer_idx, slot_command_api::srsChestBuffState *srs_chest_buff_state);
    int l1_bfw_coeff_retrieve_buffer(uint32_t cell_id, bfw_buffer_info* ptr);
    int l1_mMIMO_enable_info(uint8_t *pMuMIMO_enable);
    int l1_enable_srs_info(uint8_t *pEnable_srs);
    uint32_t l1_get_cell_group_num();
    int l1_get_ch_segment_proc_enable_info(uint8_t* ch_seg_proc_enable);
    bool l1_incr_recovery_slots();
    bool l1_incr_all_obj_free_slots();
    void l1_reset_all_obj_free_slots();
    void l1_reset_recovery_slots();
    bool l1_get_aggr_obj_free_status();
    int l1_storeDBTPdu(uint16_t cell_id, void*   data_buf);
    [[nodiscard]] int l1_resetDBTStorage(uint16_t cell_id);
    int l1_getBeamWeightsSentFlag(uint16_t cell_id, uint16_t beamIdx);
    int l1_setBeamWeightsSentFlag(uint16_t cell_id, uint16_t beamIdx);
    int l1_staticBFWConfigured(uint16_t cell_id);
    int16_t l1_getDynamicBeamIdOffset(uint16_t cell_id);
    int l1_get_send_static_bfw_wt_all_cplane();
    void l1_resetBatchedMemcpyBatches();
    uint8_t l1_get_enable_weighted_average_cfo();

    [[nodiscard]] bool l1_get_split_ul_cuda_streams();
    
    /**
     * @brief Get the current state of DL TX notification
     * @return Current state of DL TX notification (true if enabled, false if disabled)
     */
    [[nodiscard]] bool l1_get_dl_tx_notification() const noexcept;

private:
    PHYDriverProxy(phydriver_handle driver, mplane_config const& config) :
        driver_(driver),
        config_(config) {}

    // Constructor for L2adapter_standalone test
    PHYDriverProxy(int max_cell_num)
    {
        driver_ = nullptr;
        config_.resize(max_cell_num);
        for (int i = 0; i < max_cell_num; i++)
        {
            // Set all default values to 0
            memset(&config_[i], 0, sizeof(cell_mplane_info));

            // Add L2SA test required configurations here
            config_[i].mplane_id = i + 1;
        }
    }

public:
    PHYDriverProxy(const PHYDriverProxy&) = delete;
    PHYDriverProxy&   operator=(const PHYDriverProxy&) = delete;

    // Get cell_mplane_info by cell_id
    cell_mplane_info& getMPlaneConfig(int32_t cell_id);

    // Get cell_mplane_info by mplane_id
    cell_mplane_info& getMPlaneConfigByMplaneId(uint32_t mplane_id);

    // Get cell_mplane_info list
    std::vector<cell_mplane_info>& getMPlaneConfigList();

    bool driver_exist()
    {
        return driver_ != nullptr;
    }

    phydriver_handle get_driver()
    {
        return driver_;
    }

private:
    phydriver_handle driver_;
    mplane_config    config_;
};
} // namespace nv
#endif // NV_PHY_DRIVER_PROXY_HPP_INCLUDED_
