#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 29 19:09:07 2017
# Process ID: 7238
# Current directory: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1
# Command line: vivado -log lab2_simple_arm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab2_simple_arm_wrapper.tcl -notrace
# Log file: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/lab2_simple_arm_wrapper.vdi
# Journal file: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_wrapper.tcl -notrace
Command: open_checkpoint lab2_simple_arm_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 995.973 ; gain = 0.000 ; free physical = 3641 ; free virtual = 9798
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4122]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4129]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4136]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4143]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4150]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5145]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5152]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5159]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5173]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5180]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-4291-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5194]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-7238-Elsa/dcp/lab2_simple_arm_wrapper_early.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-7238-Elsa/dcp/lab2_simple_arm_wrapper_early.xdc]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-7238-Elsa/dcp/lab2_simple_arm_wrapper.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.runs/impl_1/.Xil/Vivado-7238-Elsa/dcp/lab2_simple_arm_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1271.047 ; gain = 2.000 ; free physical = 3401 ; free virtual = 9563
Restored from archive | CPU: 0.250000 secs | Memory: 1.791245 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1271.047 ; gain = 2.000 ; free physical = 3401 ; free virtual = 9563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.047 ; gain = 275.074 ; free physical = 3405 ; free virtual = 9562
Command: write_bitstream -force -no_partial_bitfile lab2_simple_arm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab2_simple_arm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1683.840 ; gain = 412.793 ; free physical = 3024 ; free virtual = 9183
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 19:09:36 2017...
