From fdf14a7973ad91d1e97cc14123eef5a98d2829d7 Mon Sep 17 00:00:00 2001
From: ckf104 <1900011634@pku.edu.cn>
Date: Sat, 26 Aug 2023 10:58:17 +0800
Subject: [PATCH 1/3] riscv: add rvv build switch

this patch comes from
https://git.kernel.org/pub/scm/linux/kernel/git/palmer/linux.git/commit/?id=fa8e7cce55da
https://lore.kernel.org/lkml/20220126171442.1338740-1-aurelien@aurel32.net/T/
---
 arch/riscv/Kconfig  | 10 ++++++++++
 arch/riscv/Makefile |  6 +++++-
 2 files changed, 15 insertions(+), 1 deletion(-)

diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
index 44377fd7860e..35b31646e596 100644
--- a/arch/riscv/Kconfig
+++ b/arch/riscv/Kconfig
@@ -308,6 +308,16 @@ config RISCV_ISA_C
 
 	   If you don't know what to do here, say Y.
 
+config RISCV_ISA_V
+  bool "VECTOR extension support"
+  depends on FPU
+  default y
+  help
+    Say N here if you want to disable all vector related procedure
+    in the kernel.
+
+    If you don't know what to do here, say Y.
+
 menu "supported PMU type"
 	depends on PERF_EVENTS
 
diff --git a/arch/riscv/Makefile b/arch/riscv/Makefile
index 0289a97325d1..2bd0291d71a0 100644
--- a/arch/riscv/Makefile
+++ b/arch/riscv/Makefile
@@ -41,7 +41,11 @@ riscv-march-$(CONFIG_ARCH_RV32I)	:= rv32ima
 riscv-march-$(CONFIG_ARCH_RV64I)	:= rv64ima
 riscv-march-$(CONFIG_FPU)		:= $(riscv-march-y)fd
 riscv-march-$(CONFIG_RISCV_ISA_C)	:= $(riscv-march-y)c
-KBUILD_CFLAGS += -march=$(subst fd,,$(riscv-march-y))
+riscv-march-$(CONFIG_RISCV_ISA_V)      := $(riscv-march-y)v
+
+toolchain-need-zicsr-zifencei := $(call cc-option-yn, -march=$(riscv-march-y)_zicsr_zifencei)
+riscv-march-$(toolchain-need-zicsr-zifencei) := $(riscv-march-y)_zicsr_zifencei
+KBUILD_CFLAGS += -march=$(shell echo $(riscv-march-y) | sed -E 's/(rv32ima|rv64ima)fd([^v_]*)v?/\1\2/')
 KBUILD_AFLAGS += -march=$(riscv-march-y)
 
 KBUILD_CFLAGS += -mno-save-restore
-- 
2.20.1

