# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.ip_user_files/ipstatic" \
"../../../../project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4lite_mst.v" \
"../../../../project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_slv.v" \
"../../../../project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_mst.v" \
"../../../../project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/ce_generator.v" \
"../../../../project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/tb_v_tc_0.v" \
"../../../../project_2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../project_2.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_2.gen/sources_1/ip/ila_0/sim/ila_0.v" \

sv xil_defaultlib  --include "../../../../project_2.ip_user_files/ipstatic" \
"../../../../project_2.srcs/sources_1/new/display_generator.sv" \
"../../../../project_2.srcs/sources_1/new/flood_mem.sv" \
"../../../../project_2.srcs/sources_1/new/function_interface.sv" \
"../../../../project_2.srcs/sources_1/new/mem_interface.sv" \
"../../../../project_2.srcs/sources_1/new/pingpong.sv" \
"../../../../project_2.srcs/sources_1/new/video_time_controller.sv" \
"../../../../project_2.srcs/sources_1/new/top.sv" \
"../../../../project_2.srcs/sources_1/new/testbench.sv" \
"../../../../project_2.srcs/sources_1/new/mem_functions.sv" \
"../../../../project_2.srcs/sources_1/new/grid_test.sv" \
"../../../../project_2.srcs/sources_1/new/border_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
